
AlbertsProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d6c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08003f0c  08003f0c  00004f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f60  08003f60  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003f60  08003f60  00004f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f68  08003f68  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f68  08003f68  00004f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003f6c  08003f6c  00004f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003f70  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  20000068  08003fd8  00005068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000298  08003fd8  00005298  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006cc3  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016d5  00000000  00000000  0000bd5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000698  00000000  00000000  0000d430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004dd  00000000  00000000  0000dac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015994  00000000  00000000  0000dfa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008676  00000000  00000000  00023939  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084c5f  00000000  00000000  0002bfaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b0c0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f50  00000000  00000000  000b0c54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000b2ba4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003ef4 	.word	0x08003ef4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08003ef4 	.word	0x08003ef4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	@ 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2f>:
 800084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000850:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000854:	bf24      	itt	cs
 8000856:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800085a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800085e:	d90d      	bls.n	800087c <__aeabi_d2f+0x30>
 8000860:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000864:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000868:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800086c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000870:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000874:	bf08      	it	eq
 8000876:	f020 0001 	biceq.w	r0, r0, #1
 800087a:	4770      	bx	lr
 800087c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000880:	d121      	bne.n	80008c6 <__aeabi_d2f+0x7a>
 8000882:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000886:	bfbc      	itt	lt
 8000888:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800088c:	4770      	bxlt	lr
 800088e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000892:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000896:	f1c2 0218 	rsb	r2, r2, #24
 800089a:	f1c2 0c20 	rsb	ip, r2, #32
 800089e:	fa10 f30c 	lsls.w	r3, r0, ip
 80008a2:	fa20 f002 	lsr.w	r0, r0, r2
 80008a6:	bf18      	it	ne
 80008a8:	f040 0001 	orrne.w	r0, r0, #1
 80008ac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008b0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008b4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008b8:	ea40 000c 	orr.w	r0, r0, ip
 80008bc:	fa23 f302 	lsr.w	r3, r3, r2
 80008c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008c4:	e7cc      	b.n	8000860 <__aeabi_d2f+0x14>
 80008c6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008ca:	d107      	bne.n	80008dc <__aeabi_d2f+0x90>
 80008cc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008d0:	bf1e      	ittt	ne
 80008d2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80008d6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80008da:	4770      	bxne	lr
 80008dc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80008e0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80008e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop

080008ec <__aeabi_uldivmod>:
 80008ec:	b953      	cbnz	r3, 8000904 <__aeabi_uldivmod+0x18>
 80008ee:	b94a      	cbnz	r2, 8000904 <__aeabi_uldivmod+0x18>
 80008f0:	2900      	cmp	r1, #0
 80008f2:	bf08      	it	eq
 80008f4:	2800      	cmpeq	r0, #0
 80008f6:	bf1c      	itt	ne
 80008f8:	f04f 31ff 	movne.w	r1, #4294967295
 80008fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000900:	f000 b96a 	b.w	8000bd8 <__aeabi_idiv0>
 8000904:	f1ad 0c08 	sub.w	ip, sp, #8
 8000908:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800090c:	f000 f806 	bl	800091c <__udivmoddi4>
 8000910:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000918:	b004      	add	sp, #16
 800091a:	4770      	bx	lr

0800091c <__udivmoddi4>:
 800091c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000920:	9d08      	ldr	r5, [sp, #32]
 8000922:	460c      	mov	r4, r1
 8000924:	2b00      	cmp	r3, #0
 8000926:	d14e      	bne.n	80009c6 <__udivmoddi4+0xaa>
 8000928:	4694      	mov	ip, r2
 800092a:	458c      	cmp	ip, r1
 800092c:	4686      	mov	lr, r0
 800092e:	fab2 f282 	clz	r2, r2
 8000932:	d962      	bls.n	80009fa <__udivmoddi4+0xde>
 8000934:	b14a      	cbz	r2, 800094a <__udivmoddi4+0x2e>
 8000936:	f1c2 0320 	rsb	r3, r2, #32
 800093a:	4091      	lsls	r1, r2
 800093c:	fa20 f303 	lsr.w	r3, r0, r3
 8000940:	fa0c fc02 	lsl.w	ip, ip, r2
 8000944:	4319      	orrs	r1, r3
 8000946:	fa00 fe02 	lsl.w	lr, r0, r2
 800094a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800094e:	fa1f f68c 	uxth.w	r6, ip
 8000952:	fbb1 f4f7 	udiv	r4, r1, r7
 8000956:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800095a:	fb07 1114 	mls	r1, r7, r4, r1
 800095e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000962:	fb04 f106 	mul.w	r1, r4, r6
 8000966:	4299      	cmp	r1, r3
 8000968:	d90a      	bls.n	8000980 <__udivmoddi4+0x64>
 800096a:	eb1c 0303 	adds.w	r3, ip, r3
 800096e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000972:	f080 8112 	bcs.w	8000b9a <__udivmoddi4+0x27e>
 8000976:	4299      	cmp	r1, r3
 8000978:	f240 810f 	bls.w	8000b9a <__udivmoddi4+0x27e>
 800097c:	3c02      	subs	r4, #2
 800097e:	4463      	add	r3, ip
 8000980:	1a59      	subs	r1, r3, r1
 8000982:	fa1f f38e 	uxth.w	r3, lr
 8000986:	fbb1 f0f7 	udiv	r0, r1, r7
 800098a:	fb07 1110 	mls	r1, r7, r0, r1
 800098e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000992:	fb00 f606 	mul.w	r6, r0, r6
 8000996:	429e      	cmp	r6, r3
 8000998:	d90a      	bls.n	80009b0 <__udivmoddi4+0x94>
 800099a:	eb1c 0303 	adds.w	r3, ip, r3
 800099e:	f100 31ff 	add.w	r1, r0, #4294967295
 80009a2:	f080 80fc 	bcs.w	8000b9e <__udivmoddi4+0x282>
 80009a6:	429e      	cmp	r6, r3
 80009a8:	f240 80f9 	bls.w	8000b9e <__udivmoddi4+0x282>
 80009ac:	4463      	add	r3, ip
 80009ae:	3802      	subs	r0, #2
 80009b0:	1b9b      	subs	r3, r3, r6
 80009b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80009b6:	2100      	movs	r1, #0
 80009b8:	b11d      	cbz	r5, 80009c2 <__udivmoddi4+0xa6>
 80009ba:	40d3      	lsrs	r3, r2
 80009bc:	2200      	movs	r2, #0
 80009be:	e9c5 3200 	strd	r3, r2, [r5]
 80009c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c6:	428b      	cmp	r3, r1
 80009c8:	d905      	bls.n	80009d6 <__udivmoddi4+0xba>
 80009ca:	b10d      	cbz	r5, 80009d0 <__udivmoddi4+0xb4>
 80009cc:	e9c5 0100 	strd	r0, r1, [r5]
 80009d0:	2100      	movs	r1, #0
 80009d2:	4608      	mov	r0, r1
 80009d4:	e7f5      	b.n	80009c2 <__udivmoddi4+0xa6>
 80009d6:	fab3 f183 	clz	r1, r3
 80009da:	2900      	cmp	r1, #0
 80009dc:	d146      	bne.n	8000a6c <__udivmoddi4+0x150>
 80009de:	42a3      	cmp	r3, r4
 80009e0:	d302      	bcc.n	80009e8 <__udivmoddi4+0xcc>
 80009e2:	4290      	cmp	r0, r2
 80009e4:	f0c0 80f0 	bcc.w	8000bc8 <__udivmoddi4+0x2ac>
 80009e8:	1a86      	subs	r6, r0, r2
 80009ea:	eb64 0303 	sbc.w	r3, r4, r3
 80009ee:	2001      	movs	r0, #1
 80009f0:	2d00      	cmp	r5, #0
 80009f2:	d0e6      	beq.n	80009c2 <__udivmoddi4+0xa6>
 80009f4:	e9c5 6300 	strd	r6, r3, [r5]
 80009f8:	e7e3      	b.n	80009c2 <__udivmoddi4+0xa6>
 80009fa:	2a00      	cmp	r2, #0
 80009fc:	f040 8090 	bne.w	8000b20 <__udivmoddi4+0x204>
 8000a00:	eba1 040c 	sub.w	r4, r1, ip
 8000a04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a08:	fa1f f78c 	uxth.w	r7, ip
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000a12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a16:	fb08 4416 	mls	r4, r8, r6, r4
 8000a1a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000a1e:	fb07 f006 	mul.w	r0, r7, r6
 8000a22:	4298      	cmp	r0, r3
 8000a24:	d908      	bls.n	8000a38 <__udivmoddi4+0x11c>
 8000a26:	eb1c 0303 	adds.w	r3, ip, r3
 8000a2a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000a2e:	d202      	bcs.n	8000a36 <__udivmoddi4+0x11a>
 8000a30:	4298      	cmp	r0, r3
 8000a32:	f200 80cd 	bhi.w	8000bd0 <__udivmoddi4+0x2b4>
 8000a36:	4626      	mov	r6, r4
 8000a38:	1a1c      	subs	r4, r3, r0
 8000a3a:	fa1f f38e 	uxth.w	r3, lr
 8000a3e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000a42:	fb08 4410 	mls	r4, r8, r0, r4
 8000a46:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000a4a:	fb00 f707 	mul.w	r7, r0, r7
 8000a4e:	429f      	cmp	r7, r3
 8000a50:	d908      	bls.n	8000a64 <__udivmoddi4+0x148>
 8000a52:	eb1c 0303 	adds.w	r3, ip, r3
 8000a56:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a5a:	d202      	bcs.n	8000a62 <__udivmoddi4+0x146>
 8000a5c:	429f      	cmp	r7, r3
 8000a5e:	f200 80b0 	bhi.w	8000bc2 <__udivmoddi4+0x2a6>
 8000a62:	4620      	mov	r0, r4
 8000a64:	1bdb      	subs	r3, r3, r7
 8000a66:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a6a:	e7a5      	b.n	80009b8 <__udivmoddi4+0x9c>
 8000a6c:	f1c1 0620 	rsb	r6, r1, #32
 8000a70:	408b      	lsls	r3, r1
 8000a72:	fa22 f706 	lsr.w	r7, r2, r6
 8000a76:	431f      	orrs	r7, r3
 8000a78:	fa20 fc06 	lsr.w	ip, r0, r6
 8000a7c:	fa04 f301 	lsl.w	r3, r4, r1
 8000a80:	ea43 030c 	orr.w	r3, r3, ip
 8000a84:	40f4      	lsrs	r4, r6
 8000a86:	fa00 f801 	lsl.w	r8, r0, r1
 8000a8a:	0c38      	lsrs	r0, r7, #16
 8000a8c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000a90:	fbb4 fef0 	udiv	lr, r4, r0
 8000a94:	fa1f fc87 	uxth.w	ip, r7
 8000a98:	fb00 441e 	mls	r4, r0, lr, r4
 8000a9c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000aa0:	fb0e f90c 	mul.w	r9, lr, ip
 8000aa4:	45a1      	cmp	r9, r4
 8000aa6:	fa02 f201 	lsl.w	r2, r2, r1
 8000aaa:	d90a      	bls.n	8000ac2 <__udivmoddi4+0x1a6>
 8000aac:	193c      	adds	r4, r7, r4
 8000aae:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ab2:	f080 8084 	bcs.w	8000bbe <__udivmoddi4+0x2a2>
 8000ab6:	45a1      	cmp	r9, r4
 8000ab8:	f240 8081 	bls.w	8000bbe <__udivmoddi4+0x2a2>
 8000abc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ac0:	443c      	add	r4, r7
 8000ac2:	eba4 0409 	sub.w	r4, r4, r9
 8000ac6:	fa1f f983 	uxth.w	r9, r3
 8000aca:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ace:	fb00 4413 	mls	r4, r0, r3, r4
 8000ad2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ad6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ada:	45a4      	cmp	ip, r4
 8000adc:	d907      	bls.n	8000aee <__udivmoddi4+0x1d2>
 8000ade:	193c      	adds	r4, r7, r4
 8000ae0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ae4:	d267      	bcs.n	8000bb6 <__udivmoddi4+0x29a>
 8000ae6:	45a4      	cmp	ip, r4
 8000ae8:	d965      	bls.n	8000bb6 <__udivmoddi4+0x29a>
 8000aea:	3b02      	subs	r3, #2
 8000aec:	443c      	add	r4, r7
 8000aee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000af2:	fba0 9302 	umull	r9, r3, r0, r2
 8000af6:	eba4 040c 	sub.w	r4, r4, ip
 8000afa:	429c      	cmp	r4, r3
 8000afc:	46ce      	mov	lr, r9
 8000afe:	469c      	mov	ip, r3
 8000b00:	d351      	bcc.n	8000ba6 <__udivmoddi4+0x28a>
 8000b02:	d04e      	beq.n	8000ba2 <__udivmoddi4+0x286>
 8000b04:	b155      	cbz	r5, 8000b1c <__udivmoddi4+0x200>
 8000b06:	ebb8 030e 	subs.w	r3, r8, lr
 8000b0a:	eb64 040c 	sbc.w	r4, r4, ip
 8000b0e:	fa04 f606 	lsl.w	r6, r4, r6
 8000b12:	40cb      	lsrs	r3, r1
 8000b14:	431e      	orrs	r6, r3
 8000b16:	40cc      	lsrs	r4, r1
 8000b18:	e9c5 6400 	strd	r6, r4, [r5]
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	e750      	b.n	80009c2 <__udivmoddi4+0xa6>
 8000b20:	f1c2 0320 	rsb	r3, r2, #32
 8000b24:	fa20 f103 	lsr.w	r1, r0, r3
 8000b28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b2c:	fa24 f303 	lsr.w	r3, r4, r3
 8000b30:	4094      	lsls	r4, r2
 8000b32:	430c      	orrs	r4, r1
 8000b34:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b38:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b3c:	fa1f f78c 	uxth.w	r7, ip
 8000b40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b44:	fb08 3110 	mls	r1, r8, r0, r3
 8000b48:	0c23      	lsrs	r3, r4, #16
 8000b4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b4e:	fb00 f107 	mul.w	r1, r0, r7
 8000b52:	4299      	cmp	r1, r3
 8000b54:	d908      	bls.n	8000b68 <__udivmoddi4+0x24c>
 8000b56:	eb1c 0303 	adds.w	r3, ip, r3
 8000b5a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000b5e:	d22c      	bcs.n	8000bba <__udivmoddi4+0x29e>
 8000b60:	4299      	cmp	r1, r3
 8000b62:	d92a      	bls.n	8000bba <__udivmoddi4+0x29e>
 8000b64:	3802      	subs	r0, #2
 8000b66:	4463      	add	r3, ip
 8000b68:	1a5b      	subs	r3, r3, r1
 8000b6a:	b2a4      	uxth	r4, r4
 8000b6c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000b70:	fb08 3311 	mls	r3, r8, r1, r3
 8000b74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b78:	fb01 f307 	mul.w	r3, r1, r7
 8000b7c:	42a3      	cmp	r3, r4
 8000b7e:	d908      	bls.n	8000b92 <__udivmoddi4+0x276>
 8000b80:	eb1c 0404 	adds.w	r4, ip, r4
 8000b84:	f101 36ff 	add.w	r6, r1, #4294967295
 8000b88:	d213      	bcs.n	8000bb2 <__udivmoddi4+0x296>
 8000b8a:	42a3      	cmp	r3, r4
 8000b8c:	d911      	bls.n	8000bb2 <__udivmoddi4+0x296>
 8000b8e:	3902      	subs	r1, #2
 8000b90:	4464      	add	r4, ip
 8000b92:	1ae4      	subs	r4, r4, r3
 8000b94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000b98:	e739      	b.n	8000a0e <__udivmoddi4+0xf2>
 8000b9a:	4604      	mov	r4, r0
 8000b9c:	e6f0      	b.n	8000980 <__udivmoddi4+0x64>
 8000b9e:	4608      	mov	r0, r1
 8000ba0:	e706      	b.n	80009b0 <__udivmoddi4+0x94>
 8000ba2:	45c8      	cmp	r8, r9
 8000ba4:	d2ae      	bcs.n	8000b04 <__udivmoddi4+0x1e8>
 8000ba6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000baa:	eb63 0c07 	sbc.w	ip, r3, r7
 8000bae:	3801      	subs	r0, #1
 8000bb0:	e7a8      	b.n	8000b04 <__udivmoddi4+0x1e8>
 8000bb2:	4631      	mov	r1, r6
 8000bb4:	e7ed      	b.n	8000b92 <__udivmoddi4+0x276>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	e799      	b.n	8000aee <__udivmoddi4+0x1d2>
 8000bba:	4630      	mov	r0, r6
 8000bbc:	e7d4      	b.n	8000b68 <__udivmoddi4+0x24c>
 8000bbe:	46d6      	mov	lr, sl
 8000bc0:	e77f      	b.n	8000ac2 <__udivmoddi4+0x1a6>
 8000bc2:	4463      	add	r3, ip
 8000bc4:	3802      	subs	r0, #2
 8000bc6:	e74d      	b.n	8000a64 <__udivmoddi4+0x148>
 8000bc8:	4606      	mov	r6, r0
 8000bca:	4623      	mov	r3, r4
 8000bcc:	4608      	mov	r0, r1
 8000bce:	e70f      	b.n	80009f0 <__udivmoddi4+0xd4>
 8000bd0:	3e02      	subs	r6, #2
 8000bd2:	4463      	add	r3, ip
 8000bd4:	e730      	b.n	8000a38 <__udivmoddi4+0x11c>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_idiv0>:
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000be0:	b08d      	sub	sp, #52	@ 0x34
 8000be2:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000be4:	f000 ffa4 	bl	8001b30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000be8:	f000 f8e8 	bl	8000dbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bec:	f000 f986 	bl	8000efc <MX_GPIO_Init>
  MX_SPI1_Init();
 8000bf0:	f000 f94e 	bl	8000e90 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

	LED2_GPIO_Port->ODR |= LED2_Pin;
 8000bf4:	4b69      	ldr	r3, [pc, #420]	@ (8000d9c <main+0x1c0>)
 8000bf6:	695b      	ldr	r3, [r3, #20]
 8000bf8:	4a68      	ldr	r2, [pc, #416]	@ (8000d9c <main+0x1c0>)
 8000bfa:	f043 0301 	orr.w	r3, r3, #1
 8000bfe:	6153      	str	r3, [r2, #20]
	LED3_GPIO_Port->ODR |= LED3_Pin;
 8000c00:	4b66      	ldr	r3, [pc, #408]	@ (8000d9c <main+0x1c0>)
 8000c02:	695b      	ldr	r3, [r3, #20]
 8000c04:	4a65      	ldr	r2, [pc, #404]	@ (8000d9c <main+0x1c0>)
 8000c06:	f043 0302 	orr.w	r3, r3, #2
 8000c0a:	6153      	str	r3, [r2, #20]
	LED4_GPIO_Port->ODR |= LED4_Pin;
 8000c0c:	4b63      	ldr	r3, [pc, #396]	@ (8000d9c <main+0x1c0>)
 8000c0e:	695b      	ldr	r3, [r3, #20]
 8000c10:	4a62      	ldr	r2, [pc, #392]	@ (8000d9c <main+0x1c0>)
 8000c12:	f043 0304 	orr.w	r3, r3, #4
 8000c16:	6153      	str	r3, [r2, #20]

	HAL_Delay(2000);
 8000c18:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000c1c:	f000 fffa 	bl	8001c14 <HAL_Delay>

	LED2_GPIO_Port->ODR &= ~LED2_Pin;
 8000c20:	4b5e      	ldr	r3, [pc, #376]	@ (8000d9c <main+0x1c0>)
 8000c22:	695b      	ldr	r3, [r3, #20]
 8000c24:	4a5d      	ldr	r2, [pc, #372]	@ (8000d9c <main+0x1c0>)
 8000c26:	f023 0301 	bic.w	r3, r3, #1
 8000c2a:	6153      	str	r3, [r2, #20]
	LED3_GPIO_Port->ODR &= ~LED3_Pin;
 8000c2c:	4b5b      	ldr	r3, [pc, #364]	@ (8000d9c <main+0x1c0>)
 8000c2e:	695b      	ldr	r3, [r3, #20]
 8000c30:	4a5a      	ldr	r2, [pc, #360]	@ (8000d9c <main+0x1c0>)
 8000c32:	f023 0302 	bic.w	r3, r3, #2
 8000c36:	6153      	str	r3, [r2, #20]
	LED4_GPIO_Port->ODR &= ~LED4_Pin;
 8000c38:	4b58      	ldr	r3, [pc, #352]	@ (8000d9c <main+0x1c0>)
 8000c3a:	695b      	ldr	r3, [r3, #20]
 8000c3c:	4a57      	ldr	r2, [pc, #348]	@ (8000d9c <main+0x1c0>)
 8000c3e:	f023 0304 	bic.w	r3, r3, #4
 8000c42:	6153      	str	r3, [r2, #20]

	if (LORA_Init(&hspi1, LORA_NSS_GPIO_Port, LORA_NSS_Pin))
 8000c44:	2220      	movs	r2, #32
 8000c46:	4956      	ldr	r1, [pc, #344]	@ (8000da0 <main+0x1c4>)
 8000c48:	4856      	ldr	r0, [pc, #344]	@ (8000da4 <main+0x1c8>)
 8000c4a:	f000 f9f9 	bl	8001040 <LORA_Init>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d003      	beq.n	8000c5c <main+0x80>
		HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8000c54:	2102      	movs	r1, #2
 8000c56:	4851      	ldr	r0, [pc, #324]	@ (8000d9c <main+0x1c0>)
 8000c58:	f001 fa83 	bl	8002162 <HAL_GPIO_TogglePin>
	LED3_GPIO_Port->ODR &= ~LED3_Pin;
 8000c5c:	4b4f      	ldr	r3, [pc, #316]	@ (8000d9c <main+0x1c0>)
 8000c5e:	695b      	ldr	r3, [r3, #20]
 8000c60:	4a4e      	ldr	r2, [pc, #312]	@ (8000d9c <main+0x1c0>)
 8000c62:	f023 0302 	bic.w	r3, r3, #2
 8000c66:	6153      	str	r3, [r2, #20]

	MS_Init(&hspi1, MS_NSS_GPIO_Port, MS_NSS_Pin);
 8000c68:	2201      	movs	r2, #1
 8000c6a:	494f      	ldr	r1, [pc, #316]	@ (8000da8 <main+0x1cc>)
 8000c6c:	484d      	ldr	r0, [pc, #308]	@ (8000da4 <main+0x1c8>)
 8000c6e:	f000 fb25 	bl	80012bc <MS_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000c72:	466b      	mov	r3, sp
 8000c74:	461e      	mov	r6, r3
		MS_ReadData(MS_Data);
 8000c76:	484d      	ldr	r0, [pc, #308]	@ (8000dac <main+0x1d0>)
 8000c78:	f000 fb46 	bl	8001308 <MS_ReadData>

		SensorsData.press = MS_Data[0];
 8000c7c:	4b4b      	ldr	r3, [pc, #300]	@ (8000dac <main+0x1d0>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a4b      	ldr	r2, [pc, #300]	@ (8000db0 <main+0x1d4>)
 8000c82:	6013      	str	r3, [r2, #0]
		SensorsData.temp = MS_Data[1];
 8000c84:	4b49      	ldr	r3, [pc, #292]	@ (8000dac <main+0x1d0>)
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	4a49      	ldr	r2, [pc, #292]	@ (8000db0 <main+0x1d4>)
 8000c8a:	6053      	str	r3, [r2, #4]

		char buffer[sizeOfBufferToLora];
 8000c8c:	4b49      	ldr	r3, [pc, #292]	@ (8000db4 <main+0x1d8>)
 8000c8e:	6819      	ldr	r1, [r3, #0]
 8000c90:	1e4b      	subs	r3, r1, #1
 8000c92:	623b      	str	r3, [r7, #32]
 8000c94:	460a      	mov	r2, r1
 8000c96:	2300      	movs	r3, #0
 8000c98:	4614      	mov	r4, r2
 8000c9a:	461d      	mov	r5, r3
 8000c9c:	f04f 0200 	mov.w	r2, #0
 8000ca0:	f04f 0300 	mov.w	r3, #0
 8000ca4:	00eb      	lsls	r3, r5, #3
 8000ca6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000caa:	00e2      	lsls	r2, r4, #3
 8000cac:	460a      	mov	r2, r1
 8000cae:	2300      	movs	r3, #0
 8000cb0:	4690      	mov	r8, r2
 8000cb2:	4699      	mov	r9, r3
 8000cb4:	f04f 0200 	mov.w	r2, #0
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000cc0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000cc4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000cc8:	460b      	mov	r3, r1
 8000cca:	3307      	adds	r3, #7
 8000ccc:	08db      	lsrs	r3, r3, #3
 8000cce:	00db      	lsls	r3, r3, #3
 8000cd0:	ebad 0d03 	sub.w	sp, sp, r3
 8000cd4:	ab02      	add	r3, sp, #8
 8000cd6:	3300      	adds	r3, #0
 8000cd8:	61fb      	str	r3, [r7, #28]

		snprintf(buffer, sizeOfBufferToLora, "%ld;%ld;%ld;\n", HAL_GetTick(),
 8000cda:	4b36      	ldr	r3, [pc, #216]	@ (8000db4 <main+0x1d8>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	607b      	str	r3, [r7, #4]
 8000ce0:	f000 ff8c 	bl	8001bfc <HAL_GetTick>
 8000ce4:	4601      	mov	r1, r0
 8000ce6:	4b32      	ldr	r3, [pc, #200]	@ (8000db0 <main+0x1d4>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a31      	ldr	r2, [pc, #196]	@ (8000db0 <main+0x1d4>)
 8000cec:	6852      	ldr	r2, [r2, #4]
 8000cee:	9201      	str	r2, [sp, #4]
 8000cf0:	9300      	str	r3, [sp, #0]
 8000cf2:	460b      	mov	r3, r1
 8000cf4:	4a30      	ldr	r2, [pc, #192]	@ (8000db8 <main+0x1dc>)
 8000cf6:	6879      	ldr	r1, [r7, #4]
 8000cf8:	69f8      	ldr	r0, [r7, #28]
 8000cfa:	f002 fc47 	bl	800358c <sniprintf>
				SensorsData.press, SensorsData.temp);

		uint8_t bufferToLora[sizeOfBufferToLora];
 8000cfe:	4b2d      	ldr	r3, [pc, #180]	@ (8000db4 <main+0x1d8>)
 8000d00:	6819      	ldr	r1, [r3, #0]
 8000d02:	1e4b      	subs	r3, r1, #1
 8000d04:	61bb      	str	r3, [r7, #24]
 8000d06:	460a      	mov	r2, r1
 8000d08:	2300      	movs	r3, #0
 8000d0a:	4692      	mov	sl, r2
 8000d0c:	469b      	mov	fp, r3
 8000d0e:	f04f 0200 	mov.w	r2, #0
 8000d12:	f04f 0300 	mov.w	r3, #0
 8000d16:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000d1a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000d1e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000d22:	460a      	mov	r2, r1
 8000d24:	2300      	movs	r3, #0
 8000d26:	60ba      	str	r2, [r7, #8]
 8000d28:	60fb      	str	r3, [r7, #12]
 8000d2a:	f04f 0200 	mov.w	r2, #0
 8000d2e:	f04f 0300 	mov.w	r3, #0
 8000d32:	68f8      	ldr	r0, [r7, #12]
 8000d34:	00c3      	lsls	r3, r0, #3
 8000d36:	68b8      	ldr	r0, [r7, #8]
 8000d38:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000d3c:	68b8      	ldr	r0, [r7, #8]
 8000d3e:	00c2      	lsls	r2, r0, #3
 8000d40:	460b      	mov	r3, r1
 8000d42:	3307      	adds	r3, #7
 8000d44:	08db      	lsrs	r3, r3, #3
 8000d46:	00db      	lsls	r3, r3, #3
 8000d48:	ebad 0d03 	sub.w	sp, sp, r3
 8000d4c:	ab02      	add	r3, sp, #8
 8000d4e:	3300      	adds	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]

		for (int i = 0; i < sizeOfBufferToLora; i++) {
 8000d52:	2300      	movs	r3, #0
 8000d54:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d56:	e00b      	b.n	8000d70 <main+0x194>
			bufferToLora[i] = (uint8_t) buffer[i];
 8000d58:	69fa      	ldr	r2, [r7, #28]
 8000d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d5c:	4413      	add	r3, r2
 8000d5e:	7819      	ldrb	r1, [r3, #0]
 8000d60:	697a      	ldr	r2, [r7, #20]
 8000d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d64:	4413      	add	r3, r2
 8000d66:	460a      	mov	r2, r1
 8000d68:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < sizeOfBufferToLora; i++) {
 8000d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d70:	4b10      	ldr	r3, [pc, #64]	@ (8000db4 <main+0x1d8>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d76:	429a      	cmp	r2, r3
 8000d78:	dbee      	blt.n	8000d58 <main+0x17c>
		}

		LORA_TransmitData(bufferToLora, sizeOfBufferToLora);
 8000d7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000db4 <main+0x1d8>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	4619      	mov	r1, r3
 8000d82:	6978      	ldr	r0, [r7, #20]
 8000d84:	f000 fa42 	bl	800120c <LORA_TransmitData>

		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8000d88:	2101      	movs	r1, #1
 8000d8a:	4804      	ldr	r0, [pc, #16]	@ (8000d9c <main+0x1c0>)
 8000d8c:	f001 f9e9 	bl	8002162 <HAL_GPIO_TogglePin>

		HAL_Delay(100);
 8000d90:	2064      	movs	r0, #100	@ 0x64
 8000d92:	f000 ff3f 	bl	8001c14 <HAL_Delay>
 8000d96:	46b5      	mov	sp, r6
	while (1) {
 8000d98:	e76b      	b.n	8000c72 <main+0x96>
 8000d9a:	bf00      	nop
 8000d9c:	40020000 	.word	0x40020000
 8000da0:	40020800 	.word	0x40020800
 8000da4:	20000084 	.word	0x20000084
 8000da8:	40020400 	.word	0x40020400
 8000dac:	200000dc 	.word	0x200000dc
 8000db0:	200000e4 	.word	0x200000e4
 8000db4:	20000000 	.word	0x20000000
 8000db8:	08003f0c 	.word	0x08003f0c

08000dbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b094      	sub	sp, #80	@ 0x50
 8000dc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dc2:	f107 0320 	add.w	r3, r7, #32
 8000dc6:	2230      	movs	r2, #48	@ 0x30
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f002 fc12 	bl	80035f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dd0:	f107 030c 	add.w	r3, r7, #12
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	601a      	str	r2, [r3, #0]
 8000dd8:	605a      	str	r2, [r3, #4]
 8000dda:	609a      	str	r2, [r3, #8]
 8000ddc:	60da      	str	r2, [r3, #12]
 8000dde:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de0:	2300      	movs	r3, #0
 8000de2:	60bb      	str	r3, [r7, #8]
 8000de4:	4b28      	ldr	r3, [pc, #160]	@ (8000e88 <SystemClock_Config+0xcc>)
 8000de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de8:	4a27      	ldr	r2, [pc, #156]	@ (8000e88 <SystemClock_Config+0xcc>)
 8000dea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dee:	6413      	str	r3, [r2, #64]	@ 0x40
 8000df0:	4b25      	ldr	r3, [pc, #148]	@ (8000e88 <SystemClock_Config+0xcc>)
 8000df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000df4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000df8:	60bb      	str	r3, [r7, #8]
 8000dfa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	607b      	str	r3, [r7, #4]
 8000e00:	4b22      	ldr	r3, [pc, #136]	@ (8000e8c <SystemClock_Config+0xd0>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e08:	4a20      	ldr	r2, [pc, #128]	@ (8000e8c <SystemClock_Config+0xd0>)
 8000e0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000e0e:	6013      	str	r3, [r2, #0]
 8000e10:	4b1e      	ldr	r3, [pc, #120]	@ (8000e8c <SystemClock_Config+0xd0>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e18:	607b      	str	r3, [r7, #4]
 8000e1a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e24:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e26:	2302      	movs	r3, #2
 8000e28:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e2a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000e30:	2319      	movs	r3, #25
 8000e32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000e34:	23a8      	movs	r3, #168	@ 0xa8
 8000e36:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e3c:	2304      	movs	r3, #4
 8000e3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e40:	f107 0320 	add.w	r3, r7, #32
 8000e44:	4618      	mov	r0, r3
 8000e46:	f001 f9a7 	bl	8002198 <HAL_RCC_OscConfig>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000e50:	f000 f8f0 	bl	8001034 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e54:	230f      	movs	r3, #15
 8000e56:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e64:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e66:	2300      	movs	r3, #0
 8000e68:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e6a:	f107 030c 	add.w	r3, r7, #12
 8000e6e:	2102      	movs	r1, #2
 8000e70:	4618      	mov	r0, r3
 8000e72:	f001 fc09 	bl	8002688 <HAL_RCC_ClockConfig>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000e7c:	f000 f8da 	bl	8001034 <Error_Handler>
  }
}
 8000e80:	bf00      	nop
 8000e82:	3750      	adds	r7, #80	@ 0x50
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	40023800 	.word	0x40023800
 8000e8c:	40007000 	.word	0x40007000

08000e90 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e94:	4b17      	ldr	r3, [pc, #92]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000e96:	4a18      	ldr	r2, [pc, #96]	@ (8000ef8 <MX_SPI1_Init+0x68>)
 8000e98:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e9a:	4b16      	ldr	r3, [pc, #88]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000e9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ea0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ea2:	4b14      	ldr	r3, [pc, #80]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ea8:	4b12      	ldr	r3, [pc, #72]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000eae:	4b11      	ldr	r3, [pc, #68]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000eba:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ebc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ec0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ec4:	2210      	movs	r2, #16
 8000ec6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ece:	4b09      	ldr	r3, [pc, #36]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ed4:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000eda:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000edc:	220a      	movs	r2, #10
 8000ede:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ee0:	4804      	ldr	r0, [pc, #16]	@ (8000ef4 <MX_SPI1_Init+0x64>)
 8000ee2:	f001 fd7d 	bl	80029e0 <HAL_SPI_Init>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000eec:	f000 f8a2 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ef0:	bf00      	nop
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	20000084 	.word	0x20000084
 8000ef8:	40013000 	.word	0x40013000

08000efc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b08a      	sub	sp, #40	@ 0x28
 8000f00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f02:	f107 0314 	add.w	r3, r7, #20
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	605a      	str	r2, [r3, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
 8000f0e:	60da      	str	r2, [r3, #12]
 8000f10:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	613b      	str	r3, [r7, #16]
 8000f16:	4b43      	ldr	r3, [pc, #268]	@ (8001024 <MX_GPIO_Init+0x128>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1a:	4a42      	ldr	r2, [pc, #264]	@ (8001024 <MX_GPIO_Init+0x128>)
 8000f1c:	f043 0304 	orr.w	r3, r3, #4
 8000f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f22:	4b40      	ldr	r3, [pc, #256]	@ (8001024 <MX_GPIO_Init+0x128>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f26:	f003 0304 	and.w	r3, r3, #4
 8000f2a:	613b      	str	r3, [r7, #16]
 8000f2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	4b3c      	ldr	r3, [pc, #240]	@ (8001024 <MX_GPIO_Init+0x128>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f36:	4a3b      	ldr	r2, [pc, #236]	@ (8001024 <MX_GPIO_Init+0x128>)
 8000f38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3e:	4b39      	ldr	r3, [pc, #228]	@ (8001024 <MX_GPIO_Init+0x128>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	60bb      	str	r3, [r7, #8]
 8000f4e:	4b35      	ldr	r3, [pc, #212]	@ (8001024 <MX_GPIO_Init+0x128>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f52:	4a34      	ldr	r2, [pc, #208]	@ (8001024 <MX_GPIO_Init+0x128>)
 8000f54:	f043 0301 	orr.w	r3, r3, #1
 8000f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5a:	4b32      	ldr	r3, [pc, #200]	@ (8001024 <MX_GPIO_Init+0x128>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5e:	f003 0301 	and.w	r3, r3, #1
 8000f62:	60bb      	str	r3, [r7, #8]
 8000f64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	4b2e      	ldr	r3, [pc, #184]	@ (8001024 <MX_GPIO_Init+0x128>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6e:	4a2d      	ldr	r2, [pc, #180]	@ (8001024 <MX_GPIO_Init+0x128>)
 8000f70:	f043 0302 	orr.w	r3, r3, #2
 8000f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f76:	4b2b      	ldr	r3, [pc, #172]	@ (8001024 <MX_GPIO_Init+0x128>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7a:	f003 0302 	and.w	r3, r3, #2
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PWR2_EN_Pin|WQ_NSS_Pin|LORA_NSS_Pin, GPIO_PIN_SET);
 8000f82:	2201      	movs	r2, #1
 8000f84:	2131      	movs	r1, #49	@ 0x31
 8000f86:	4828      	ldr	r0, [pc, #160]	@ (8001028 <MX_GPIO_Init+0x12c>)
 8000f88:	f001 f8d2 	bl	8002130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2107      	movs	r1, #7
 8000f90:	4826      	ldr	r0, [pc, #152]	@ (800102c <MX_GPIO_Init+0x130>)
 8000f92:	f001 f8cd 	bl	8002130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WQ_HOLD_GPIO_Port, WQ_HOLD_Pin, GPIO_PIN_SET);
 8000f96:	2201      	movs	r2, #1
 8000f98:	2110      	movs	r1, #16
 8000f9a:	4824      	ldr	r0, [pc, #144]	@ (800102c <MX_GPIO_Init+0x130>)
 8000f9c:	f001 f8c8 	bl	8002130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MS_NSS_Pin|LIS_NSS_Pin|LSM_NSS_Pin|ADC_NSS_Pin, GPIO_PIN_SET);
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	f240 2107 	movw	r1, #519	@ 0x207
 8000fa6:	4822      	ldr	r0, [pc, #136]	@ (8001030 <MX_GPIO_Init+0x134>)
 8000fa8:	f001 f8c2 	bl	8002130 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PWR2_EN_Pin WQ_NSS_Pin LORA_NSS_Pin */
  GPIO_InitStruct.Pin = PWR2_EN_Pin|WQ_NSS_Pin|LORA_NSS_Pin;
 8000fac:	2331      	movs	r3, #49	@ 0x31
 8000fae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fbc:	f107 0314 	add.w	r3, r7, #20
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4819      	ldr	r0, [pc, #100]	@ (8001028 <MX_GPIO_Init+0x12c>)
 8000fc4:	f000 ff30 	bl	8001e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED3_Pin LED4_Pin WQ_HOLD_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin|LED4_Pin|WQ_HOLD_Pin;
 8000fc8:	2317      	movs	r3, #23
 8000fca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4813      	ldr	r0, [pc, #76]	@ (800102c <MX_GPIO_Init+0x130>)
 8000fe0:	f000 ff22 	bl	8001e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : MS_NSS_Pin LIS_NSS_Pin LSM_NSS_Pin ADC_NSS_Pin */
  GPIO_InitStruct.Pin = MS_NSS_Pin|LIS_NSS_Pin|LSM_NSS_Pin|ADC_NSS_Pin;
 8000fe4:	f240 2307 	movw	r3, #519	@ 0x207
 8000fe8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fea:	2301      	movs	r3, #1
 8000fec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff6:	f107 0314 	add.w	r3, r7, #20
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	480c      	ldr	r0, [pc, #48]	@ (8001030 <MX_GPIO_Init+0x134>)
 8000ffe:	f000 ff13 	bl	8001e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDIO_CD_Pin JMP_PROG_Pin */
  GPIO_InitStruct.Pin = SDIO_CD_Pin|JMP_PROG_Pin;
 8001002:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001008:	2300      	movs	r3, #0
 800100a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	4806      	ldr	r0, [pc, #24]	@ (8001030 <MX_GPIO_Init+0x134>)
 8001018:	f000 ff06 	bl	8001e28 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800101c:	bf00      	nop
 800101e:	3728      	adds	r7, #40	@ 0x28
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40023800 	.word	0x40023800
 8001028:	40020800 	.word	0x40020800
 800102c:	40020000 	.word	0x40020000
 8001030:	40020400 	.word	0x40020400

08001034 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001038:	b672      	cpsid	i
}
 800103a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <Error_Handler+0x8>

08001040 <LORA_Init>:

uint8_t _loraReadReg(uint8_t reg);
void _loraWriteReg(uint8_t reg, uint8_t data);

uint8_t LORA_Init(SPI_HandleTypeDef *hspi, GPIO_TypeDef *NSS_PORT,
		uint16_t NSS_PIN) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	4613      	mov	r3, r2
 800104c:	80fb      	strh	r3, [r7, #6]

	_hspi = hspi;
 800104e:	4a32      	ldr	r2, [pc, #200]	@ (8001118 <LORA_Init+0xd8>)
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	6013      	str	r3, [r2, #0]
	_nssPort = NSS_PORT;
 8001054:	4a31      	ldr	r2, [pc, #196]	@ (800111c <LORA_Init+0xdc>)
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	6013      	str	r3, [r2, #0]
	_nssPin = NSS_PIN;
 800105a:	4a31      	ldr	r2, [pc, #196]	@ (8001120 <LORA_Init+0xe0>)
 800105c:	88fb      	ldrh	r3, [r7, #6]
 800105e:	8013      	strh	r3, [r2, #0]

	if (_loraReadReg(LORA_REG_VERSION) != LORA_SEMTECH_ID)
 8001060:	2042      	movs	r0, #66	@ 0x42
 8001062:	f000 f861 	bl	8001128 <_loraReadReg>
 8001066:	4603      	mov	r3, r0
 8001068:	2b12      	cmp	r3, #18
 800106a:	d001      	beq.n	8001070 <LORA_Init+0x30>
		return 1;
 800106c:	2301      	movs	r3, #1
 800106e:	e04e      	b.n	800110e <LORA_Init+0xce>

	_loraWriteReg(LORA_REG_OP_MODE, LORA_MODE_SLEEP);
 8001070:	2100      	movs	r1, #0
 8001072:	2001      	movs	r0, #1
 8001074:	f000 f88e 	bl	8001194 <_loraWriteReg>

	_loraWriteReg(LORA_REG_OP_MODE,
 8001078:	2188      	movs	r1, #136	@ 0x88
 800107a:	2001      	movs	r0, #1
 800107c:	f000 f88a 	bl	8001194 <_loraWriteReg>
			(LORA_SET_LoRa << 7) | (LORA_SET_LOW_FREQ << 3));

	uint32_t _lora_Frf = (LORA_SET_FREQ << 19) / 32;
 8001080:	4b28      	ldr	r3, [pc, #160]	@ (8001124 <LORA_Init+0xe4>)
 8001082:	617b      	str	r3, [r7, #20]

	_loraWriteReg(LORA_REG_FR, _lora_Frf >> 16);
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	0c1b      	lsrs	r3, r3, #16
 8001088:	b2db      	uxtb	r3, r3
 800108a:	4619      	mov	r1, r3
 800108c:	2006      	movs	r0, #6
 800108e:	f000 f881 	bl	8001194 <_loraWriteReg>
	_loraWriteReg(LORA_REG_FR + 1, _lora_Frf >> 8);
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	0a1b      	lsrs	r3, r3, #8
 8001096:	b2db      	uxtb	r3, r3
 8001098:	4619      	mov	r1, r3
 800109a:	2007      	movs	r0, #7
 800109c:	f000 f87a 	bl	8001194 <_loraWriteReg>
	_loraWriteReg(LORA_REG_FR + 2, _lora_Frf);
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	4619      	mov	r1, r3
 80010a6:	2008      	movs	r0, #8
 80010a8:	f000 f874 	bl	8001194 <_loraWriteReg>

	_loraWriteReg(LORA_REG_PA_CONFIG,
 80010ac:	21ff      	movs	r1, #255	@ 0xff
 80010ae:	2009      	movs	r0, #9
 80010b0:	f000 f870 	bl	8001194 <_loraWriteReg>
			(LORA_SET_PA_SEL << 7) | (LORA_SET_MAX_POWER << 4)
					| (LORA_SET_OUT_POWER));

	_loraWriteReg(LORA_REG_OCP, (LORA_SET_OCP_ON << 5) | LORA_SET_OCP_TRIM);
 80010b4:	210b      	movs	r1, #11
 80010b6:	200b      	movs	r0, #11
 80010b8:	f000 f86c 	bl	8001194 <_loraWriteReg>

	_loraWriteReg(LORA_REG_LNA, LORA_SET_LNA_GAIN << 5);
 80010bc:	2120      	movs	r1, #32
 80010be:	200c      	movs	r0, #12
 80010c0:	f000 f868 	bl	8001194 <_loraWriteReg>

	_loraWriteReg(LORA_REG_FIFO_TX, LORA_SET_FIFO_TX_BASE_ADDR);
 80010c4:	21ff      	movs	r1, #255	@ 0xff
 80010c6:	200e      	movs	r0, #14
 80010c8:	f000 f864 	bl	8001194 <_loraWriteReg>
	_loraWriteReg(LORA_REG_FIFO_RX, LORA_SET_FIFO_RX_BASE_ADDR);
 80010cc:	2100      	movs	r1, #0
 80010ce:	200f      	movs	r0, #15
 80010d0:	f000 f860 	bl	8001194 <_loraWriteReg>

	_loraWriteReg(LORA_REG_MODEM_CON,
 80010d4:	2182      	movs	r1, #130	@ 0x82
 80010d6:	201d      	movs	r0, #29
 80010d8:	f000 f85c 	bl	8001194 <_loraWriteReg>
			(LORA_SET_MODEM_CON_BW << 4) | (LORA_SET_MODEM_CON_COD_RATE << 1)
					| LORA_SET_MODEM_CON_HEADER_MODE_ON);

	_loraWriteReg(LORA_REG_MODEM_CON2,
 80010dc:	2170      	movs	r1, #112	@ 0x70
 80010de:	201e      	movs	r0, #30
 80010e0:	f000 f858 	bl	8001194 <_loraWriteReg>
			(LORA_SET_MODEM_CON2_SPEAD_FACT << 4)
					| (LORA_SET_MODEM_CON2_CRC << 2));

	_loraWriteReg(LORA_REG_PREAMBLE_MSB, LORA_SET_PREAMBLE >> 8);
 80010e4:	2100      	movs	r1, #0
 80010e6:	2020      	movs	r0, #32
 80010e8:	f000 f854 	bl	8001194 <_loraWriteReg>
	_loraWriteReg(LORA_REG_PREAMBLE_MSB + 1, LORA_SET_PREAMBLE);
 80010ec:	2106      	movs	r1, #6
 80010ee:	2021      	movs	r0, #33	@ 0x21
 80010f0:	f000 f850 	bl	8001194 <_loraWriteReg>

	_loraWriteReg(LORA_REG_PAYLOAD, LORA_SET_PAYLOAD);
 80010f4:	213c      	movs	r1, #60	@ 0x3c
 80010f6:	2022      	movs	r0, #34	@ 0x22
 80010f8:	f000 f84c 	bl	8001194 <_loraWriteReg>
	_loraWriteReg(LORA_REG_MAX_PAYLOAD, LORA_SET_MAX_PAYLOAD);
 80010fc:	213c      	movs	r1, #60	@ 0x3c
 80010fe:	2023      	movs	r0, #35	@ 0x23
 8001100:	f000 f848 	bl	8001194 <_loraWriteReg>

	_loraWriteReg(LORA_REG_OP_MODE, LORA_MODE_RX_CONT);
 8001104:	2105      	movs	r1, #5
 8001106:	2001      	movs	r0, #1
 8001108:	f000 f844 	bl	8001194 <_loraWriteReg>

	return 0;
 800110c:	2300      	movs	r3, #0
}
 800110e:	4618      	mov	r0, r3
 8001110:	3718      	adds	r7, #24
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	200000ec 	.word	0x200000ec
 800111c:	200000f0 	.word	0x200000f0
 8001120:	200000f4 	.word	0x200000f4
 8001124:	006c4000 	.word	0x006c4000

08001128 <_loraReadReg>:

uint8_t _loraReadReg(uint8_t reg) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
	_nssPort->ODR &= ~_nssPin; // nss 0
 8001132:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <_loraReadReg+0x60>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	695a      	ldr	r2, [r3, #20]
 8001138:	4b14      	ldr	r3, [pc, #80]	@ (800118c <_loraReadReg+0x64>)
 800113a:	881b      	ldrh	r3, [r3, #0]
 800113c:	43db      	mvns	r3, r3
 800113e:	4619      	mov	r1, r3
 8001140:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <_loraReadReg+0x60>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	400a      	ands	r2, r1
 8001146:	615a      	str	r2, [r3, #20]
	HAL_SPI_Transmit(_hspi, &reg, 1, 1000);
 8001148:	4b11      	ldr	r3, [pc, #68]	@ (8001190 <_loraReadReg+0x68>)
 800114a:	6818      	ldr	r0, [r3, #0]
 800114c:	1df9      	adds	r1, r7, #7
 800114e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001152:	2201      	movs	r2, #1
 8001154:	f001 fccd 	bl	8002af2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(_hspi, &reg, 1, 1000);
 8001158:	4b0d      	ldr	r3, [pc, #52]	@ (8001190 <_loraReadReg+0x68>)
 800115a:	6818      	ldr	r0, [r3, #0]
 800115c:	1df9      	adds	r1, r7, #7
 800115e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001162:	2201      	movs	r2, #1
 8001164:	f001 fe08 	bl	8002d78 <HAL_SPI_Receive>
	_nssPort->ODR |= _nssPin; // nss 1
 8001168:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <_loraReadReg+0x60>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	695a      	ldr	r2, [r3, #20]
 800116e:	4b07      	ldr	r3, [pc, #28]	@ (800118c <_loraReadReg+0x64>)
 8001170:	881b      	ldrh	r3, [r3, #0]
 8001172:	4619      	mov	r1, r3
 8001174:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <_loraReadReg+0x60>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	430a      	orrs	r2, r1
 800117a:	615a      	str	r2, [r3, #20]
	return reg;
 800117c:	79fb      	ldrb	r3, [r7, #7]
}
 800117e:	4618      	mov	r0, r3
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	200000f0 	.word	0x200000f0
 800118c:	200000f4 	.word	0x200000f4
 8001190:	200000ec 	.word	0x200000ec

08001194 <_loraWriteReg>:

void _loraWriteReg(uint8_t reg, uint8_t data) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	460a      	mov	r2, r1
 800119e:	71fb      	strb	r3, [r7, #7]
 80011a0:	4613      	mov	r3, r2
 80011a2:	71bb      	strb	r3, [r7, #6]
	reg |= 1 << 7;
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	71fb      	strb	r3, [r7, #7]
	_nssPort->ODR &= ~_nssPin; // nss 0
 80011ae:	4b14      	ldr	r3, [pc, #80]	@ (8001200 <_loraWriteReg+0x6c>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	695a      	ldr	r2, [r3, #20]
 80011b4:	4b13      	ldr	r3, [pc, #76]	@ (8001204 <_loraWriteReg+0x70>)
 80011b6:	881b      	ldrh	r3, [r3, #0]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	4619      	mov	r1, r3
 80011bc:	4b10      	ldr	r3, [pc, #64]	@ (8001200 <_loraWriteReg+0x6c>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	400a      	ands	r2, r1
 80011c2:	615a      	str	r2, [r3, #20]
	HAL_SPI_Transmit(_hspi, &reg, 1, 1000);
 80011c4:	4b10      	ldr	r3, [pc, #64]	@ (8001208 <_loraWriteReg+0x74>)
 80011c6:	6818      	ldr	r0, [r3, #0]
 80011c8:	1df9      	adds	r1, r7, #7
 80011ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ce:	2201      	movs	r2, #1
 80011d0:	f001 fc8f 	bl	8002af2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(_hspi, &data, 1, 1000);
 80011d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001208 <_loraWriteReg+0x74>)
 80011d6:	6818      	ldr	r0, [r3, #0]
 80011d8:	1db9      	adds	r1, r7, #6
 80011da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011de:	2201      	movs	r2, #1
 80011e0:	f001 fc87 	bl	8002af2 <HAL_SPI_Transmit>
	_nssPort->ODR |= _nssPin; // nss 1
 80011e4:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <_loraWriteReg+0x6c>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	695a      	ldr	r2, [r3, #20]
 80011ea:	4b06      	ldr	r3, [pc, #24]	@ (8001204 <_loraWriteReg+0x70>)
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	4619      	mov	r1, r3
 80011f0:	4b03      	ldr	r3, [pc, #12]	@ (8001200 <_loraWriteReg+0x6c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	430a      	orrs	r2, r1
 80011f6:	615a      	str	r2, [r3, #20]
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	200000f0 	.word	0x200000f0
 8001204:	200000f4 	.word	0x200000f4
 8001208:	200000ec 	.word	0x200000ec

0800120c <LORA_TransmitData>:
		return packetSize;
	}
	return 0;
}

void LORA_TransmitData(uint8_t *data, uint8_t size) {
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	460b      	mov	r3, r1
 8001216:	70fb      	strb	r3, [r7, #3]

	_loraWriteReg(LORA_REG_FIFO_ADDR_PTR, LORA_SET_FIFO_TX_BASE_ADDR);
 8001218:	21ff      	movs	r1, #255	@ 0xff
 800121a:	200d      	movs	r0, #13
 800121c:	f7ff ffba 	bl	8001194 <_loraWriteReg>
	_loraWriteReg(LORA_REG_PAYLOAD, size);
 8001220:	78fb      	ldrb	r3, [r7, #3]
 8001222:	4619      	mov	r1, r3
 8001224:	2022      	movs	r0, #34	@ 0x22
 8001226:	f7ff ffb5 	bl	8001194 <_loraWriteReg>

	uint8_t regFifo = LORA_REG_FIFO | (1 << 7);
 800122a:	2380      	movs	r3, #128	@ 0x80
 800122c:	73fb      	strb	r3, [r7, #15]
	_nssPort->ODR &= ~_nssPin; // nss 0
 800122e:	4b20      	ldr	r3, [pc, #128]	@ (80012b0 <LORA_TransmitData+0xa4>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	695a      	ldr	r2, [r3, #20]
 8001234:	4b1f      	ldr	r3, [pc, #124]	@ (80012b4 <LORA_TransmitData+0xa8>)
 8001236:	881b      	ldrh	r3, [r3, #0]
 8001238:	43db      	mvns	r3, r3
 800123a:	4619      	mov	r1, r3
 800123c:	4b1c      	ldr	r3, [pc, #112]	@ (80012b0 <LORA_TransmitData+0xa4>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	400a      	ands	r2, r1
 8001242:	615a      	str	r2, [r3, #20]
	HAL_SPI_Transmit(_hspi, &regFifo, 1, 1000);
 8001244:	4b1c      	ldr	r3, [pc, #112]	@ (80012b8 <LORA_TransmitData+0xac>)
 8001246:	6818      	ldr	r0, [r3, #0]
 8001248:	f107 010f 	add.w	r1, r7, #15
 800124c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001250:	2201      	movs	r2, #1
 8001252:	f001 fc4e 	bl	8002af2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(_hspi, data, size, 1000);
 8001256:	4b18      	ldr	r3, [pc, #96]	@ (80012b8 <LORA_TransmitData+0xac>)
 8001258:	6818      	ldr	r0, [r3, #0]
 800125a:	78fb      	ldrb	r3, [r7, #3]
 800125c:	b29a      	uxth	r2, r3
 800125e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001262:	6879      	ldr	r1, [r7, #4]
 8001264:	f001 fc45 	bl	8002af2 <HAL_SPI_Transmit>
	_nssPort->ODR |= _nssPin; // nss 1
 8001268:	4b11      	ldr	r3, [pc, #68]	@ (80012b0 <LORA_TransmitData+0xa4>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	695a      	ldr	r2, [r3, #20]
 800126e:	4b11      	ldr	r3, [pc, #68]	@ (80012b4 <LORA_TransmitData+0xa8>)
 8001270:	881b      	ldrh	r3, [r3, #0]
 8001272:	4619      	mov	r1, r3
 8001274:	4b0e      	ldr	r3, [pc, #56]	@ (80012b0 <LORA_TransmitData+0xa4>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	430a      	orrs	r2, r1
 800127a:	615a      	str	r2, [r3, #20]

	_loraWriteReg(LORA_REG_OP_MODE, LORA_MODE_TX);
 800127c:	2103      	movs	r1, #3
 800127e:	2001      	movs	r0, #1
 8001280:	f7ff ff88 	bl	8001194 <_loraWriteReg>
	while(!(_loraReadReg(LORA_REG_FLAGS) & LORA_FLAGS_TX_DONE));
 8001284:	bf00      	nop
 8001286:	2012      	movs	r0, #18
 8001288:	f7ff ff4e 	bl	8001128 <_loraReadReg>
 800128c:	4603      	mov	r3, r0
 800128e:	f003 0308 	and.w	r3, r3, #8
 8001292:	2b00      	cmp	r3, #0
 8001294:	d0f7      	beq.n	8001286 <LORA_TransmitData+0x7a>
	_loraWriteReg(LORA_REG_FLAGS, LORA_FLAGS_TX_DONE);
 8001296:	2108      	movs	r1, #8
 8001298:	2012      	movs	r0, #18
 800129a:	f7ff ff7b 	bl	8001194 <_loraWriteReg>

	_loraWriteReg(LORA_REG_OP_MODE, LORA_MODE_RX_CONT);
 800129e:	2105      	movs	r1, #5
 80012a0:	2001      	movs	r0, #1
 80012a2:	f7ff ff77 	bl	8001194 <_loraWriteReg>

}
 80012a6:	bf00      	nop
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	200000f0 	.word	0x200000f0
 80012b4:	200000f4 	.word	0x200000f4
 80012b8:	200000ec 	.word	0x200000ec

080012bc <MS_Init>:
void _msSendCmdGetData16(uint8_t cmd, uint16_t bufer[], uint8_t i);
void _msSendCmdGetData32(uint8_t cmd, uint32_t bufer[]);

//real

void MS_Init(SPI_HandleTypeDef *hspi, GPIO_TypeDef *port, uint16_t pin) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	4613      	mov	r3, r2
 80012c8:	80fb      	strh	r3, [r7, #6]

	_ms_hspi1 = hspi;
 80012ca:	4a0b      	ldr	r2, [pc, #44]	@ (80012f8 <MS_Init+0x3c>)
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	6013      	str	r3, [r2, #0]
	_ms_nssPort = port;
 80012d0:	4a0a      	ldr	r2, [pc, #40]	@ (80012fc <MS_Init+0x40>)
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	6013      	str	r3, [r2, #0]
	_ms_nssPin = pin;
 80012d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001300 <MS_Init+0x44>)
 80012d8:	88fb      	ldrh	r3, [r7, #6]
 80012da:	8013      	strh	r3, [r2, #0]

	_msSendCmd(MS_RESET);
 80012dc:	201e      	movs	r0, #30
 80012de:	f000 f9fd 	bl	80016dc <_msSendCmd>
	HAL_Delay(100);
 80012e2:	2064      	movs	r0, #100	@ 0x64
 80012e4:	f000 fc96 	bl	8001c14 <HAL_Delay>

	_msReadProm(_calibrCoeff);
 80012e8:	4806      	ldr	r0, [pc, #24]	@ (8001304 <MS_Init+0x48>)
 80012ea:	f000 f82d 	bl	8001348 <_msReadProm>

}
 80012ee:	bf00      	nop
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	200000f8 	.word	0x200000f8
 80012fc:	200000fc 	.word	0x200000fc
 8001300:	20000100 	.word	0x20000100
 8001304:	20000104 	.word	0x20000104

08001308 <MS_ReadData>:

void MS_ReadData(uint32_t endBufer[]) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
	uint32_t startPressTemp[2];

	_msReadAdc(startPressTemp);
 8001310:	f107 0308 	add.w	r3, r7, #8
 8001314:	4618      	mov	r0, r3
 8001316:	f000 f80a 	bl	800132e <_msReadAdc>
	_calculate(startPressTemp, endBufer);
 800131a:	f107 0308 	add.w	r3, r7, #8
 800131e:	6879      	ldr	r1, [r7, #4]
 8001320:	4618      	mov	r0, r3
 8001322:	f000 f895 	bl	8001450 <_calculate>

}
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <_msReadAdc>:

void _msReadAdc(uint32_t bufForPresTemp[]) {
 800132e:	b580      	push	{r7, lr}
 8001330:	b082      	sub	sp, #8
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
	_msSendCmdGetData32(MS_ADC_READ, bufForPresTemp);
 8001336:	6879      	ldr	r1, [r7, #4]
 8001338:	2000      	movs	r0, #0
 800133a:	f000 fa53 	bl	80017e4 <_msSendCmdGetData32>
}
 800133e:	bf00      	nop
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
	...

08001348 <_msReadProm>:

void _msReadProm(uint16_t bufForCalibrCoef[]) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
	_msSendCmdGetData16(ADRS[1], bufForCalibrCoef, 1);
 8001350:	4b3b      	ldr	r3, [pc, #236]	@ (8001440 <_msReadProm+0xf8>)
 8001352:	785b      	ldrb	r3, [r3, #1]
 8001354:	2201      	movs	r2, #1
 8001356:	6879      	ldr	r1, [r7, #4]
 8001358:	4618      	mov	r0, r3
 800135a:	f000 f9eb 	bl	8001734 <_msSendCmdGetData16>
	_msSendCmdGetData16(ADRS[2], bufForCalibrCoef, 2);
 800135e:	4b38      	ldr	r3, [pc, #224]	@ (8001440 <_msReadProm+0xf8>)
 8001360:	789b      	ldrb	r3, [r3, #2]
 8001362:	2202      	movs	r2, #2
 8001364:	6879      	ldr	r1, [r7, #4]
 8001366:	4618      	mov	r0, r3
 8001368:	f000 f9e4 	bl	8001734 <_msSendCmdGetData16>
	_msSendCmdGetData16(ADRS[3], bufForCalibrCoef, 3);
 800136c:	4b34      	ldr	r3, [pc, #208]	@ (8001440 <_msReadProm+0xf8>)
 800136e:	78db      	ldrb	r3, [r3, #3]
 8001370:	2203      	movs	r2, #3
 8001372:	6879      	ldr	r1, [r7, #4]
 8001374:	4618      	mov	r0, r3
 8001376:	f000 f9dd 	bl	8001734 <_msSendCmdGetData16>
	_msSendCmdGetData16(ADRS[4], bufForCalibrCoef, 4);
 800137a:	4b31      	ldr	r3, [pc, #196]	@ (8001440 <_msReadProm+0xf8>)
 800137c:	791b      	ldrb	r3, [r3, #4]
 800137e:	2204      	movs	r2, #4
 8001380:	6879      	ldr	r1, [r7, #4]
 8001382:	4618      	mov	r0, r3
 8001384:	f000 f9d6 	bl	8001734 <_msSendCmdGetData16>
	_msSendCmdGetData16(ADRS[5], bufForCalibrCoef, 5);
 8001388:	4b2d      	ldr	r3, [pc, #180]	@ (8001440 <_msReadProm+0xf8>)
 800138a:	795b      	ldrb	r3, [r3, #5]
 800138c:	2205      	movs	r2, #5
 800138e:	6879      	ldr	r1, [r7, #4]
 8001390:	4618      	mov	r0, r3
 8001392:	f000 f9cf 	bl	8001734 <_msSendCmdGetData16>
	_msSendCmdGetData16(ADRS[6], bufForCalibrCoef, 6);
 8001396:	4b2a      	ldr	r3, [pc, #168]	@ (8001440 <_msReadProm+0xf8>)
 8001398:	799b      	ldrb	r3, [r3, #6]
 800139a:	2206      	movs	r2, #6
 800139c:	6879      	ldr	r1, [r7, #4]
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 f9c8 	bl	8001734 <_msSendCmdGetData16>

	_realCalibrCoeff.Tref = (_calibrCoeff[5] * (2 << 7));
 80013a4:	4b27      	ldr	r3, [pc, #156]	@ (8001444 <_msReadProm+0xfc>)
 80013a6:	895b      	ldrh	r3, [r3, #10]
 80013a8:	021b      	lsls	r3, r3, #8
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff f9e4 	bl	8000778 <__aeabi_i2d>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	4924      	ldr	r1, [pc, #144]	@ (8001448 <_msReadProm+0x100>)
 80013b6:	e9c1 2300 	strd	r2, r3, [r1]
	_realCalibrCoeff.TempSens = _calibrCoeff[6] / (2 << 22);
 80013ba:	4b22      	ldr	r3, [pc, #136]	@ (8001444 <_msReadProm+0xfc>)
 80013bc:	899b      	ldrh	r3, [r3, #12]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	da02      	bge.n	80013c8 <_msReadProm+0x80>
 80013c2:	4a22      	ldr	r2, [pc, #136]	@ (800144c <_msReadProm+0x104>)
 80013c4:	441a      	add	r2, r3
 80013c6:	4613      	mov	r3, r2
 80013c8:	15db      	asrs	r3, r3, #23
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff f9d4 	bl	8000778 <__aeabi_i2d>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	491c      	ldr	r1, [pc, #112]	@ (8001448 <_msReadProm+0x100>)
 80013d6:	e9c1 2302 	strd	r2, r3, [r1, #8]
	_realCalibrCoeff.OffT1 = _calibrCoeff[2] * (2 << 15);
 80013da:	4b1a      	ldr	r3, [pc, #104]	@ (8001444 <_msReadProm+0xfc>)
 80013dc:	889b      	ldrh	r3, [r3, #4]
 80013de:	041b      	lsls	r3, r3, #16
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff f9c9 	bl	8000778 <__aeabi_i2d>
 80013e6:	4602      	mov	r2, r0
 80013e8:	460b      	mov	r3, r1
 80013ea:	4917      	ldr	r1, [pc, #92]	@ (8001448 <_msReadProm+0x100>)
 80013ec:	e9c1 2304 	strd	r2, r3, [r1, #16]
	_realCalibrCoeff.Tco = (_calibrCoeff[4]) / (2 << 6);
 80013f0:	4b14      	ldr	r3, [pc, #80]	@ (8001444 <_msReadProm+0xfc>)
 80013f2:	891b      	ldrh	r3, [r3, #8]
 80013f4:	09db      	lsrs	r3, r3, #7
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff f9bd 	bl	8000778 <__aeabi_i2d>
 80013fe:	4602      	mov	r2, r0
 8001400:	460b      	mov	r3, r1
 8001402:	4911      	ldr	r1, [pc, #68]	@ (8001448 <_msReadProm+0x100>)
 8001404:	e9c1 2306 	strd	r2, r3, [r1, #24]
	_realCalibrCoeff.SensT1 = _calibrCoeff[1] * (2 << 14);
 8001408:	4b0e      	ldr	r3, [pc, #56]	@ (8001444 <_msReadProm+0xfc>)
 800140a:	885b      	ldrh	r3, [r3, #2]
 800140c:	03db      	lsls	r3, r3, #15
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff f9b2 	bl	8000778 <__aeabi_i2d>
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	490b      	ldr	r1, [pc, #44]	@ (8001448 <_msReadProm+0x100>)
 800141a:	e9c1 2308 	strd	r2, r3, [r1, #32]
	_realCalibrCoeff.Tcs = (_calibrCoeff[3]) / (2 << 7);
 800141e:	4b09      	ldr	r3, [pc, #36]	@ (8001444 <_msReadProm+0xfc>)
 8001420:	88db      	ldrh	r3, [r3, #6]
 8001422:	0a1b      	lsrs	r3, r3, #8
 8001424:	b29b      	uxth	r3, r3
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff f9a6 	bl	8000778 <__aeabi_i2d>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	4905      	ldr	r1, [pc, #20]	@ (8001448 <_msReadProm+0x100>)
 8001432:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
}
 8001436:	bf00      	nop
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000004 	.word	0x20000004
 8001444:	20000104 	.word	0x20000104
 8001448:	20000118 	.word	0x20000118
 800144c:	007fffff 	.word	0x007fffff

08001450 <_calculate>:

void _calculate(uint32_t dataWithPressTemp[], uint32_t bufer[]) {
 8001450:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001454:	b08c      	sub	sp, #48	@ 0x30
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
 800145a:	6039      	str	r1, [r7, #0]
	uint32_t D1 = dataWithPressTemp[0];
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	61bb      	str	r3, [r7, #24]
	uint32_t D2 = dataWithPressTemp[1];
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	617b      	str	r3, [r7, #20]

	float dT = D2 - _realCalibrCoeff.Tref;
 8001468:	6978      	ldr	r0, [r7, #20]
 800146a:	f7ff f975 	bl	8000758 <__aeabi_ui2d>
 800146e:	4b93      	ldr	r3, [pc, #588]	@ (80016bc <_calculate+0x26c>)
 8001470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001474:	f7ff f832 	bl	80004dc <__aeabi_dsub>
 8001478:	4602      	mov	r2, r0
 800147a:	460b      	mov	r3, r1
 800147c:	4610      	mov	r0, r2
 800147e:	4619      	mov	r1, r3
 8001480:	f7ff f9e4 	bl	800084c <__aeabi_d2f>
 8001484:	4603      	mov	r3, r0
 8001486:	613b      	str	r3, [r7, #16]
	float TEMP = 2000 + dT * _realCalibrCoeff.TempSens;
 8001488:	6938      	ldr	r0, [r7, #16]
 800148a:	f7ff f987 	bl	800079c <__aeabi_f2d>
 800148e:	4b8b      	ldr	r3, [pc, #556]	@ (80016bc <_calculate+0x26c>)
 8001490:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001494:	f7fe fef4 	bl	8000280 <__aeabi_dmul>
 8001498:	4602      	mov	r2, r0
 800149a:	460b      	mov	r3, r1
 800149c:	4610      	mov	r0, r2
 800149e:	4619      	mov	r1, r3
 80014a0:	f04f 0200 	mov.w	r2, #0
 80014a4:	4b86      	ldr	r3, [pc, #536]	@ (80016c0 <_calculate+0x270>)
 80014a6:	f7ff f81b 	bl	80004e0 <__adddf3>
 80014aa:	4602      	mov	r2, r0
 80014ac:	460b      	mov	r3, r1
 80014ae:	4610      	mov	r0, r2
 80014b0:	4619      	mov	r1, r3
 80014b2:	f7ff f9cb 	bl	800084c <__aeabi_d2f>
 80014b6:	4603      	mov	r3, r0
 80014b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

	float OFF = _realCalibrCoeff.OffT1 + _realCalibrCoeff.Tco * dT;
 80014ba:	4b80      	ldr	r3, [pc, #512]	@ (80016bc <_calculate+0x26c>)
 80014bc:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80014c0:	4b7e      	ldr	r3, [pc, #504]	@ (80016bc <_calculate+0x26c>)
 80014c2:	e9d3 8906 	ldrd	r8, r9, [r3, #24]
 80014c6:	6938      	ldr	r0, [r7, #16]
 80014c8:	f7ff f968 	bl	800079c <__aeabi_f2d>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	4640      	mov	r0, r8
 80014d2:	4649      	mov	r1, r9
 80014d4:	f7fe fed4 	bl	8000280 <__aeabi_dmul>
 80014d8:	4602      	mov	r2, r0
 80014da:	460b      	mov	r3, r1
 80014dc:	4620      	mov	r0, r4
 80014de:	4629      	mov	r1, r5
 80014e0:	f7fe fffe 	bl	80004e0 <__adddf3>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4610      	mov	r0, r2
 80014ea:	4619      	mov	r1, r3
 80014ec:	f7ff f9ae 	bl	800084c <__aeabi_d2f>
 80014f0:	4603      	mov	r3, r0
 80014f2:	62bb      	str	r3, [r7, #40]	@ 0x28

	float SENS = _realCalibrCoeff.SensT1 + _realCalibrCoeff.Tcs * dT;
 80014f4:	4b71      	ldr	r3, [pc, #452]	@ (80016bc <_calculate+0x26c>)
 80014f6:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80014fa:	4b70      	ldr	r3, [pc, #448]	@ (80016bc <_calculate+0x26c>)
 80014fc:	e9d3 890a 	ldrd	r8, r9, [r3, #40]	@ 0x28
 8001500:	6938      	ldr	r0, [r7, #16]
 8001502:	f7ff f94b 	bl	800079c <__aeabi_f2d>
 8001506:	4602      	mov	r2, r0
 8001508:	460b      	mov	r3, r1
 800150a:	4640      	mov	r0, r8
 800150c:	4649      	mov	r1, r9
 800150e:	f7fe feb7 	bl	8000280 <__aeabi_dmul>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	4620      	mov	r0, r4
 8001518:	4629      	mov	r1, r5
 800151a:	f7fe ffe1 	bl	80004e0 <__adddf3>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	4610      	mov	r0, r2
 8001524:	4619      	mov	r1, r3
 8001526:	f7ff f991 	bl	800084c <__aeabi_d2f>
 800152a:	4603      	mov	r3, r0
 800152c:	627b      	str	r3, [r7, #36]	@ 0x24

	if (TEMP < 2000) {
 800152e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001532:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 80016c4 <_calculate+0x274>
 8001536:	eef4 7ac7 	vcmpe.f32	s15, s14
 800153a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153e:	f140 808f 	bpl.w	8001660 <_calculate+0x210>
		float T2 = (dT * dT) / (2 << 30);
 8001542:	edd7 7a04 	vldr	s15, [r7, #16]
 8001546:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800154a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80016c8 <_calculate+0x278>
 800154e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001552:	edc7 7a03 	vstr	s15, [r7, #12]
		float OFF2 = 5 * (TEMP - 2000) * (TEMP - 2000) / 2;
 8001556:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800155a:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80016c4 <_calculate+0x274>
 800155e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001562:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001566:	ee27 7a87 	vmul.f32	s14, s15, s14
 800156a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800156e:	eddf 6a55 	vldr	s13, [pc, #340]	@ 80016c4 <_calculate+0x274>
 8001572:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001576:	ee27 7a27 	vmul.f32	s14, s14, s15
 800157a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800157e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001582:	edc7 7a08 	vstr	s15, [r7, #32]
		float SENS2 = 5 * (TEMP - 2000) * (TEMP - 2000) / (2 * 2);
 8001586:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800158a:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 80016c4 <_calculate+0x274>
 800158e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001592:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001596:	ee27 7a87 	vmul.f32	s14, s15, s14
 800159a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800159e:	eddf 6a49 	vldr	s13, [pc, #292]	@ 80016c4 <_calculate+0x274>
 80015a2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80015a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015aa:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80015ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015b2:	edc7 7a07 	vstr	s15, [r7, #28]

		if (TEMP < -1500) {
 80015b6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015ba:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80016cc <_calculate+0x27c>
 80015be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c6:	d533      	bpl.n	8001630 <_calculate+0x1e0>
			OFF2 = OFF2 + 7 * (TEMP + 1500) * (TEMP + 1500);
 80015c8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015cc:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80016d0 <_calculate+0x280>
 80015d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015d4:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 80015d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015dc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015e0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80016d0 <_calculate+0x280>
 80015e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80015e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ec:	ed97 7a08 	vldr	s14, [r7, #32]
 80015f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015f4:	edc7 7a08 	vstr	s15, [r7, #32]
			SENS2 = SENS2 + 11 * (TEMP + 1500) * (TEMP + 1500) / 2;
 80015f8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015fc:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80016d0 <_calculate+0x280>
 8001600:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001604:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 8001608:	ee27 7a87 	vmul.f32	s14, s15, s14
 800160c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001610:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 80016d0 <_calculate+0x280>
 8001614:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001618:	ee27 7a27 	vmul.f32	s14, s14, s15
 800161c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001620:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001624:	ed97 7a07 	vldr	s14, [r7, #28]
 8001628:	ee77 7a27 	vadd.f32	s15, s14, s15
 800162c:	edc7 7a07 	vstr	s15, [r7, #28]
		}

		TEMP -= T2;
 8001630:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001634:	edd7 7a03 	vldr	s15, [r7, #12]
 8001638:	ee77 7a67 	vsub.f32	s15, s14, s15
 800163c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		OFF -= OFF2;
 8001640:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001644:	edd7 7a08 	vldr	s15, [r7, #32]
 8001648:	ee77 7a67 	vsub.f32	s15, s14, s15
 800164c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		SENS -= SENS2;
 8001650:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001654:	edd7 7a07 	vldr	s15, [r7, #28]
 8001658:	ee77 7a67 	vsub.f32	s15, s14, s15
 800165c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	}

	float PRES = (D1 * SENS / (2 << 20) - OFF) / (2 << 14);
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	ee07 3a90 	vmov	s15, r3
 8001666:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800166a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800166e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001672:	eddf 6a18 	vldr	s13, [pc, #96]	@ 80016d4 <_calculate+0x284>
 8001676:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800167a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800167e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001682:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80016d8 <_calculate+0x288>
 8001686:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800168a:	edc7 7a02 	vstr	s15, [r7, #8]

	bufer[0] = PRES;
 800168e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001692:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001696:	ee17 2a90 	vmov	r2, s15
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	601a      	str	r2, [r3, #0]
	bufer[1] = TEMP;
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	3304      	adds	r3, #4
 80016a2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80016a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016aa:	ee17 2a90 	vmov	r2, s15
 80016ae:	601a      	str	r2, [r3, #0]
}
 80016b0:	bf00      	nop
 80016b2:	3730      	adds	r7, #48	@ 0x30
 80016b4:	46bd      	mov	sp, r7
 80016b6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80016ba:	bf00      	nop
 80016bc:	20000118 	.word	0x20000118
 80016c0:	409f4000 	.word	0x409f4000
 80016c4:	44fa0000 	.word	0x44fa0000
 80016c8:	cf000000 	.word	0xcf000000
 80016cc:	c4bb8000 	.word	0xc4bb8000
 80016d0:	44bb8000 	.word	0x44bb8000
 80016d4:	4a000000 	.word	0x4a000000
 80016d8:	47000000 	.word	0x47000000

080016dc <_msSendCmd>:

void _msSendCmd(uint8_t cmd) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	71fb      	strb	r3, [r7, #7]
	_ms_nssPort->ODR &= ~_ms_nssPin;
 80016e6:	4b10      	ldr	r3, [pc, #64]	@ (8001728 <_msSendCmd+0x4c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	695a      	ldr	r2, [r3, #20]
 80016ec:	4b0f      	ldr	r3, [pc, #60]	@ (800172c <_msSendCmd+0x50>)
 80016ee:	881b      	ldrh	r3, [r3, #0]
 80016f0:	43db      	mvns	r3, r3
 80016f2:	4619      	mov	r1, r3
 80016f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001728 <_msSendCmd+0x4c>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	400a      	ands	r2, r1
 80016fa:	615a      	str	r2, [r3, #20]
	HAL_SPI_Transmit(_ms_hspi1, &cmd, 1, 1000);
 80016fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001730 <_msSendCmd+0x54>)
 80016fe:	6818      	ldr	r0, [r3, #0]
 8001700:	1df9      	adds	r1, r7, #7
 8001702:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001706:	2201      	movs	r2, #1
 8001708:	f001 f9f3 	bl	8002af2 <HAL_SPI_Transmit>
	_ms_nssPort->ODR |= _ms_nssPin;
 800170c:	4b06      	ldr	r3, [pc, #24]	@ (8001728 <_msSendCmd+0x4c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	695a      	ldr	r2, [r3, #20]
 8001712:	4b06      	ldr	r3, [pc, #24]	@ (800172c <_msSendCmd+0x50>)
 8001714:	881b      	ldrh	r3, [r3, #0]
 8001716:	4619      	mov	r1, r3
 8001718:	4b03      	ldr	r3, [pc, #12]	@ (8001728 <_msSendCmd+0x4c>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	430a      	orrs	r2, r1
 800171e:	615a      	str	r2, [r3, #20]
}
 8001720:	bf00      	nop
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	200000fc 	.word	0x200000fc
 800172c:	20000100 	.word	0x20000100
 8001730:	200000f8 	.word	0x200000f8

08001734 <_msSendCmdGetData16>:

void _msSendCmdGetData16(uint8_t cmd, uint16_t bufer[], uint8_t i) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	6039      	str	r1, [r7, #0]
 800173e:	71fb      	strb	r3, [r7, #7]
 8001740:	4613      	mov	r3, r2
 8001742:	71bb      	strb	r3, [r7, #6]
	uint8_t data1, data2;

	_ms_nssPort->ODR &= ~_ms_nssPin;
 8001744:	4b24      	ldr	r3, [pc, #144]	@ (80017d8 <_msSendCmdGetData16+0xa4>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	695a      	ldr	r2, [r3, #20]
 800174a:	4b24      	ldr	r3, [pc, #144]	@ (80017dc <_msSendCmdGetData16+0xa8>)
 800174c:	881b      	ldrh	r3, [r3, #0]
 800174e:	43db      	mvns	r3, r3
 8001750:	4619      	mov	r1, r3
 8001752:	4b21      	ldr	r3, [pc, #132]	@ (80017d8 <_msSendCmdGetData16+0xa4>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	400a      	ands	r2, r1
 8001758:	615a      	str	r2, [r3, #20]

	HAL_SPI_Transmit(_ms_hspi1, &cmd, 1, 1000);
 800175a:	4b21      	ldr	r3, [pc, #132]	@ (80017e0 <_msSendCmdGetData16+0xac>)
 800175c:	6818      	ldr	r0, [r3, #0]
 800175e:	1df9      	adds	r1, r7, #7
 8001760:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001764:	2201      	movs	r2, #1
 8001766:	f001 f9c4 	bl	8002af2 <HAL_SPI_Transmit>
	HAL_Delay(10);
 800176a:	200a      	movs	r0, #10
 800176c:	f000 fa52 	bl	8001c14 <HAL_Delay>
	HAL_SPI_Receive(_ms_hspi1, &data1, 1, 1000);
 8001770:	4b1b      	ldr	r3, [pc, #108]	@ (80017e0 <_msSendCmdGetData16+0xac>)
 8001772:	6818      	ldr	r0, [r3, #0]
 8001774:	f107 010d 	add.w	r1, r7, #13
 8001778:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800177c:	2201      	movs	r2, #1
 800177e:	f001 fafb 	bl	8002d78 <HAL_SPI_Receive>
	HAL_SPI_Receive(_ms_hspi1, &data2, 1, 1000);
 8001782:	4b17      	ldr	r3, [pc, #92]	@ (80017e0 <_msSendCmdGetData16+0xac>)
 8001784:	6818      	ldr	r0, [r3, #0]
 8001786:	f107 010c 	add.w	r1, r7, #12
 800178a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800178e:	2201      	movs	r2, #1
 8001790:	f001 faf2 	bl	8002d78 <HAL_SPI_Receive>

	_ms_nssPort->ODR |= _ms_nssPin;
 8001794:	4b10      	ldr	r3, [pc, #64]	@ (80017d8 <_msSendCmdGetData16+0xa4>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	695a      	ldr	r2, [r3, #20]
 800179a:	4b10      	ldr	r3, [pc, #64]	@ (80017dc <_msSendCmdGetData16+0xa8>)
 800179c:	881b      	ldrh	r3, [r3, #0]
 800179e:	4619      	mov	r1, r3
 80017a0:	4b0d      	ldr	r3, [pc, #52]	@ (80017d8 <_msSendCmdGetData16+0xa4>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	430a      	orrs	r2, r1
 80017a6:	615a      	str	r2, [r3, #20]

	uint16_t receiveData = data1;
 80017a8:	7b7b      	ldrb	r3, [r7, #13]
 80017aa:	81fb      	strh	r3, [r7, #14]
	receiveData = receiveData << 8;
 80017ac:	89fb      	ldrh	r3, [r7, #14]
 80017ae:	021b      	lsls	r3, r3, #8
 80017b0:	81fb      	strh	r3, [r7, #14]
	receiveData |= data2;
 80017b2:	7b3b      	ldrb	r3, [r7, #12]
 80017b4:	461a      	mov	r2, r3
 80017b6:	89fb      	ldrh	r3, [r7, #14]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	81fb      	strh	r3, [r7, #14]

	bufer[i] = receiveData;
 80017bc:	79bb      	ldrb	r3, [r7, #6]
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	683a      	ldr	r2, [r7, #0]
 80017c2:	4413      	add	r3, r2
 80017c4:	89fa      	ldrh	r2, [r7, #14]
 80017c6:	801a      	strh	r2, [r3, #0]
	HAL_Delay(20);
 80017c8:	2014      	movs	r0, #20
 80017ca:	f000 fa23 	bl	8001c14 <HAL_Delay>

}
 80017ce:	bf00      	nop
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	200000fc 	.word	0x200000fc
 80017dc:	20000100 	.word	0x20000100
 80017e0:	200000f8 	.word	0x200000f8

080017e4 <_msSendCmdGetData32>:
void _msSendCmdGetData32(uint8_t cmd, uint32_t bufer[]) {
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	6039      	str	r1, [r7, #0]
 80017ee:	71fb      	strb	r3, [r7, #7]
	uint8_t presData[3];
	uint8_t tempData[3];

	_msSendCmd(MS_D1);
 80017f0:	2044      	movs	r0, #68	@ 0x44
 80017f2:	f7ff ff73 	bl	80016dc <_msSendCmd>
	HAL_Delay(ADC_DELAY);
 80017f6:	200c      	movs	r0, #12
 80017f8:	f000 fa0c 	bl	8001c14 <HAL_Delay>

	_ms_nssPort->ODR &= ~_ms_nssPin;
 80017fc:	4b40      	ldr	r3, [pc, #256]	@ (8001900 <_msSendCmdGetData32+0x11c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	695a      	ldr	r2, [r3, #20]
 8001802:	4b40      	ldr	r3, [pc, #256]	@ (8001904 <_msSendCmdGetData32+0x120>)
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	43db      	mvns	r3, r3
 8001808:	4619      	mov	r1, r3
 800180a:	4b3d      	ldr	r3, [pc, #244]	@ (8001900 <_msSendCmdGetData32+0x11c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	400a      	ands	r2, r1
 8001810:	615a      	str	r2, [r3, #20]
	HAL_SPI_Transmit(_ms_hspi1, &cmd, 1, 1000);
 8001812:	4b3d      	ldr	r3, [pc, #244]	@ (8001908 <_msSendCmdGetData32+0x124>)
 8001814:	6818      	ldr	r0, [r3, #0]
 8001816:	1df9      	adds	r1, r7, #7
 8001818:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800181c:	2201      	movs	r2, #1
 800181e:	f001 f968 	bl	8002af2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(_ms_hspi1, presData, 3, 1000);
 8001822:	4b39      	ldr	r3, [pc, #228]	@ (8001908 <_msSendCmdGetData32+0x124>)
 8001824:	6818      	ldr	r0, [r3, #0]
 8001826:	f107 010c 	add.w	r1, r7, #12
 800182a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800182e:	2203      	movs	r2, #3
 8001830:	f001 faa2 	bl	8002d78 <HAL_SPI_Receive>
	_ms_nssPort->ODR |= _ms_nssPin;
 8001834:	4b32      	ldr	r3, [pc, #200]	@ (8001900 <_msSendCmdGetData32+0x11c>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	695a      	ldr	r2, [r3, #20]
 800183a:	4b32      	ldr	r3, [pc, #200]	@ (8001904 <_msSendCmdGetData32+0x120>)
 800183c:	881b      	ldrh	r3, [r3, #0]
 800183e:	4619      	mov	r1, r3
 8001840:	4b2f      	ldr	r3, [pc, #188]	@ (8001900 <_msSendCmdGetData32+0x11c>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	430a      	orrs	r2, r1
 8001846:	615a      	str	r2, [r3, #20]

	_msSendCmd(MS_D2);
 8001848:	2054      	movs	r0, #84	@ 0x54
 800184a:	f7ff ff47 	bl	80016dc <_msSendCmd>
	HAL_Delay(ADC_DELAY);
 800184e:	200c      	movs	r0, #12
 8001850:	f000 f9e0 	bl	8001c14 <HAL_Delay>

	_ms_nssPort->ODR &= ~_ms_nssPin;
 8001854:	4b2a      	ldr	r3, [pc, #168]	@ (8001900 <_msSendCmdGetData32+0x11c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	695a      	ldr	r2, [r3, #20]
 800185a:	4b2a      	ldr	r3, [pc, #168]	@ (8001904 <_msSendCmdGetData32+0x120>)
 800185c:	881b      	ldrh	r3, [r3, #0]
 800185e:	43db      	mvns	r3, r3
 8001860:	4619      	mov	r1, r3
 8001862:	4b27      	ldr	r3, [pc, #156]	@ (8001900 <_msSendCmdGetData32+0x11c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	400a      	ands	r2, r1
 8001868:	615a      	str	r2, [r3, #20]
	HAL_SPI_Transmit(_ms_hspi1, &cmd, 1, 1000);
 800186a:	4b27      	ldr	r3, [pc, #156]	@ (8001908 <_msSendCmdGetData32+0x124>)
 800186c:	6818      	ldr	r0, [r3, #0]
 800186e:	1df9      	adds	r1, r7, #7
 8001870:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001874:	2201      	movs	r2, #1
 8001876:	f001 f93c 	bl	8002af2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(_ms_hspi1, tempData, 3, 1000);
 800187a:	4b23      	ldr	r3, [pc, #140]	@ (8001908 <_msSendCmdGetData32+0x124>)
 800187c:	6818      	ldr	r0, [r3, #0]
 800187e:	f107 0108 	add.w	r1, r7, #8
 8001882:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001886:	2203      	movs	r2, #3
 8001888:	f001 fa76 	bl	8002d78 <HAL_SPI_Receive>
	_ms_nssPort->ODR |= _ms_nssPin;
 800188c:	4b1c      	ldr	r3, [pc, #112]	@ (8001900 <_msSendCmdGetData32+0x11c>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	695a      	ldr	r2, [r3, #20]
 8001892:	4b1c      	ldr	r3, [pc, #112]	@ (8001904 <_msSendCmdGetData32+0x120>)
 8001894:	881b      	ldrh	r3, [r3, #0]
 8001896:	4619      	mov	r1, r3
 8001898:	4b19      	ldr	r3, [pc, #100]	@ (8001900 <_msSendCmdGetData32+0x11c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	430a      	orrs	r2, r1
 800189e:	615a      	str	r2, [r3, #20]

	int32_t pres = presData[0];
 80018a0:	7b3b      	ldrb	r3, [r7, #12]
 80018a2:	617b      	str	r3, [r7, #20]
	pres = pres << 8;
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	021b      	lsls	r3, r3, #8
 80018a8:	617b      	str	r3, [r7, #20]
	pres |= presData[1];
 80018aa:	7b7b      	ldrb	r3, [r7, #13]
 80018ac:	461a      	mov	r2, r3
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	617b      	str	r3, [r7, #20]
	pres = pres << 8;
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	021b      	lsls	r3, r3, #8
 80018b8:	617b      	str	r3, [r7, #20]
	pres |= presData[2];
 80018ba:	7bbb      	ldrb	r3, [r7, #14]
 80018bc:	461a      	mov	r2, r3
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	617b      	str	r3, [r7, #20]

	int32_t temp = tempData[0];
 80018c4:	7a3b      	ldrb	r3, [r7, #8]
 80018c6:	613b      	str	r3, [r7, #16]
	temp = temp << 8;
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	021b      	lsls	r3, r3, #8
 80018cc:	613b      	str	r3, [r7, #16]
	temp |= tempData[1];
 80018ce:	7a7b      	ldrb	r3, [r7, #9]
 80018d0:	461a      	mov	r2, r3
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	613b      	str	r3, [r7, #16]
	temp = temp << 8;
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	021b      	lsls	r3, r3, #8
 80018dc:	613b      	str	r3, [r7, #16]
	temp |= tempData[2];
 80018de:	7abb      	ldrb	r3, [r7, #10]
 80018e0:	461a      	mov	r2, r3
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]

	bufer[0] = pres;
 80018e8:	697a      	ldr	r2, [r7, #20]
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	601a      	str	r2, [r3, #0]
	bufer[1] = temp;
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	3304      	adds	r3, #4
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	601a      	str	r2, [r3, #0]
}
 80018f6:	bf00      	nop
 80018f8:	3718      	adds	r7, #24
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	200000fc 	.word	0x200000fc
 8001904:	20000100 	.word	0x20000100
 8001908:	200000f8 	.word	0x200000f8

0800190c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	607b      	str	r3, [r7, #4]
 8001916:	4b10      	ldr	r3, [pc, #64]	@ (8001958 <HAL_MspInit+0x4c>)
 8001918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800191a:	4a0f      	ldr	r2, [pc, #60]	@ (8001958 <HAL_MspInit+0x4c>)
 800191c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001920:	6453      	str	r3, [r2, #68]	@ 0x44
 8001922:	4b0d      	ldr	r3, [pc, #52]	@ (8001958 <HAL_MspInit+0x4c>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001926:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800192a:	607b      	str	r3, [r7, #4]
 800192c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	603b      	str	r3, [r7, #0]
 8001932:	4b09      	ldr	r3, [pc, #36]	@ (8001958 <HAL_MspInit+0x4c>)
 8001934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001936:	4a08      	ldr	r2, [pc, #32]	@ (8001958 <HAL_MspInit+0x4c>)
 8001938:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800193c:	6413      	str	r3, [r2, #64]	@ 0x40
 800193e:	4b06      	ldr	r3, [pc, #24]	@ (8001958 <HAL_MspInit+0x4c>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001942:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001946:	603b      	str	r3, [r7, #0]
 8001948:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	40023800 	.word	0x40023800

0800195c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b08a      	sub	sp, #40	@ 0x28
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001964:	f107 0314 	add.w	r3, r7, #20
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	605a      	str	r2, [r3, #4]
 800196e:	609a      	str	r2, [r3, #8]
 8001970:	60da      	str	r2, [r3, #12]
 8001972:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a19      	ldr	r2, [pc, #100]	@ (80019e0 <HAL_SPI_MspInit+0x84>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d12b      	bne.n	80019d6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	613b      	str	r3, [r7, #16]
 8001982:	4b18      	ldr	r3, [pc, #96]	@ (80019e4 <HAL_SPI_MspInit+0x88>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001986:	4a17      	ldr	r2, [pc, #92]	@ (80019e4 <HAL_SPI_MspInit+0x88>)
 8001988:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800198c:	6453      	str	r3, [r2, #68]	@ 0x44
 800198e:	4b15      	ldr	r3, [pc, #84]	@ (80019e4 <HAL_SPI_MspInit+0x88>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001992:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001996:	613b      	str	r3, [r7, #16]
 8001998:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	4b11      	ldr	r3, [pc, #68]	@ (80019e4 <HAL_SPI_MspInit+0x88>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	4a10      	ldr	r2, [pc, #64]	@ (80019e4 <HAL_SPI_MspInit+0x88>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019aa:	4b0e      	ldr	r3, [pc, #56]	@ (80019e4 <HAL_SPI_MspInit+0x88>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80019b6:	23e0      	movs	r3, #224	@ 0xe0
 80019b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ba:	2302      	movs	r3, #2
 80019bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c2:	2303      	movs	r3, #3
 80019c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019c6:	2305      	movs	r3, #5
 80019c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	4619      	mov	r1, r3
 80019d0:	4805      	ldr	r0, [pc, #20]	@ (80019e8 <HAL_SPI_MspInit+0x8c>)
 80019d2:	f000 fa29 	bl	8001e28 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80019d6:	bf00      	nop
 80019d8:	3728      	adds	r7, #40	@ 0x28
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40013000 	.word	0x40013000
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40020000 	.word	0x40020000

080019ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019f0:	bf00      	nop
 80019f2:	e7fd      	b.n	80019f0 <NMI_Handler+0x4>

080019f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019f8:	bf00      	nop
 80019fa:	e7fd      	b.n	80019f8 <HardFault_Handler+0x4>

080019fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a00:	bf00      	nop
 8001a02:	e7fd      	b.n	8001a00 <MemManage_Handler+0x4>

08001a04 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a08:	bf00      	nop
 8001a0a:	e7fd      	b.n	8001a08 <BusFault_Handler+0x4>

08001a0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a10:	bf00      	nop
 8001a12:	e7fd      	b.n	8001a10 <UsageFault_Handler+0x4>

08001a14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a18:	bf00      	nop
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a42:	f000 f8c7 	bl	8001bd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
	...

08001a4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a54:	4a14      	ldr	r2, [pc, #80]	@ (8001aa8 <_sbrk+0x5c>)
 8001a56:	4b15      	ldr	r3, [pc, #84]	@ (8001aac <_sbrk+0x60>)
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a60:	4b13      	ldr	r3, [pc, #76]	@ (8001ab0 <_sbrk+0x64>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d102      	bne.n	8001a6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a68:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <_sbrk+0x64>)
 8001a6a:	4a12      	ldr	r2, [pc, #72]	@ (8001ab4 <_sbrk+0x68>)
 8001a6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a6e:	4b10      	ldr	r3, [pc, #64]	@ (8001ab0 <_sbrk+0x64>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4413      	add	r3, r2
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d207      	bcs.n	8001a8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a7c:	f001 fdc2 	bl	8003604 <__errno>
 8001a80:	4603      	mov	r3, r0
 8001a82:	220c      	movs	r2, #12
 8001a84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a86:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8a:	e009      	b.n	8001aa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a8c:	4b08      	ldr	r3, [pc, #32]	@ (8001ab0 <_sbrk+0x64>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a92:	4b07      	ldr	r3, [pc, #28]	@ (8001ab0 <_sbrk+0x64>)
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4413      	add	r3, r2
 8001a9a:	4a05      	ldr	r2, [pc, #20]	@ (8001ab0 <_sbrk+0x64>)
 8001a9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3718      	adds	r7, #24
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	20018000 	.word	0x20018000
 8001aac:	00000400 	.word	0x00000400
 8001ab0:	20000148 	.word	0x20000148
 8001ab4:	20000298 	.word	0x20000298

08001ab8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001abc:	4b06      	ldr	r3, [pc, #24]	@ (8001ad8 <SystemInit+0x20>)
 8001abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ac2:	4a05      	ldr	r2, [pc, #20]	@ (8001ad8 <SystemInit+0x20>)
 8001ac4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ac8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001acc:	bf00      	nop
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	e000ed00 	.word	0xe000ed00

08001adc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001adc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b14 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ae0:	f7ff ffea 	bl	8001ab8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ae4:	480c      	ldr	r0, [pc, #48]	@ (8001b18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ae6:	490d      	ldr	r1, [pc, #52]	@ (8001b1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8001b20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001aea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aec:	e002      	b.n	8001af4 <LoopCopyDataInit>

08001aee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001af0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001af2:	3304      	adds	r3, #4

08001af4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001af4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001af6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001af8:	d3f9      	bcc.n	8001aee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001afa:	4a0a      	ldr	r2, [pc, #40]	@ (8001b24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001afc:	4c0a      	ldr	r4, [pc, #40]	@ (8001b28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001afe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b00:	e001      	b.n	8001b06 <LoopFillZerobss>

08001b02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b04:	3204      	adds	r2, #4

08001b06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b08:	d3fb      	bcc.n	8001b02 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001b0a:	f001 fd81 	bl	8003610 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b0e:	f7ff f865 	bl	8000bdc <main>
  bx  lr    
 8001b12:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b14:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001b18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b1c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001b20:	08003f70 	.word	0x08003f70
  ldr r2, =_sbss
 8001b24:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001b28:	20000298 	.word	0x20000298

08001b2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b2c:	e7fe      	b.n	8001b2c <ADC_IRQHandler>
	...

08001b30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b34:	4b0e      	ldr	r3, [pc, #56]	@ (8001b70 <HAL_Init+0x40>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a0d      	ldr	r2, [pc, #52]	@ (8001b70 <HAL_Init+0x40>)
 8001b3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b40:	4b0b      	ldr	r3, [pc, #44]	@ (8001b70 <HAL_Init+0x40>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a0a      	ldr	r2, [pc, #40]	@ (8001b70 <HAL_Init+0x40>)
 8001b46:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b4c:	4b08      	ldr	r3, [pc, #32]	@ (8001b70 <HAL_Init+0x40>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a07      	ldr	r2, [pc, #28]	@ (8001b70 <HAL_Init+0x40>)
 8001b52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b58:	2003      	movs	r0, #3
 8001b5a:	f000 f931 	bl	8001dc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b5e:	200f      	movs	r0, #15
 8001b60:	f000 f808 	bl	8001b74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b64:	f7ff fed2 	bl	800190c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40023c00 	.word	0x40023c00

08001b74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b7c:	4b12      	ldr	r3, [pc, #72]	@ (8001bc8 <HAL_InitTick+0x54>)
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	4b12      	ldr	r3, [pc, #72]	@ (8001bcc <HAL_InitTick+0x58>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	4619      	mov	r1, r3
 8001b86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b92:	4618      	mov	r0, r3
 8001b94:	f000 f93b 	bl	8001e0e <HAL_SYSTICK_Config>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e00e      	b.n	8001bc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2b0f      	cmp	r3, #15
 8001ba6:	d80a      	bhi.n	8001bbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ba8:	2200      	movs	r2, #0
 8001baa:	6879      	ldr	r1, [r7, #4]
 8001bac:	f04f 30ff 	mov.w	r0, #4294967295
 8001bb0:	f000 f911 	bl	8001dd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bb4:	4a06      	ldr	r2, [pc, #24]	@ (8001bd0 <HAL_InitTick+0x5c>)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	e000      	b.n	8001bc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	2000000c 	.word	0x2000000c
 8001bcc:	20000014 	.word	0x20000014
 8001bd0:	20000010 	.word	0x20000010

08001bd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bd8:	4b06      	ldr	r3, [pc, #24]	@ (8001bf4 <HAL_IncTick+0x20>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	461a      	mov	r2, r3
 8001bde:	4b06      	ldr	r3, [pc, #24]	@ (8001bf8 <HAL_IncTick+0x24>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4413      	add	r3, r2
 8001be4:	4a04      	ldr	r2, [pc, #16]	@ (8001bf8 <HAL_IncTick+0x24>)
 8001be6:	6013      	str	r3, [r2, #0]
}
 8001be8:	bf00      	nop
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	20000014 	.word	0x20000014
 8001bf8:	2000014c 	.word	0x2000014c

08001bfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  return uwTick;
 8001c00:	4b03      	ldr	r3, [pc, #12]	@ (8001c10 <HAL_GetTick+0x14>)
 8001c02:	681b      	ldr	r3, [r3, #0]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	2000014c 	.word	0x2000014c

08001c14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c1c:	f7ff ffee 	bl	8001bfc <HAL_GetTick>
 8001c20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c2c:	d005      	beq.n	8001c3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c58 <HAL_Delay+0x44>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	461a      	mov	r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	4413      	add	r3, r2
 8001c38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c3a:	bf00      	nop
 8001c3c:	f7ff ffde 	bl	8001bfc <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d8f7      	bhi.n	8001c3c <HAL_Delay+0x28>
  {
  }
}
 8001c4c:	bf00      	nop
 8001c4e:	bf00      	nop
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	20000014 	.word	0x20000014

08001c5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f003 0307 	and.w	r3, r3, #7
 8001c6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c72:	68ba      	ldr	r2, [r7, #8]
 8001c74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c78:	4013      	ands	r3, r2
 8001c7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c8e:	4a04      	ldr	r2, [pc, #16]	@ (8001ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	60d3      	str	r3, [r2, #12]
}
 8001c94:	bf00      	nop
 8001c96:	3714      	adds	r7, #20
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ca8:	4b04      	ldr	r3, [pc, #16]	@ (8001cbc <__NVIC_GetPriorityGrouping+0x18>)
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	0a1b      	lsrs	r3, r3, #8
 8001cae:	f003 0307 	and.w	r3, r3, #7
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	e000ed00 	.word	0xe000ed00

08001cc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	6039      	str	r1, [r7, #0]
 8001cca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	db0a      	blt.n	8001cea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	490c      	ldr	r1, [pc, #48]	@ (8001d0c <__NVIC_SetPriority+0x4c>)
 8001cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cde:	0112      	lsls	r2, r2, #4
 8001ce0:	b2d2      	uxtb	r2, r2
 8001ce2:	440b      	add	r3, r1
 8001ce4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ce8:	e00a      	b.n	8001d00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	b2da      	uxtb	r2, r3
 8001cee:	4908      	ldr	r1, [pc, #32]	@ (8001d10 <__NVIC_SetPriority+0x50>)
 8001cf0:	79fb      	ldrb	r3, [r7, #7]
 8001cf2:	f003 030f 	and.w	r3, r3, #15
 8001cf6:	3b04      	subs	r3, #4
 8001cf8:	0112      	lsls	r2, r2, #4
 8001cfa:	b2d2      	uxtb	r2, r2
 8001cfc:	440b      	add	r3, r1
 8001cfe:	761a      	strb	r2, [r3, #24]
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	e000e100 	.word	0xe000e100
 8001d10:	e000ed00 	.word	0xe000ed00

08001d14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b089      	sub	sp, #36	@ 0x24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f003 0307 	and.w	r3, r3, #7
 8001d26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	f1c3 0307 	rsb	r3, r3, #7
 8001d2e:	2b04      	cmp	r3, #4
 8001d30:	bf28      	it	cs
 8001d32:	2304      	movcs	r3, #4
 8001d34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	3304      	adds	r3, #4
 8001d3a:	2b06      	cmp	r3, #6
 8001d3c:	d902      	bls.n	8001d44 <NVIC_EncodePriority+0x30>
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	3b03      	subs	r3, #3
 8001d42:	e000      	b.n	8001d46 <NVIC_EncodePriority+0x32>
 8001d44:	2300      	movs	r3, #0
 8001d46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d48:	f04f 32ff 	mov.w	r2, #4294967295
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	43da      	mvns	r2, r3
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	401a      	ands	r2, r3
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	fa01 f303 	lsl.w	r3, r1, r3
 8001d66:	43d9      	mvns	r1, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d6c:	4313      	orrs	r3, r2
         );
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3724      	adds	r7, #36	@ 0x24
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
	...

08001d7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	3b01      	subs	r3, #1
 8001d88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d8c:	d301      	bcc.n	8001d92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e00f      	b.n	8001db2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d92:	4a0a      	ldr	r2, [pc, #40]	@ (8001dbc <SysTick_Config+0x40>)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	3b01      	subs	r3, #1
 8001d98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d9a:	210f      	movs	r1, #15
 8001d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001da0:	f7ff ff8e 	bl	8001cc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001da4:	4b05      	ldr	r3, [pc, #20]	@ (8001dbc <SysTick_Config+0x40>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001daa:	4b04      	ldr	r3, [pc, #16]	@ (8001dbc <SysTick_Config+0x40>)
 8001dac:	2207      	movs	r2, #7
 8001dae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	e000e010 	.word	0xe000e010

08001dc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f7ff ff47 	bl	8001c5c <__NVIC_SetPriorityGrouping>
}
 8001dce:	bf00      	nop
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b086      	sub	sp, #24
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	4603      	mov	r3, r0
 8001dde:	60b9      	str	r1, [r7, #8]
 8001de0:	607a      	str	r2, [r7, #4]
 8001de2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001de4:	2300      	movs	r3, #0
 8001de6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001de8:	f7ff ff5c 	bl	8001ca4 <__NVIC_GetPriorityGrouping>
 8001dec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	68b9      	ldr	r1, [r7, #8]
 8001df2:	6978      	ldr	r0, [r7, #20]
 8001df4:	f7ff ff8e 	bl	8001d14 <NVIC_EncodePriority>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dfe:	4611      	mov	r1, r2
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff ff5d 	bl	8001cc0 <__NVIC_SetPriority>
}
 8001e06:	bf00      	nop
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b082      	sub	sp, #8
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f7ff ffb0 	bl	8001d7c <SysTick_Config>
 8001e1c:	4603      	mov	r3, r0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
	...

08001e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b089      	sub	sp, #36	@ 0x24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e32:	2300      	movs	r3, #0
 8001e34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61fb      	str	r3, [r7, #28]
 8001e42:	e159      	b.n	80020f8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e44:	2201      	movs	r2, #1
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	697a      	ldr	r2, [r7, #20]
 8001e54:	4013      	ands	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	f040 8148 	bne.w	80020f2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f003 0303 	and.w	r3, r3, #3
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d005      	beq.n	8001e7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d130      	bne.n	8001edc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	2203      	movs	r2, #3
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	43db      	mvns	r3, r3
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	68da      	ldr	r2, [r3, #12]
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	69ba      	ldr	r2, [r7, #24]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	69ba      	ldr	r2, [r7, #24]
 8001ea8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	43db      	mvns	r3, r3
 8001eba:	69ba      	ldr	r2, [r7, #24]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	091b      	lsrs	r3, r3, #4
 8001ec6:	f003 0201 	and.w	r2, r3, #1
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	69ba      	ldr	r2, [r7, #24]
 8001eda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f003 0303 	and.w	r3, r3, #3
 8001ee4:	2b03      	cmp	r3, #3
 8001ee6:	d017      	beq.n	8001f18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	2203      	movs	r2, #3
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	43db      	mvns	r3, r3
 8001efa:	69ba      	ldr	r2, [r7, #24]
 8001efc:	4013      	ands	r3, r2
 8001efe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	689a      	ldr	r2, [r3, #8]
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 0303 	and.w	r3, r3, #3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d123      	bne.n	8001f6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	08da      	lsrs	r2, r3, #3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	3208      	adds	r2, #8
 8001f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	f003 0307 	and.w	r3, r3, #7
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	220f      	movs	r2, #15
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	43db      	mvns	r3, r3
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4013      	ands	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	691a      	ldr	r2, [r3, #16]
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	08da      	lsrs	r2, r3, #3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	3208      	adds	r2, #8
 8001f66:	69b9      	ldr	r1, [r7, #24]
 8001f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	2203      	movs	r2, #3
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	4013      	ands	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f003 0203 	and.w	r2, r3, #3
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	f000 80a2 	beq.w	80020f2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	4b57      	ldr	r3, [pc, #348]	@ (8002110 <HAL_GPIO_Init+0x2e8>)
 8001fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb6:	4a56      	ldr	r2, [pc, #344]	@ (8002110 <HAL_GPIO_Init+0x2e8>)
 8001fb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fbc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fbe:	4b54      	ldr	r3, [pc, #336]	@ (8002110 <HAL_GPIO_Init+0x2e8>)
 8001fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fca:	4a52      	ldr	r2, [pc, #328]	@ (8002114 <HAL_GPIO_Init+0x2ec>)
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	089b      	lsrs	r3, r3, #2
 8001fd0:	3302      	adds	r3, #2
 8001fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	f003 0303 	and.w	r3, r3, #3
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	220f      	movs	r2, #15
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	4013      	ands	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a49      	ldr	r2, [pc, #292]	@ (8002118 <HAL_GPIO_Init+0x2f0>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d019      	beq.n	800202a <HAL_GPIO_Init+0x202>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a48      	ldr	r2, [pc, #288]	@ (800211c <HAL_GPIO_Init+0x2f4>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d013      	beq.n	8002026 <HAL_GPIO_Init+0x1fe>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a47      	ldr	r2, [pc, #284]	@ (8002120 <HAL_GPIO_Init+0x2f8>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d00d      	beq.n	8002022 <HAL_GPIO_Init+0x1fa>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a46      	ldr	r2, [pc, #280]	@ (8002124 <HAL_GPIO_Init+0x2fc>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d007      	beq.n	800201e <HAL_GPIO_Init+0x1f6>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a45      	ldr	r2, [pc, #276]	@ (8002128 <HAL_GPIO_Init+0x300>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d101      	bne.n	800201a <HAL_GPIO_Init+0x1f2>
 8002016:	2304      	movs	r3, #4
 8002018:	e008      	b.n	800202c <HAL_GPIO_Init+0x204>
 800201a:	2307      	movs	r3, #7
 800201c:	e006      	b.n	800202c <HAL_GPIO_Init+0x204>
 800201e:	2303      	movs	r3, #3
 8002020:	e004      	b.n	800202c <HAL_GPIO_Init+0x204>
 8002022:	2302      	movs	r3, #2
 8002024:	e002      	b.n	800202c <HAL_GPIO_Init+0x204>
 8002026:	2301      	movs	r3, #1
 8002028:	e000      	b.n	800202c <HAL_GPIO_Init+0x204>
 800202a:	2300      	movs	r3, #0
 800202c:	69fa      	ldr	r2, [r7, #28]
 800202e:	f002 0203 	and.w	r2, r2, #3
 8002032:	0092      	lsls	r2, r2, #2
 8002034:	4093      	lsls	r3, r2
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	4313      	orrs	r3, r2
 800203a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800203c:	4935      	ldr	r1, [pc, #212]	@ (8002114 <HAL_GPIO_Init+0x2ec>)
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	089b      	lsrs	r3, r3, #2
 8002042:	3302      	adds	r3, #2
 8002044:	69ba      	ldr	r2, [r7, #24]
 8002046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800204a:	4b38      	ldr	r3, [pc, #224]	@ (800212c <HAL_GPIO_Init+0x304>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	43db      	mvns	r3, r3
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	4013      	ands	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d003      	beq.n	800206e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002066:	69ba      	ldr	r2, [r7, #24]
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	4313      	orrs	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800206e:	4a2f      	ldr	r2, [pc, #188]	@ (800212c <HAL_GPIO_Init+0x304>)
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002074:	4b2d      	ldr	r3, [pc, #180]	@ (800212c <HAL_GPIO_Init+0x304>)
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	43db      	mvns	r3, r3
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	4013      	ands	r3, r2
 8002082:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d003      	beq.n	8002098 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	4313      	orrs	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002098:	4a24      	ldr	r2, [pc, #144]	@ (800212c <HAL_GPIO_Init+0x304>)
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800209e:	4b23      	ldr	r3, [pc, #140]	@ (800212c <HAL_GPIO_Init+0x304>)
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	43db      	mvns	r3, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4013      	ands	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d003      	beq.n	80020c2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020c2:	4a1a      	ldr	r2, [pc, #104]	@ (800212c <HAL_GPIO_Init+0x304>)
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020c8:	4b18      	ldr	r3, [pc, #96]	@ (800212c <HAL_GPIO_Init+0x304>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	43db      	mvns	r3, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4013      	ands	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d003      	beq.n	80020ec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020ec:	4a0f      	ldr	r2, [pc, #60]	@ (800212c <HAL_GPIO_Init+0x304>)
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	3301      	adds	r3, #1
 80020f6:	61fb      	str	r3, [r7, #28]
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	2b0f      	cmp	r3, #15
 80020fc:	f67f aea2 	bls.w	8001e44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002100:	bf00      	nop
 8002102:	bf00      	nop
 8002104:	3724      	adds	r7, #36	@ 0x24
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	40023800 	.word	0x40023800
 8002114:	40013800 	.word	0x40013800
 8002118:	40020000 	.word	0x40020000
 800211c:	40020400 	.word	0x40020400
 8002120:	40020800 	.word	0x40020800
 8002124:	40020c00 	.word	0x40020c00
 8002128:	40021000 	.word	0x40021000
 800212c:	40013c00 	.word	0x40013c00

08002130 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	460b      	mov	r3, r1
 800213a:	807b      	strh	r3, [r7, #2]
 800213c:	4613      	mov	r3, r2
 800213e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002140:	787b      	ldrb	r3, [r7, #1]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d003      	beq.n	800214e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002146:	887a      	ldrh	r2, [r7, #2]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800214c:	e003      	b.n	8002156 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800214e:	887b      	ldrh	r3, [r7, #2]
 8002150:	041a      	lsls	r2, r3, #16
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	619a      	str	r2, [r3, #24]
}
 8002156:	bf00      	nop
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr

08002162 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002162:	b480      	push	{r7}
 8002164:	b085      	sub	sp, #20
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
 800216a:	460b      	mov	r3, r1
 800216c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	695b      	ldr	r3, [r3, #20]
 8002172:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002174:	887a      	ldrh	r2, [r7, #2]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	4013      	ands	r3, r2
 800217a:	041a      	lsls	r2, r3, #16
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	43d9      	mvns	r1, r3
 8002180:	887b      	ldrh	r3, [r7, #2]
 8002182:	400b      	ands	r3, r1
 8002184:	431a      	orrs	r2, r3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	619a      	str	r2, [r3, #24]
}
 800218a:	bf00      	nop
 800218c:	3714      	adds	r7, #20
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
	...

08002198 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e267      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d075      	beq.n	80022a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021b6:	4b88      	ldr	r3, [pc, #544]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f003 030c 	and.w	r3, r3, #12
 80021be:	2b04      	cmp	r3, #4
 80021c0:	d00c      	beq.n	80021dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021c2:	4b85      	ldr	r3, [pc, #532]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021ca:	2b08      	cmp	r3, #8
 80021cc:	d112      	bne.n	80021f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021ce:	4b82      	ldr	r3, [pc, #520]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021da:	d10b      	bne.n	80021f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021dc:	4b7e      	ldr	r3, [pc, #504]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d05b      	beq.n	80022a0 <HAL_RCC_OscConfig+0x108>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d157      	bne.n	80022a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e242      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021fc:	d106      	bne.n	800220c <HAL_RCC_OscConfig+0x74>
 80021fe:	4b76      	ldr	r3, [pc, #472]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a75      	ldr	r2, [pc, #468]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 8002204:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002208:	6013      	str	r3, [r2, #0]
 800220a:	e01d      	b.n	8002248 <HAL_RCC_OscConfig+0xb0>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002214:	d10c      	bne.n	8002230 <HAL_RCC_OscConfig+0x98>
 8002216:	4b70      	ldr	r3, [pc, #448]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a6f      	ldr	r2, [pc, #444]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 800221c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002220:	6013      	str	r3, [r2, #0]
 8002222:	4b6d      	ldr	r3, [pc, #436]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a6c      	ldr	r2, [pc, #432]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 8002228:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800222c:	6013      	str	r3, [r2, #0]
 800222e:	e00b      	b.n	8002248 <HAL_RCC_OscConfig+0xb0>
 8002230:	4b69      	ldr	r3, [pc, #420]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a68      	ldr	r2, [pc, #416]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 8002236:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800223a:	6013      	str	r3, [r2, #0]
 800223c:	4b66      	ldr	r3, [pc, #408]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a65      	ldr	r2, [pc, #404]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 8002242:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002246:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d013      	beq.n	8002278 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002250:	f7ff fcd4 	bl	8001bfc <HAL_GetTick>
 8002254:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002256:	e008      	b.n	800226a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002258:	f7ff fcd0 	bl	8001bfc <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b64      	cmp	r3, #100	@ 0x64
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e207      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800226a:	4b5b      	ldr	r3, [pc, #364]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d0f0      	beq.n	8002258 <HAL_RCC_OscConfig+0xc0>
 8002276:	e014      	b.n	80022a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002278:	f7ff fcc0 	bl	8001bfc <HAL_GetTick>
 800227c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800227e:	e008      	b.n	8002292 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002280:	f7ff fcbc 	bl	8001bfc <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b64      	cmp	r3, #100	@ 0x64
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e1f3      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002292:	4b51      	ldr	r3, [pc, #324]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1f0      	bne.n	8002280 <HAL_RCC_OscConfig+0xe8>
 800229e:	e000      	b.n	80022a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d063      	beq.n	8002376 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80022ae:	4b4a      	ldr	r3, [pc, #296]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	f003 030c 	and.w	r3, r3, #12
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00b      	beq.n	80022d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022ba:	4b47      	ldr	r3, [pc, #284]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80022c2:	2b08      	cmp	r3, #8
 80022c4:	d11c      	bne.n	8002300 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022c6:	4b44      	ldr	r3, [pc, #272]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d116      	bne.n	8002300 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022d2:	4b41      	ldr	r3, [pc, #260]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d005      	beq.n	80022ea <HAL_RCC_OscConfig+0x152>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d001      	beq.n	80022ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e1c7      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ea:	4b3b      	ldr	r3, [pc, #236]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	4937      	ldr	r1, [pc, #220]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022fe:	e03a      	b.n	8002376 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d020      	beq.n	800234a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002308:	4b34      	ldr	r3, [pc, #208]	@ (80023dc <HAL_RCC_OscConfig+0x244>)
 800230a:	2201      	movs	r2, #1
 800230c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230e:	f7ff fc75 	bl	8001bfc <HAL_GetTick>
 8002312:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002314:	e008      	b.n	8002328 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002316:	f7ff fc71 	bl	8001bfc <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e1a8      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002328:	4b2b      	ldr	r3, [pc, #172]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0302 	and.w	r3, r3, #2
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0f0      	beq.n	8002316 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002334:	4b28      	ldr	r3, [pc, #160]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	4925      	ldr	r1, [pc, #148]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 8002344:	4313      	orrs	r3, r2
 8002346:	600b      	str	r3, [r1, #0]
 8002348:	e015      	b.n	8002376 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800234a:	4b24      	ldr	r3, [pc, #144]	@ (80023dc <HAL_RCC_OscConfig+0x244>)
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002350:	f7ff fc54 	bl	8001bfc <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002358:	f7ff fc50 	bl	8001bfc <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b02      	cmp	r3, #2
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e187      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800236a:	4b1b      	ldr	r3, [pc, #108]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1f0      	bne.n	8002358 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0308 	and.w	r3, r3, #8
 800237e:	2b00      	cmp	r3, #0
 8002380:	d036      	beq.n	80023f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d016      	beq.n	80023b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800238a:	4b15      	ldr	r3, [pc, #84]	@ (80023e0 <HAL_RCC_OscConfig+0x248>)
 800238c:	2201      	movs	r2, #1
 800238e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002390:	f7ff fc34 	bl	8001bfc <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002396:	e008      	b.n	80023aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002398:	f7ff fc30 	bl	8001bfc <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d901      	bls.n	80023aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e167      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023aa:	4b0b      	ldr	r3, [pc, #44]	@ (80023d8 <HAL_RCC_OscConfig+0x240>)
 80023ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d0f0      	beq.n	8002398 <HAL_RCC_OscConfig+0x200>
 80023b6:	e01b      	b.n	80023f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023b8:	4b09      	ldr	r3, [pc, #36]	@ (80023e0 <HAL_RCC_OscConfig+0x248>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023be:	f7ff fc1d 	bl	8001bfc <HAL_GetTick>
 80023c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023c4:	e00e      	b.n	80023e4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023c6:	f7ff fc19 	bl	8001bfc <HAL_GetTick>
 80023ca:	4602      	mov	r2, r0
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d907      	bls.n	80023e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e150      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
 80023d8:	40023800 	.word	0x40023800
 80023dc:	42470000 	.word	0x42470000
 80023e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023e4:	4b88      	ldr	r3, [pc, #544]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 80023e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1ea      	bne.n	80023c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f000 8097 	beq.w	800252c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023fe:	2300      	movs	r3, #0
 8002400:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002402:	4b81      	ldr	r3, [pc, #516]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 8002404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002406:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d10f      	bne.n	800242e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	60bb      	str	r3, [r7, #8]
 8002412:	4b7d      	ldr	r3, [pc, #500]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 8002414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002416:	4a7c      	ldr	r2, [pc, #496]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 8002418:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800241c:	6413      	str	r3, [r2, #64]	@ 0x40
 800241e:	4b7a      	ldr	r3, [pc, #488]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 8002420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002422:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002426:	60bb      	str	r3, [r7, #8]
 8002428:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800242a:	2301      	movs	r3, #1
 800242c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242e:	4b77      	ldr	r3, [pc, #476]	@ (800260c <HAL_RCC_OscConfig+0x474>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002436:	2b00      	cmp	r3, #0
 8002438:	d118      	bne.n	800246c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800243a:	4b74      	ldr	r3, [pc, #464]	@ (800260c <HAL_RCC_OscConfig+0x474>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a73      	ldr	r2, [pc, #460]	@ (800260c <HAL_RCC_OscConfig+0x474>)
 8002440:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002444:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002446:	f7ff fbd9 	bl	8001bfc <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800244e:	f7ff fbd5 	bl	8001bfc <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e10c      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002460:	4b6a      	ldr	r3, [pc, #424]	@ (800260c <HAL_RCC_OscConfig+0x474>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002468:	2b00      	cmp	r3, #0
 800246a:	d0f0      	beq.n	800244e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d106      	bne.n	8002482 <HAL_RCC_OscConfig+0x2ea>
 8002474:	4b64      	ldr	r3, [pc, #400]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 8002476:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002478:	4a63      	ldr	r2, [pc, #396]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 800247a:	f043 0301 	orr.w	r3, r3, #1
 800247e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002480:	e01c      	b.n	80024bc <HAL_RCC_OscConfig+0x324>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	2b05      	cmp	r3, #5
 8002488:	d10c      	bne.n	80024a4 <HAL_RCC_OscConfig+0x30c>
 800248a:	4b5f      	ldr	r3, [pc, #380]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 800248c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800248e:	4a5e      	ldr	r2, [pc, #376]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 8002490:	f043 0304 	orr.w	r3, r3, #4
 8002494:	6713      	str	r3, [r2, #112]	@ 0x70
 8002496:	4b5c      	ldr	r3, [pc, #368]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 8002498:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800249a:	4a5b      	ldr	r2, [pc, #364]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80024a2:	e00b      	b.n	80024bc <HAL_RCC_OscConfig+0x324>
 80024a4:	4b58      	ldr	r3, [pc, #352]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 80024a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024a8:	4a57      	ldr	r2, [pc, #348]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 80024aa:	f023 0301 	bic.w	r3, r3, #1
 80024ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80024b0:	4b55      	ldr	r3, [pc, #340]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 80024b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024b4:	4a54      	ldr	r2, [pc, #336]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 80024b6:	f023 0304 	bic.w	r3, r3, #4
 80024ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d015      	beq.n	80024f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c4:	f7ff fb9a 	bl	8001bfc <HAL_GetTick>
 80024c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ca:	e00a      	b.n	80024e2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024cc:	f7ff fb96 	bl	8001bfc <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024da:	4293      	cmp	r3, r2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e0cb      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024e2:	4b49      	ldr	r3, [pc, #292]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 80024e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d0ee      	beq.n	80024cc <HAL_RCC_OscConfig+0x334>
 80024ee:	e014      	b.n	800251a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024f0:	f7ff fb84 	bl	8001bfc <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024f6:	e00a      	b.n	800250e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024f8:	f7ff fb80 	bl	8001bfc <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002506:	4293      	cmp	r3, r2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e0b5      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800250e:	4b3e      	ldr	r3, [pc, #248]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 8002510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1ee      	bne.n	80024f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800251a:	7dfb      	ldrb	r3, [r7, #23]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d105      	bne.n	800252c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002520:	4b39      	ldr	r3, [pc, #228]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 8002522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002524:	4a38      	ldr	r2, [pc, #224]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 8002526:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800252a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	2b00      	cmp	r3, #0
 8002532:	f000 80a1 	beq.w	8002678 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002536:	4b34      	ldr	r3, [pc, #208]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f003 030c 	and.w	r3, r3, #12
 800253e:	2b08      	cmp	r3, #8
 8002540:	d05c      	beq.n	80025fc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	2b02      	cmp	r3, #2
 8002548:	d141      	bne.n	80025ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800254a:	4b31      	ldr	r3, [pc, #196]	@ (8002610 <HAL_RCC_OscConfig+0x478>)
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002550:	f7ff fb54 	bl	8001bfc <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002558:	f7ff fb50 	bl	8001bfc <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b02      	cmp	r3, #2
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e087      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800256a:	4b27      	ldr	r3, [pc, #156]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	69da      	ldr	r2, [r3, #28]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a1b      	ldr	r3, [r3, #32]
 800257e:	431a      	orrs	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002584:	019b      	lsls	r3, r3, #6
 8002586:	431a      	orrs	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258c:	085b      	lsrs	r3, r3, #1
 800258e:	3b01      	subs	r3, #1
 8002590:	041b      	lsls	r3, r3, #16
 8002592:	431a      	orrs	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002598:	061b      	lsls	r3, r3, #24
 800259a:	491b      	ldr	r1, [pc, #108]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 800259c:	4313      	orrs	r3, r2
 800259e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002610 <HAL_RCC_OscConfig+0x478>)
 80025a2:	2201      	movs	r2, #1
 80025a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a6:	f7ff fb29 	bl	8001bfc <HAL_GetTick>
 80025aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ac:	e008      	b.n	80025c0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025ae:	f7ff fb25 	bl	8001bfc <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e05c      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025c0:	4b11      	ldr	r3, [pc, #68]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d0f0      	beq.n	80025ae <HAL_RCC_OscConfig+0x416>
 80025cc:	e054      	b.n	8002678 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025ce:	4b10      	ldr	r3, [pc, #64]	@ (8002610 <HAL_RCC_OscConfig+0x478>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d4:	f7ff fb12 	bl	8001bfc <HAL_GetTick>
 80025d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025da:	e008      	b.n	80025ee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025dc:	f7ff fb0e 	bl	8001bfc <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e045      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025ee:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <HAL_RCC_OscConfig+0x470>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1f0      	bne.n	80025dc <HAL_RCC_OscConfig+0x444>
 80025fa:	e03d      	b.n	8002678 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	699b      	ldr	r3, [r3, #24]
 8002600:	2b01      	cmp	r3, #1
 8002602:	d107      	bne.n	8002614 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e038      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
 8002608:	40023800 	.word	0x40023800
 800260c:	40007000 	.word	0x40007000
 8002610:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002614:	4b1b      	ldr	r3, [pc, #108]	@ (8002684 <HAL_RCC_OscConfig+0x4ec>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	2b01      	cmp	r3, #1
 8002620:	d028      	beq.n	8002674 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800262c:	429a      	cmp	r2, r3
 800262e:	d121      	bne.n	8002674 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800263a:	429a      	cmp	r2, r3
 800263c:	d11a      	bne.n	8002674 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002644:	4013      	ands	r3, r2
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800264a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800264c:	4293      	cmp	r3, r2
 800264e:	d111      	bne.n	8002674 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800265a:	085b      	lsrs	r3, r3, #1
 800265c:	3b01      	subs	r3, #1
 800265e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002660:	429a      	cmp	r2, r3
 8002662:	d107      	bne.n	8002674 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800266e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002670:	429a      	cmp	r2, r3
 8002672:	d001      	beq.n	8002678 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e000      	b.n	800267a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3718      	adds	r7, #24
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40023800 	.word	0x40023800

08002688 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d101      	bne.n	800269c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e0cc      	b.n	8002836 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800269c:	4b68      	ldr	r3, [pc, #416]	@ (8002840 <HAL_RCC_ClockConfig+0x1b8>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0307 	and.w	r3, r3, #7
 80026a4:	683a      	ldr	r2, [r7, #0]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d90c      	bls.n	80026c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026aa:	4b65      	ldr	r3, [pc, #404]	@ (8002840 <HAL_RCC_ClockConfig+0x1b8>)
 80026ac:	683a      	ldr	r2, [r7, #0]
 80026ae:	b2d2      	uxtb	r2, r2
 80026b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026b2:	4b63      	ldr	r3, [pc, #396]	@ (8002840 <HAL_RCC_ClockConfig+0x1b8>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0307 	and.w	r3, r3, #7
 80026ba:	683a      	ldr	r2, [r7, #0]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d001      	beq.n	80026c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e0b8      	b.n	8002836 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0302 	and.w	r3, r3, #2
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d020      	beq.n	8002712 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0304 	and.w	r3, r3, #4
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d005      	beq.n	80026e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026dc:	4b59      	ldr	r3, [pc, #356]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	4a58      	ldr	r2, [pc, #352]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 80026e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80026e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0308 	and.w	r3, r3, #8
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d005      	beq.n	8002700 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026f4:	4b53      	ldr	r3, [pc, #332]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	4a52      	ldr	r2, [pc, #328]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 80026fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80026fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002700:	4b50      	ldr	r3, [pc, #320]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	494d      	ldr	r1, [pc, #308]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 800270e:	4313      	orrs	r3, r2
 8002710:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b00      	cmp	r3, #0
 800271c:	d044      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d107      	bne.n	8002736 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002726:	4b47      	ldr	r3, [pc, #284]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d119      	bne.n	8002766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e07f      	b.n	8002836 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	2b02      	cmp	r3, #2
 800273c:	d003      	beq.n	8002746 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002742:	2b03      	cmp	r3, #3
 8002744:	d107      	bne.n	8002756 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002746:	4b3f      	ldr	r3, [pc, #252]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d109      	bne.n	8002766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e06f      	b.n	8002836 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002756:	4b3b      	ldr	r3, [pc, #236]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e067      	b.n	8002836 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002766:	4b37      	ldr	r3, [pc, #220]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f023 0203 	bic.w	r2, r3, #3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	4934      	ldr	r1, [pc, #208]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 8002774:	4313      	orrs	r3, r2
 8002776:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002778:	f7ff fa40 	bl	8001bfc <HAL_GetTick>
 800277c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800277e:	e00a      	b.n	8002796 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002780:	f7ff fa3c 	bl	8001bfc <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800278e:	4293      	cmp	r3, r2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e04f      	b.n	8002836 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002796:	4b2b      	ldr	r3, [pc, #172]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f003 020c 	and.w	r2, r3, #12
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d1eb      	bne.n	8002780 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027a8:	4b25      	ldr	r3, [pc, #148]	@ (8002840 <HAL_RCC_ClockConfig+0x1b8>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0307 	and.w	r3, r3, #7
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d20c      	bcs.n	80027d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b6:	4b22      	ldr	r3, [pc, #136]	@ (8002840 <HAL_RCC_ClockConfig+0x1b8>)
 80027b8:	683a      	ldr	r2, [r7, #0]
 80027ba:	b2d2      	uxtb	r2, r2
 80027bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027be:	4b20      	ldr	r3, [pc, #128]	@ (8002840 <HAL_RCC_ClockConfig+0x1b8>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0307 	and.w	r3, r3, #7
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d001      	beq.n	80027d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e032      	b.n	8002836 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0304 	and.w	r3, r3, #4
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d008      	beq.n	80027ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027dc:	4b19      	ldr	r3, [pc, #100]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	4916      	ldr	r1, [pc, #88]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0308 	and.w	r3, r3, #8
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d009      	beq.n	800280e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027fa:	4b12      	ldr	r3, [pc, #72]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	00db      	lsls	r3, r3, #3
 8002808:	490e      	ldr	r1, [pc, #56]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 800280a:	4313      	orrs	r3, r2
 800280c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800280e:	f000 f821 	bl	8002854 <HAL_RCC_GetSysClockFreq>
 8002812:	4602      	mov	r2, r0
 8002814:	4b0b      	ldr	r3, [pc, #44]	@ (8002844 <HAL_RCC_ClockConfig+0x1bc>)
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	091b      	lsrs	r3, r3, #4
 800281a:	f003 030f 	and.w	r3, r3, #15
 800281e:	490a      	ldr	r1, [pc, #40]	@ (8002848 <HAL_RCC_ClockConfig+0x1c0>)
 8002820:	5ccb      	ldrb	r3, [r1, r3]
 8002822:	fa22 f303 	lsr.w	r3, r2, r3
 8002826:	4a09      	ldr	r2, [pc, #36]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 8002828:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800282a:	4b09      	ldr	r3, [pc, #36]	@ (8002850 <HAL_RCC_ClockConfig+0x1c8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4618      	mov	r0, r3
 8002830:	f7ff f9a0 	bl	8001b74 <HAL_InitTick>

  return HAL_OK;
 8002834:	2300      	movs	r3, #0
}
 8002836:	4618      	mov	r0, r3
 8002838:	3710      	adds	r7, #16
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	40023c00 	.word	0x40023c00
 8002844:	40023800 	.word	0x40023800
 8002848:	08003f1c 	.word	0x08003f1c
 800284c:	2000000c 	.word	0x2000000c
 8002850:	20000010 	.word	0x20000010

08002854 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002854:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002858:	b090      	sub	sp, #64	@ 0x40
 800285a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800285c:	2300      	movs	r3, #0
 800285e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002860:	2300      	movs	r3, #0
 8002862:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002864:	2300      	movs	r3, #0
 8002866:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002868:	2300      	movs	r3, #0
 800286a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800286c:	4b59      	ldr	r3, [pc, #356]	@ (80029d4 <HAL_RCC_GetSysClockFreq+0x180>)
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 030c 	and.w	r3, r3, #12
 8002874:	2b08      	cmp	r3, #8
 8002876:	d00d      	beq.n	8002894 <HAL_RCC_GetSysClockFreq+0x40>
 8002878:	2b08      	cmp	r3, #8
 800287a:	f200 80a1 	bhi.w	80029c0 <HAL_RCC_GetSysClockFreq+0x16c>
 800287e:	2b00      	cmp	r3, #0
 8002880:	d002      	beq.n	8002888 <HAL_RCC_GetSysClockFreq+0x34>
 8002882:	2b04      	cmp	r3, #4
 8002884:	d003      	beq.n	800288e <HAL_RCC_GetSysClockFreq+0x3a>
 8002886:	e09b      	b.n	80029c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002888:	4b53      	ldr	r3, [pc, #332]	@ (80029d8 <HAL_RCC_GetSysClockFreq+0x184>)
 800288a:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 800288c:	e09b      	b.n	80029c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800288e:	4b53      	ldr	r3, [pc, #332]	@ (80029dc <HAL_RCC_GetSysClockFreq+0x188>)
 8002890:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002892:	e098      	b.n	80029c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002894:	4b4f      	ldr	r3, [pc, #316]	@ (80029d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800289c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800289e:	4b4d      	ldr	r3, [pc, #308]	@ (80029d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d028      	beq.n	80028fc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028aa:	4b4a      	ldr	r3, [pc, #296]	@ (80029d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	099b      	lsrs	r3, r3, #6
 80028b0:	2200      	movs	r2, #0
 80028b2:	623b      	str	r3, [r7, #32]
 80028b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80028b6:	6a3b      	ldr	r3, [r7, #32]
 80028b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80028bc:	2100      	movs	r1, #0
 80028be:	4b47      	ldr	r3, [pc, #284]	@ (80029dc <HAL_RCC_GetSysClockFreq+0x188>)
 80028c0:	fb03 f201 	mul.w	r2, r3, r1
 80028c4:	2300      	movs	r3, #0
 80028c6:	fb00 f303 	mul.w	r3, r0, r3
 80028ca:	4413      	add	r3, r2
 80028cc:	4a43      	ldr	r2, [pc, #268]	@ (80029dc <HAL_RCC_GetSysClockFreq+0x188>)
 80028ce:	fba0 1202 	umull	r1, r2, r0, r2
 80028d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028d4:	460a      	mov	r2, r1
 80028d6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80028d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028da:	4413      	add	r3, r2
 80028dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028e0:	2200      	movs	r2, #0
 80028e2:	61bb      	str	r3, [r7, #24]
 80028e4:	61fa      	str	r2, [r7, #28]
 80028e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80028ee:	f7fd fffd 	bl	80008ec <__aeabi_uldivmod>
 80028f2:	4602      	mov	r2, r0
 80028f4:	460b      	mov	r3, r1
 80028f6:	4613      	mov	r3, r2
 80028f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028fa:	e053      	b.n	80029a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028fc:	4b35      	ldr	r3, [pc, #212]	@ (80029d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	099b      	lsrs	r3, r3, #6
 8002902:	2200      	movs	r2, #0
 8002904:	613b      	str	r3, [r7, #16]
 8002906:	617a      	str	r2, [r7, #20]
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800290e:	f04f 0b00 	mov.w	fp, #0
 8002912:	4652      	mov	r2, sl
 8002914:	465b      	mov	r3, fp
 8002916:	f04f 0000 	mov.w	r0, #0
 800291a:	f04f 0100 	mov.w	r1, #0
 800291e:	0159      	lsls	r1, r3, #5
 8002920:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002924:	0150      	lsls	r0, r2, #5
 8002926:	4602      	mov	r2, r0
 8002928:	460b      	mov	r3, r1
 800292a:	ebb2 080a 	subs.w	r8, r2, sl
 800292e:	eb63 090b 	sbc.w	r9, r3, fp
 8002932:	f04f 0200 	mov.w	r2, #0
 8002936:	f04f 0300 	mov.w	r3, #0
 800293a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800293e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002942:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002946:	ebb2 0408 	subs.w	r4, r2, r8
 800294a:	eb63 0509 	sbc.w	r5, r3, r9
 800294e:	f04f 0200 	mov.w	r2, #0
 8002952:	f04f 0300 	mov.w	r3, #0
 8002956:	00eb      	lsls	r3, r5, #3
 8002958:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800295c:	00e2      	lsls	r2, r4, #3
 800295e:	4614      	mov	r4, r2
 8002960:	461d      	mov	r5, r3
 8002962:	eb14 030a 	adds.w	r3, r4, sl
 8002966:	603b      	str	r3, [r7, #0]
 8002968:	eb45 030b 	adc.w	r3, r5, fp
 800296c:	607b      	str	r3, [r7, #4]
 800296e:	f04f 0200 	mov.w	r2, #0
 8002972:	f04f 0300 	mov.w	r3, #0
 8002976:	e9d7 4500 	ldrd	r4, r5, [r7]
 800297a:	4629      	mov	r1, r5
 800297c:	028b      	lsls	r3, r1, #10
 800297e:	4621      	mov	r1, r4
 8002980:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002984:	4621      	mov	r1, r4
 8002986:	028a      	lsls	r2, r1, #10
 8002988:	4610      	mov	r0, r2
 800298a:	4619      	mov	r1, r3
 800298c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800298e:	2200      	movs	r2, #0
 8002990:	60bb      	str	r3, [r7, #8]
 8002992:	60fa      	str	r2, [r7, #12]
 8002994:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002998:	f7fd ffa8 	bl	80008ec <__aeabi_uldivmod>
 800299c:	4602      	mov	r2, r0
 800299e:	460b      	mov	r3, r1
 80029a0:	4613      	mov	r3, r2
 80029a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80029a4:	4b0b      	ldr	r3, [pc, #44]	@ (80029d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	0c1b      	lsrs	r3, r3, #16
 80029aa:	f003 0303 	and.w	r3, r3, #3
 80029ae:	3301      	adds	r3, #1
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80029b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80029b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80029be:	e002      	b.n	80029c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80029c0:	4b05      	ldr	r3, [pc, #20]	@ (80029d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80029c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80029c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3740      	adds	r7, #64	@ 0x40
 80029cc:	46bd      	mov	sp, r7
 80029ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029d2:	bf00      	nop
 80029d4:	40023800 	.word	0x40023800
 80029d8:	00f42400 	.word	0x00f42400
 80029dc:	017d7840 	.word	0x017d7840

080029e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e07b      	b.n	8002aea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d108      	bne.n	8002a0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a02:	d009      	beq.n	8002a18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	61da      	str	r2, [r3, #28]
 8002a0a:	e005      	b.n	8002a18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d106      	bne.n	8002a38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f7fe ff92 	bl	800195c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2202      	movs	r2, #2
 8002a3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a4e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002a60:	431a      	orrs	r2, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	431a      	orrs	r2, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	695b      	ldr	r3, [r3, #20]
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a88:	431a      	orrs	r2, r3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	69db      	ldr	r3, [r3, #28]
 8002a8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a92:	431a      	orrs	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a1b      	ldr	r3, [r3, #32]
 8002a98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a9c:	ea42 0103 	orr.w	r1, r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	430a      	orrs	r2, r1
 8002aae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	0c1b      	lsrs	r3, r3, #16
 8002ab6:	f003 0104 	and.w	r1, r3, #4
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002abe:	f003 0210 	and.w	r2, r3, #16
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	69da      	ldr	r2, [r3, #28]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ad8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b088      	sub	sp, #32
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	60f8      	str	r0, [r7, #12]
 8002afa:	60b9      	str	r1, [r7, #8]
 8002afc:	603b      	str	r3, [r7, #0]
 8002afe:	4613      	mov	r3, r2
 8002b00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002b02:	2300      	movs	r3, #0
 8002b04:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d101      	bne.n	8002b14 <HAL_SPI_Transmit+0x22>
 8002b10:	2302      	movs	r3, #2
 8002b12:	e12d      	b.n	8002d70 <HAL_SPI_Transmit+0x27e>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b1c:	f7ff f86e 	bl	8001bfc <HAL_GetTick>
 8002b20:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002b22:	88fb      	ldrh	r3, [r7, #6]
 8002b24:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d002      	beq.n	8002b38 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002b32:	2302      	movs	r3, #2
 8002b34:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002b36:	e116      	b.n	8002d66 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d002      	beq.n	8002b44 <HAL_SPI_Transmit+0x52>
 8002b3e:	88fb      	ldrh	r3, [r7, #6]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d102      	bne.n	8002b4a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002b48:	e10d      	b.n	8002d66 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2203      	movs	r2, #3
 8002b4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2200      	movs	r2, #0
 8002b56:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	68ba      	ldr	r2, [r7, #8]
 8002b5c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	88fa      	ldrh	r2, [r7, #6]
 8002b62:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	88fa      	ldrh	r2, [r7, #6]
 8002b68:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b90:	d10f      	bne.n	8002bb2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ba0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002bb0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bbc:	2b40      	cmp	r3, #64	@ 0x40
 8002bbe:	d007      	beq.n	8002bd0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002bce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002bd8:	d14f      	bne.n	8002c7a <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d002      	beq.n	8002be8 <HAL_SPI_Transmit+0xf6>
 8002be2:	8afb      	ldrh	r3, [r7, #22]
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d142      	bne.n	8002c6e <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bec:	881a      	ldrh	r2, [r3, #0]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf8:	1c9a      	adds	r2, r3, #2
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	3b01      	subs	r3, #1
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002c0c:	e02f      	b.n	8002c6e <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d112      	bne.n	8002c42 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c20:	881a      	ldrh	r2, [r3, #0]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2c:	1c9a      	adds	r2, r3, #2
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002c40:	e015      	b.n	8002c6e <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c42:	f7fe ffdb 	bl	8001bfc <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	683a      	ldr	r2, [r7, #0]
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d803      	bhi.n	8002c5a <HAL_SPI_Transmit+0x168>
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c58:	d102      	bne.n	8002c60 <HAL_SPI_Transmit+0x16e>
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d106      	bne.n	8002c6e <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002c60:	2303      	movs	r3, #3
 8002c62:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2201      	movs	r2, #1
 8002c68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002c6c:	e07b      	b.n	8002d66 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1ca      	bne.n	8002c0e <HAL_SPI_Transmit+0x11c>
 8002c78:	e050      	b.n	8002d1c <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d002      	beq.n	8002c88 <HAL_SPI_Transmit+0x196>
 8002c82:	8afb      	ldrh	r3, [r7, #22]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d144      	bne.n	8002d12 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	330c      	adds	r3, #12
 8002c92:	7812      	ldrb	r2, [r2, #0]
 8002c94:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9a:	1c5a      	adds	r2, r3, #1
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	3b01      	subs	r3, #1
 8002ca8:	b29a      	uxth	r2, r3
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002cae:	e030      	b.n	8002d12 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d113      	bne.n	8002ce6 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	330c      	adds	r3, #12
 8002cc8:	7812      	ldrb	r2, [r2, #0]
 8002cca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd0:	1c5a      	adds	r2, r3, #1
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	b29a      	uxth	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002ce4:	e015      	b.n	8002d12 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ce6:	f7fe ff89 	bl	8001bfc <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d803      	bhi.n	8002cfe <HAL_SPI_Transmit+0x20c>
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cfc:	d102      	bne.n	8002d04 <HAL_SPI_Transmit+0x212>
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d106      	bne.n	8002d12 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002d10:	e029      	b.n	8002d66 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d1c9      	bne.n	8002cb0 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	6839      	ldr	r1, [r7, #0]
 8002d20:	68f8      	ldr	r0, [r7, #12]
 8002d22:	f000 fbdf 	bl	80034e4 <SPI_EndRxTxTransaction>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d002      	beq.n	8002d32 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2220      	movs	r2, #32
 8002d30:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d10a      	bne.n	8002d50 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	613b      	str	r3, [r7, #16]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	613b      	str	r3, [r7, #16]
 8002d4e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d002      	beq.n	8002d5e <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	77fb      	strb	r3, [r7, #31]
 8002d5c:	e003      	b.n	8002d66 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8002d6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3720      	adds	r7, #32
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b088      	sub	sp, #32
 8002d7c:	af02      	add	r7, sp, #8
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	603b      	str	r3, [r7, #0]
 8002d84:	4613      	mov	r3, r2
 8002d86:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d002      	beq.n	8002d9e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8002d98:	2302      	movs	r3, #2
 8002d9a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002d9c:	e0fb      	b.n	8002f96 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002da6:	d112      	bne.n	8002dce <HAL_SPI_Receive+0x56>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d10e      	bne.n	8002dce <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2204      	movs	r2, #4
 8002db4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002db8:	88fa      	ldrh	r2, [r7, #6]
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	9300      	str	r3, [sp, #0]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	68ba      	ldr	r2, [r7, #8]
 8002dc2:	68b9      	ldr	r1, [r7, #8]
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f000 f8ef 	bl	8002fa8 <HAL_SPI_TransmitReceive>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	e0e8      	b.n	8002fa0 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d101      	bne.n	8002ddc <HAL_SPI_Receive+0x64>
 8002dd8:	2302      	movs	r3, #2
 8002dda:	e0e1      	b.n	8002fa0 <HAL_SPI_Receive+0x228>
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002de4:	f7fe ff0a 	bl	8001bfc <HAL_GetTick>
 8002de8:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d002      	beq.n	8002df6 <HAL_SPI_Receive+0x7e>
 8002df0:	88fb      	ldrh	r3, [r7, #6]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d102      	bne.n	8002dfc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002dfa:	e0cc      	b.n	8002f96 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2204      	movs	r2, #4
 8002e00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	68ba      	ldr	r2, [r7, #8]
 8002e0e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	88fa      	ldrh	r2, [r7, #6]
 8002e14:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	88fa      	ldrh	r2, [r7, #6]
 8002e1a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2200      	movs	r2, #0
 8002e38:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e42:	d10f      	bne.n	8002e64 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e52:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002e62:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e6e:	2b40      	cmp	r3, #64	@ 0x40
 8002e70:	d007      	beq.n	8002e82 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e80:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d16a      	bne.n	8002f60 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002e8a:	e032      	b.n	8002ef2 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d115      	bne.n	8002ec6 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f103 020c 	add.w	r2, r3, #12
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ea6:	7812      	ldrb	r2, [r2, #0]
 8002ea8:	b2d2      	uxtb	r2, r2
 8002eaa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eb0:	1c5a      	adds	r2, r3, #1
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	3b01      	subs	r3, #1
 8002ebe:	b29a      	uxth	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002ec4:	e015      	b.n	8002ef2 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ec6:	f7fe fe99 	bl	8001bfc <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	683a      	ldr	r2, [r7, #0]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d803      	bhi.n	8002ede <HAL_SPI_Receive+0x166>
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002edc:	d102      	bne.n	8002ee4 <HAL_SPI_Receive+0x16c>
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d106      	bne.n	8002ef2 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002ef0:	e051      	b.n	8002f96 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d1c7      	bne.n	8002e8c <HAL_SPI_Receive+0x114>
 8002efc:	e035      	b.n	8002f6a <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f003 0301 	and.w	r3, r3, #1
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d113      	bne.n	8002f34 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	68da      	ldr	r2, [r3, #12]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f16:	b292      	uxth	r2, r2
 8002f18:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f1e:	1c9a      	adds	r2, r3, #2
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002f32:	e015      	b.n	8002f60 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f34:	f7fe fe62 	bl	8001bfc <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d803      	bhi.n	8002f4c <HAL_SPI_Receive+0x1d4>
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f4a:	d102      	bne.n	8002f52 <HAL_SPI_Receive+0x1da>
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d106      	bne.n	8002f60 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002f5e:	e01a      	b.n	8002f96 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1c9      	bne.n	8002efe <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	6839      	ldr	r1, [r7, #0]
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f000 fa52 	bl	8003418 <SPI_EndRxTransaction>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d002      	beq.n	8002f80 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d002      	beq.n	8002f8e <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	75fb      	strb	r3, [r7, #23]
 8002f8c:	e003      	b.n	8002f96 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2201      	movs	r2, #1
 8002f92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8002f9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3718      	adds	r7, #24
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b08c      	sub	sp, #48	@ 0x30
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	607a      	str	r2, [r7, #4]
 8002fb4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d101      	bne.n	8002fce <HAL_SPI_TransmitReceive+0x26>
 8002fca:	2302      	movs	r3, #2
 8002fcc:	e198      	b.n	8003300 <HAL_SPI_TransmitReceive+0x358>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002fd6:	f7fe fe11 	bl	8001bfc <HAL_GetTick>
 8002fda:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002fe2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002fec:	887b      	ldrh	r3, [r7, #2]
 8002fee:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002ff0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d00f      	beq.n	8003018 <HAL_SPI_TransmitReceive+0x70>
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ffe:	d107      	bne.n	8003010 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d103      	bne.n	8003010 <HAL_SPI_TransmitReceive+0x68>
 8003008:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800300c:	2b04      	cmp	r3, #4
 800300e:	d003      	beq.n	8003018 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003010:	2302      	movs	r3, #2
 8003012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8003016:	e16d      	b.n	80032f4 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d005      	beq.n	800302a <HAL_SPI_TransmitReceive+0x82>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d002      	beq.n	800302a <HAL_SPI_TransmitReceive+0x82>
 8003024:	887b      	ldrh	r3, [r7, #2]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d103      	bne.n	8003032 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8003030:	e160      	b.n	80032f4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b04      	cmp	r3, #4
 800303c:	d003      	beq.n	8003046 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2205      	movs	r2, #5
 8003042:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	887a      	ldrh	r2, [r7, #2]
 8003056:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	887a      	ldrh	r2, [r7, #2]
 800305c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	68ba      	ldr	r2, [r7, #8]
 8003062:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	887a      	ldrh	r2, [r7, #2]
 8003068:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	887a      	ldrh	r2, [r7, #2]
 800306e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2200      	movs	r2, #0
 800307a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003086:	2b40      	cmp	r3, #64	@ 0x40
 8003088:	d007      	beq.n	800309a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003098:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030a2:	d17c      	bne.n	800319e <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d002      	beq.n	80030b2 <HAL_SPI_TransmitReceive+0x10a>
 80030ac:	8b7b      	ldrh	r3, [r7, #26]
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d16a      	bne.n	8003188 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b6:	881a      	ldrh	r2, [r3, #0]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c2:	1c9a      	adds	r2, r3, #2
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	3b01      	subs	r3, #1
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030d6:	e057      	b.n	8003188 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d11b      	bne.n	800311e <HAL_SPI_TransmitReceive+0x176>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d016      	beq.n	800311e <HAL_SPI_TransmitReceive+0x176>
 80030f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d113      	bne.n	800311e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fa:	881a      	ldrh	r2, [r3, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003106:	1c9a      	adds	r2, r3, #2
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003110:	b29b      	uxth	r3, r3
 8003112:	3b01      	subs	r3, #1
 8003114:	b29a      	uxth	r2, r3
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800311a:	2300      	movs	r3, #0
 800311c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b01      	cmp	r3, #1
 800312a:	d119      	bne.n	8003160 <HAL_SPI_TransmitReceive+0x1b8>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003130:	b29b      	uxth	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d014      	beq.n	8003160 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68da      	ldr	r2, [r3, #12]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003140:	b292      	uxth	r2, r2
 8003142:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003148:	1c9a      	adds	r2, r3, #2
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003152:	b29b      	uxth	r3, r3
 8003154:	3b01      	subs	r3, #1
 8003156:	b29a      	uxth	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800315c:	2301      	movs	r3, #1
 800315e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003160:	f7fe fd4c 	bl	8001bfc <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800316c:	429a      	cmp	r2, r3
 800316e:	d80b      	bhi.n	8003188 <HAL_SPI_TransmitReceive+0x1e0>
 8003170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003176:	d007      	beq.n	8003188 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8003178:	2303      	movs	r3, #3
 800317a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8003186:	e0b5      	b.n	80032f4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800318c:	b29b      	uxth	r3, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1a2      	bne.n	80030d8 <HAL_SPI_TransmitReceive+0x130>
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003196:	b29b      	uxth	r3, r3
 8003198:	2b00      	cmp	r3, #0
 800319a:	d19d      	bne.n	80030d8 <HAL_SPI_TransmitReceive+0x130>
 800319c:	e080      	b.n	80032a0 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d002      	beq.n	80031ac <HAL_SPI_TransmitReceive+0x204>
 80031a6:	8b7b      	ldrh	r3, [r7, #26]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d16f      	bne.n	800328c <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	330c      	adds	r3, #12
 80031b6:	7812      	ldrb	r2, [r2, #0]
 80031b8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031be:	1c5a      	adds	r2, r3, #1
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	3b01      	subs	r3, #1
 80031cc:	b29a      	uxth	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031d2:	e05b      	b.n	800328c <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d11c      	bne.n	800321c <HAL_SPI_TransmitReceive+0x274>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d017      	beq.n	800321c <HAL_SPI_TransmitReceive+0x274>
 80031ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d114      	bne.n	800321c <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	330c      	adds	r3, #12
 80031fc:	7812      	ldrb	r2, [r2, #0]
 80031fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003204:	1c5a      	adds	r2, r3, #1
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800320e:	b29b      	uxth	r3, r3
 8003210:	3b01      	subs	r3, #1
 8003212:	b29a      	uxth	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003218:	2300      	movs	r3, #0
 800321a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	2b01      	cmp	r3, #1
 8003228:	d119      	bne.n	800325e <HAL_SPI_TransmitReceive+0x2b6>
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800322e:	b29b      	uxth	r3, r3
 8003230:	2b00      	cmp	r3, #0
 8003232:	d014      	beq.n	800325e <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	68da      	ldr	r2, [r3, #12]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800323e:	b2d2      	uxtb	r2, r2
 8003240:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003246:	1c5a      	adds	r2, r3, #1
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003250:	b29b      	uxth	r3, r3
 8003252:	3b01      	subs	r3, #1
 8003254:	b29a      	uxth	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800325a:	2301      	movs	r3, #1
 800325c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800325e:	f7fe fccd 	bl	8001bfc <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800326a:	429a      	cmp	r2, r3
 800326c:	d803      	bhi.n	8003276 <HAL_SPI_TransmitReceive+0x2ce>
 800326e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003274:	d102      	bne.n	800327c <HAL_SPI_TransmitReceive+0x2d4>
 8003276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003278:	2b00      	cmp	r3, #0
 800327a:	d107      	bne.n	800328c <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2201      	movs	r2, #1
 8003286:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800328a:	e033      	b.n	80032f4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003290:	b29b      	uxth	r3, r3
 8003292:	2b00      	cmp	r3, #0
 8003294:	d19e      	bne.n	80031d4 <HAL_SPI_TransmitReceive+0x22c>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800329a:	b29b      	uxth	r3, r3
 800329c:	2b00      	cmp	r3, #0
 800329e:	d199      	bne.n	80031d4 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032a2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	f000 f91d 	bl	80034e4 <SPI_EndRxTxTransaction>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d006      	beq.n	80032be <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2220      	movs	r2, #32
 80032ba:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80032bc:	e01a      	b.n	80032f4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d10a      	bne.n	80032dc <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032c6:	2300      	movs	r3, #0
 80032c8:	617b      	str	r3, [r7, #20]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	617b      	str	r3, [r7, #20]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	617b      	str	r3, [r7, #20]
 80032da:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d003      	beq.n	80032ec <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80032ea:	e003      	b.n	80032f4 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80032fc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8003300:	4618      	mov	r0, r3
 8003302:	3730      	adds	r7, #48	@ 0x30
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b088      	sub	sp, #32
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	603b      	str	r3, [r7, #0]
 8003314:	4613      	mov	r3, r2
 8003316:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003318:	f7fe fc70 	bl	8001bfc <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003320:	1a9b      	subs	r3, r3, r2
 8003322:	683a      	ldr	r2, [r7, #0]
 8003324:	4413      	add	r3, r2
 8003326:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003328:	f7fe fc68 	bl	8001bfc <HAL_GetTick>
 800332c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800332e:	4b39      	ldr	r3, [pc, #228]	@ (8003414 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	015b      	lsls	r3, r3, #5
 8003334:	0d1b      	lsrs	r3, r3, #20
 8003336:	69fa      	ldr	r2, [r7, #28]
 8003338:	fb02 f303 	mul.w	r3, r2, r3
 800333c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800333e:	e054      	b.n	80033ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003346:	d050      	beq.n	80033ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003348:	f7fe fc58 	bl	8001bfc <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	69fa      	ldr	r2, [r7, #28]
 8003354:	429a      	cmp	r2, r3
 8003356:	d902      	bls.n	800335e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d13d      	bne.n	80033da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800336c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003376:	d111      	bne.n	800339c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003380:	d004      	beq.n	800338c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800338a:	d107      	bne.n	800339c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800339a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033a4:	d10f      	bne.n	80033c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033b4:	601a      	str	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2201      	movs	r2, #1
 80033ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e017      	b.n	800340a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d101      	bne.n	80033e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	4013      	ands	r3, r2
 80033f4:	68ba      	ldr	r2, [r7, #8]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	bf0c      	ite	eq
 80033fa:	2301      	moveq	r3, #1
 80033fc:	2300      	movne	r3, #0
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	461a      	mov	r2, r3
 8003402:	79fb      	ldrb	r3, [r7, #7]
 8003404:	429a      	cmp	r2, r3
 8003406:	d19b      	bne.n	8003340 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3720      	adds	r7, #32
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	2000000c 	.word	0x2000000c

08003418 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af02      	add	r7, sp, #8
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800342c:	d111      	bne.n	8003452 <SPI_EndRxTransaction+0x3a>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003436:	d004      	beq.n	8003442 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003440:	d107      	bne.n	8003452 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003450:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800345a:	d12a      	bne.n	80034b2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003464:	d012      	beq.n	800348c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	9300      	str	r3, [sp, #0]
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	2200      	movs	r2, #0
 800346e:	2180      	movs	r1, #128	@ 0x80
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f7ff ff49 	bl	8003308 <SPI_WaitFlagStateUntilTimeout>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d02d      	beq.n	80034d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003480:	f043 0220 	orr.w	r2, r3, #32
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e026      	b.n	80034da <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	9300      	str	r3, [sp, #0]
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2200      	movs	r2, #0
 8003494:	2101      	movs	r1, #1
 8003496:	68f8      	ldr	r0, [r7, #12]
 8003498:	f7ff ff36 	bl	8003308 <SPI_WaitFlagStateUntilTimeout>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d01a      	beq.n	80034d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a6:	f043 0220 	orr.w	r2, r3, #32
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e013      	b.n	80034da <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	9300      	str	r3, [sp, #0]
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	2200      	movs	r2, #0
 80034ba:	2101      	movs	r1, #1
 80034bc:	68f8      	ldr	r0, [r7, #12]
 80034be:	f7ff ff23 	bl	8003308 <SPI_WaitFlagStateUntilTimeout>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d007      	beq.n	80034d8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034cc:	f043 0220 	orr.w	r2, r3, #32
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e000      	b.n	80034da <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
	...

080034e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b088      	sub	sp, #32
 80034e8:	af02      	add	r7, sp, #8
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	9300      	str	r3, [sp, #0]
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	2201      	movs	r2, #1
 80034f8:	2102      	movs	r1, #2
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f7ff ff04 	bl	8003308 <SPI_WaitFlagStateUntilTimeout>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d007      	beq.n	8003516 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350a:	f043 0220 	orr.w	r2, r3, #32
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e032      	b.n	800357c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003516:	4b1b      	ldr	r3, [pc, #108]	@ (8003584 <SPI_EndRxTxTransaction+0xa0>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a1b      	ldr	r2, [pc, #108]	@ (8003588 <SPI_EndRxTxTransaction+0xa4>)
 800351c:	fba2 2303 	umull	r2, r3, r2, r3
 8003520:	0d5b      	lsrs	r3, r3, #21
 8003522:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003526:	fb02 f303 	mul.w	r3, r2, r3
 800352a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003534:	d112      	bne.n	800355c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	2200      	movs	r2, #0
 800353e:	2180      	movs	r1, #128	@ 0x80
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f7ff fee1 	bl	8003308 <SPI_WaitFlagStateUntilTimeout>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d016      	beq.n	800357a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003550:	f043 0220 	orr.w	r2, r3, #32
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e00f      	b.n	800357c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00a      	beq.n	8003578 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	3b01      	subs	r3, #1
 8003566:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003572:	2b80      	cmp	r3, #128	@ 0x80
 8003574:	d0f2      	beq.n	800355c <SPI_EndRxTxTransaction+0x78>
 8003576:	e000      	b.n	800357a <SPI_EndRxTxTransaction+0x96>
        break;
 8003578:	bf00      	nop
  }

  return HAL_OK;
 800357a:	2300      	movs	r3, #0
}
 800357c:	4618      	mov	r0, r3
 800357e:	3718      	adds	r7, #24
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	2000000c 	.word	0x2000000c
 8003588:	165e9f81 	.word	0x165e9f81

0800358c <sniprintf>:
 800358c:	b40c      	push	{r2, r3}
 800358e:	b530      	push	{r4, r5, lr}
 8003590:	4b17      	ldr	r3, [pc, #92]	@ (80035f0 <sniprintf+0x64>)
 8003592:	1e0c      	subs	r4, r1, #0
 8003594:	681d      	ldr	r5, [r3, #0]
 8003596:	b09d      	sub	sp, #116	@ 0x74
 8003598:	da08      	bge.n	80035ac <sniprintf+0x20>
 800359a:	238b      	movs	r3, #139	@ 0x8b
 800359c:	602b      	str	r3, [r5, #0]
 800359e:	f04f 30ff 	mov.w	r0, #4294967295
 80035a2:	b01d      	add	sp, #116	@ 0x74
 80035a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80035a8:	b002      	add	sp, #8
 80035aa:	4770      	bx	lr
 80035ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80035b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80035b4:	bf14      	ite	ne
 80035b6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80035ba:	4623      	moveq	r3, r4
 80035bc:	9304      	str	r3, [sp, #16]
 80035be:	9307      	str	r3, [sp, #28]
 80035c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80035c4:	9002      	str	r0, [sp, #8]
 80035c6:	9006      	str	r0, [sp, #24]
 80035c8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80035cc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80035ce:	ab21      	add	r3, sp, #132	@ 0x84
 80035d0:	a902      	add	r1, sp, #8
 80035d2:	4628      	mov	r0, r5
 80035d4:	9301      	str	r3, [sp, #4]
 80035d6:	f000 f995 	bl	8003904 <_svfiprintf_r>
 80035da:	1c43      	adds	r3, r0, #1
 80035dc:	bfbc      	itt	lt
 80035de:	238b      	movlt	r3, #139	@ 0x8b
 80035e0:	602b      	strlt	r3, [r5, #0]
 80035e2:	2c00      	cmp	r4, #0
 80035e4:	d0dd      	beq.n	80035a2 <sniprintf+0x16>
 80035e6:	9b02      	ldr	r3, [sp, #8]
 80035e8:	2200      	movs	r2, #0
 80035ea:	701a      	strb	r2, [r3, #0]
 80035ec:	e7d9      	b.n	80035a2 <sniprintf+0x16>
 80035ee:	bf00      	nop
 80035f0:	20000018 	.word	0x20000018

080035f4 <memset>:
 80035f4:	4402      	add	r2, r0
 80035f6:	4603      	mov	r3, r0
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d100      	bne.n	80035fe <memset+0xa>
 80035fc:	4770      	bx	lr
 80035fe:	f803 1b01 	strb.w	r1, [r3], #1
 8003602:	e7f9      	b.n	80035f8 <memset+0x4>

08003604 <__errno>:
 8003604:	4b01      	ldr	r3, [pc, #4]	@ (800360c <__errno+0x8>)
 8003606:	6818      	ldr	r0, [r3, #0]
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	20000018 	.word	0x20000018

08003610 <__libc_init_array>:
 8003610:	b570      	push	{r4, r5, r6, lr}
 8003612:	4d0d      	ldr	r5, [pc, #52]	@ (8003648 <__libc_init_array+0x38>)
 8003614:	4c0d      	ldr	r4, [pc, #52]	@ (800364c <__libc_init_array+0x3c>)
 8003616:	1b64      	subs	r4, r4, r5
 8003618:	10a4      	asrs	r4, r4, #2
 800361a:	2600      	movs	r6, #0
 800361c:	42a6      	cmp	r6, r4
 800361e:	d109      	bne.n	8003634 <__libc_init_array+0x24>
 8003620:	4d0b      	ldr	r5, [pc, #44]	@ (8003650 <__libc_init_array+0x40>)
 8003622:	4c0c      	ldr	r4, [pc, #48]	@ (8003654 <__libc_init_array+0x44>)
 8003624:	f000 fc66 	bl	8003ef4 <_init>
 8003628:	1b64      	subs	r4, r4, r5
 800362a:	10a4      	asrs	r4, r4, #2
 800362c:	2600      	movs	r6, #0
 800362e:	42a6      	cmp	r6, r4
 8003630:	d105      	bne.n	800363e <__libc_init_array+0x2e>
 8003632:	bd70      	pop	{r4, r5, r6, pc}
 8003634:	f855 3b04 	ldr.w	r3, [r5], #4
 8003638:	4798      	blx	r3
 800363a:	3601      	adds	r6, #1
 800363c:	e7ee      	b.n	800361c <__libc_init_array+0xc>
 800363e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003642:	4798      	blx	r3
 8003644:	3601      	adds	r6, #1
 8003646:	e7f2      	b.n	800362e <__libc_init_array+0x1e>
 8003648:	08003f68 	.word	0x08003f68
 800364c:	08003f68 	.word	0x08003f68
 8003650:	08003f68 	.word	0x08003f68
 8003654:	08003f6c 	.word	0x08003f6c

08003658 <__retarget_lock_acquire_recursive>:
 8003658:	4770      	bx	lr

0800365a <__retarget_lock_release_recursive>:
 800365a:	4770      	bx	lr

0800365c <_free_r>:
 800365c:	b538      	push	{r3, r4, r5, lr}
 800365e:	4605      	mov	r5, r0
 8003660:	2900      	cmp	r1, #0
 8003662:	d041      	beq.n	80036e8 <_free_r+0x8c>
 8003664:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003668:	1f0c      	subs	r4, r1, #4
 800366a:	2b00      	cmp	r3, #0
 800366c:	bfb8      	it	lt
 800366e:	18e4      	addlt	r4, r4, r3
 8003670:	f000 f8e0 	bl	8003834 <__malloc_lock>
 8003674:	4a1d      	ldr	r2, [pc, #116]	@ (80036ec <_free_r+0x90>)
 8003676:	6813      	ldr	r3, [r2, #0]
 8003678:	b933      	cbnz	r3, 8003688 <_free_r+0x2c>
 800367a:	6063      	str	r3, [r4, #4]
 800367c:	6014      	str	r4, [r2, #0]
 800367e:	4628      	mov	r0, r5
 8003680:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003684:	f000 b8dc 	b.w	8003840 <__malloc_unlock>
 8003688:	42a3      	cmp	r3, r4
 800368a:	d908      	bls.n	800369e <_free_r+0x42>
 800368c:	6820      	ldr	r0, [r4, #0]
 800368e:	1821      	adds	r1, r4, r0
 8003690:	428b      	cmp	r3, r1
 8003692:	bf01      	itttt	eq
 8003694:	6819      	ldreq	r1, [r3, #0]
 8003696:	685b      	ldreq	r3, [r3, #4]
 8003698:	1809      	addeq	r1, r1, r0
 800369a:	6021      	streq	r1, [r4, #0]
 800369c:	e7ed      	b.n	800367a <_free_r+0x1e>
 800369e:	461a      	mov	r2, r3
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	b10b      	cbz	r3, 80036a8 <_free_r+0x4c>
 80036a4:	42a3      	cmp	r3, r4
 80036a6:	d9fa      	bls.n	800369e <_free_r+0x42>
 80036a8:	6811      	ldr	r1, [r2, #0]
 80036aa:	1850      	adds	r0, r2, r1
 80036ac:	42a0      	cmp	r0, r4
 80036ae:	d10b      	bne.n	80036c8 <_free_r+0x6c>
 80036b0:	6820      	ldr	r0, [r4, #0]
 80036b2:	4401      	add	r1, r0
 80036b4:	1850      	adds	r0, r2, r1
 80036b6:	4283      	cmp	r3, r0
 80036b8:	6011      	str	r1, [r2, #0]
 80036ba:	d1e0      	bne.n	800367e <_free_r+0x22>
 80036bc:	6818      	ldr	r0, [r3, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	6053      	str	r3, [r2, #4]
 80036c2:	4408      	add	r0, r1
 80036c4:	6010      	str	r0, [r2, #0]
 80036c6:	e7da      	b.n	800367e <_free_r+0x22>
 80036c8:	d902      	bls.n	80036d0 <_free_r+0x74>
 80036ca:	230c      	movs	r3, #12
 80036cc:	602b      	str	r3, [r5, #0]
 80036ce:	e7d6      	b.n	800367e <_free_r+0x22>
 80036d0:	6820      	ldr	r0, [r4, #0]
 80036d2:	1821      	adds	r1, r4, r0
 80036d4:	428b      	cmp	r3, r1
 80036d6:	bf04      	itt	eq
 80036d8:	6819      	ldreq	r1, [r3, #0]
 80036da:	685b      	ldreq	r3, [r3, #4]
 80036dc:	6063      	str	r3, [r4, #4]
 80036de:	bf04      	itt	eq
 80036e0:	1809      	addeq	r1, r1, r0
 80036e2:	6021      	streq	r1, [r4, #0]
 80036e4:	6054      	str	r4, [r2, #4]
 80036e6:	e7ca      	b.n	800367e <_free_r+0x22>
 80036e8:	bd38      	pop	{r3, r4, r5, pc}
 80036ea:	bf00      	nop
 80036ec:	20000294 	.word	0x20000294

080036f0 <sbrk_aligned>:
 80036f0:	b570      	push	{r4, r5, r6, lr}
 80036f2:	4e0f      	ldr	r6, [pc, #60]	@ (8003730 <sbrk_aligned+0x40>)
 80036f4:	460c      	mov	r4, r1
 80036f6:	6831      	ldr	r1, [r6, #0]
 80036f8:	4605      	mov	r5, r0
 80036fa:	b911      	cbnz	r1, 8003702 <sbrk_aligned+0x12>
 80036fc:	f000 fba6 	bl	8003e4c <_sbrk_r>
 8003700:	6030      	str	r0, [r6, #0]
 8003702:	4621      	mov	r1, r4
 8003704:	4628      	mov	r0, r5
 8003706:	f000 fba1 	bl	8003e4c <_sbrk_r>
 800370a:	1c43      	adds	r3, r0, #1
 800370c:	d103      	bne.n	8003716 <sbrk_aligned+0x26>
 800370e:	f04f 34ff 	mov.w	r4, #4294967295
 8003712:	4620      	mov	r0, r4
 8003714:	bd70      	pop	{r4, r5, r6, pc}
 8003716:	1cc4      	adds	r4, r0, #3
 8003718:	f024 0403 	bic.w	r4, r4, #3
 800371c:	42a0      	cmp	r0, r4
 800371e:	d0f8      	beq.n	8003712 <sbrk_aligned+0x22>
 8003720:	1a21      	subs	r1, r4, r0
 8003722:	4628      	mov	r0, r5
 8003724:	f000 fb92 	bl	8003e4c <_sbrk_r>
 8003728:	3001      	adds	r0, #1
 800372a:	d1f2      	bne.n	8003712 <sbrk_aligned+0x22>
 800372c:	e7ef      	b.n	800370e <sbrk_aligned+0x1e>
 800372e:	bf00      	nop
 8003730:	20000290 	.word	0x20000290

08003734 <_malloc_r>:
 8003734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003738:	1ccd      	adds	r5, r1, #3
 800373a:	f025 0503 	bic.w	r5, r5, #3
 800373e:	3508      	adds	r5, #8
 8003740:	2d0c      	cmp	r5, #12
 8003742:	bf38      	it	cc
 8003744:	250c      	movcc	r5, #12
 8003746:	2d00      	cmp	r5, #0
 8003748:	4606      	mov	r6, r0
 800374a:	db01      	blt.n	8003750 <_malloc_r+0x1c>
 800374c:	42a9      	cmp	r1, r5
 800374e:	d904      	bls.n	800375a <_malloc_r+0x26>
 8003750:	230c      	movs	r3, #12
 8003752:	6033      	str	r3, [r6, #0]
 8003754:	2000      	movs	r0, #0
 8003756:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800375a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003830 <_malloc_r+0xfc>
 800375e:	f000 f869 	bl	8003834 <__malloc_lock>
 8003762:	f8d8 3000 	ldr.w	r3, [r8]
 8003766:	461c      	mov	r4, r3
 8003768:	bb44      	cbnz	r4, 80037bc <_malloc_r+0x88>
 800376a:	4629      	mov	r1, r5
 800376c:	4630      	mov	r0, r6
 800376e:	f7ff ffbf 	bl	80036f0 <sbrk_aligned>
 8003772:	1c43      	adds	r3, r0, #1
 8003774:	4604      	mov	r4, r0
 8003776:	d158      	bne.n	800382a <_malloc_r+0xf6>
 8003778:	f8d8 4000 	ldr.w	r4, [r8]
 800377c:	4627      	mov	r7, r4
 800377e:	2f00      	cmp	r7, #0
 8003780:	d143      	bne.n	800380a <_malloc_r+0xd6>
 8003782:	2c00      	cmp	r4, #0
 8003784:	d04b      	beq.n	800381e <_malloc_r+0xea>
 8003786:	6823      	ldr	r3, [r4, #0]
 8003788:	4639      	mov	r1, r7
 800378a:	4630      	mov	r0, r6
 800378c:	eb04 0903 	add.w	r9, r4, r3
 8003790:	f000 fb5c 	bl	8003e4c <_sbrk_r>
 8003794:	4581      	cmp	r9, r0
 8003796:	d142      	bne.n	800381e <_malloc_r+0xea>
 8003798:	6821      	ldr	r1, [r4, #0]
 800379a:	1a6d      	subs	r5, r5, r1
 800379c:	4629      	mov	r1, r5
 800379e:	4630      	mov	r0, r6
 80037a0:	f7ff ffa6 	bl	80036f0 <sbrk_aligned>
 80037a4:	3001      	adds	r0, #1
 80037a6:	d03a      	beq.n	800381e <_malloc_r+0xea>
 80037a8:	6823      	ldr	r3, [r4, #0]
 80037aa:	442b      	add	r3, r5
 80037ac:	6023      	str	r3, [r4, #0]
 80037ae:	f8d8 3000 	ldr.w	r3, [r8]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	bb62      	cbnz	r2, 8003810 <_malloc_r+0xdc>
 80037b6:	f8c8 7000 	str.w	r7, [r8]
 80037ba:	e00f      	b.n	80037dc <_malloc_r+0xa8>
 80037bc:	6822      	ldr	r2, [r4, #0]
 80037be:	1b52      	subs	r2, r2, r5
 80037c0:	d420      	bmi.n	8003804 <_malloc_r+0xd0>
 80037c2:	2a0b      	cmp	r2, #11
 80037c4:	d917      	bls.n	80037f6 <_malloc_r+0xc2>
 80037c6:	1961      	adds	r1, r4, r5
 80037c8:	42a3      	cmp	r3, r4
 80037ca:	6025      	str	r5, [r4, #0]
 80037cc:	bf18      	it	ne
 80037ce:	6059      	strne	r1, [r3, #4]
 80037d0:	6863      	ldr	r3, [r4, #4]
 80037d2:	bf08      	it	eq
 80037d4:	f8c8 1000 	streq.w	r1, [r8]
 80037d8:	5162      	str	r2, [r4, r5]
 80037da:	604b      	str	r3, [r1, #4]
 80037dc:	4630      	mov	r0, r6
 80037de:	f000 f82f 	bl	8003840 <__malloc_unlock>
 80037e2:	f104 000b 	add.w	r0, r4, #11
 80037e6:	1d23      	adds	r3, r4, #4
 80037e8:	f020 0007 	bic.w	r0, r0, #7
 80037ec:	1ac2      	subs	r2, r0, r3
 80037ee:	bf1c      	itt	ne
 80037f0:	1a1b      	subne	r3, r3, r0
 80037f2:	50a3      	strne	r3, [r4, r2]
 80037f4:	e7af      	b.n	8003756 <_malloc_r+0x22>
 80037f6:	6862      	ldr	r2, [r4, #4]
 80037f8:	42a3      	cmp	r3, r4
 80037fa:	bf0c      	ite	eq
 80037fc:	f8c8 2000 	streq.w	r2, [r8]
 8003800:	605a      	strne	r2, [r3, #4]
 8003802:	e7eb      	b.n	80037dc <_malloc_r+0xa8>
 8003804:	4623      	mov	r3, r4
 8003806:	6864      	ldr	r4, [r4, #4]
 8003808:	e7ae      	b.n	8003768 <_malloc_r+0x34>
 800380a:	463c      	mov	r4, r7
 800380c:	687f      	ldr	r7, [r7, #4]
 800380e:	e7b6      	b.n	800377e <_malloc_r+0x4a>
 8003810:	461a      	mov	r2, r3
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	42a3      	cmp	r3, r4
 8003816:	d1fb      	bne.n	8003810 <_malloc_r+0xdc>
 8003818:	2300      	movs	r3, #0
 800381a:	6053      	str	r3, [r2, #4]
 800381c:	e7de      	b.n	80037dc <_malloc_r+0xa8>
 800381e:	230c      	movs	r3, #12
 8003820:	6033      	str	r3, [r6, #0]
 8003822:	4630      	mov	r0, r6
 8003824:	f000 f80c 	bl	8003840 <__malloc_unlock>
 8003828:	e794      	b.n	8003754 <_malloc_r+0x20>
 800382a:	6005      	str	r5, [r0, #0]
 800382c:	e7d6      	b.n	80037dc <_malloc_r+0xa8>
 800382e:	bf00      	nop
 8003830:	20000294 	.word	0x20000294

08003834 <__malloc_lock>:
 8003834:	4801      	ldr	r0, [pc, #4]	@ (800383c <__malloc_lock+0x8>)
 8003836:	f7ff bf0f 	b.w	8003658 <__retarget_lock_acquire_recursive>
 800383a:	bf00      	nop
 800383c:	2000028c 	.word	0x2000028c

08003840 <__malloc_unlock>:
 8003840:	4801      	ldr	r0, [pc, #4]	@ (8003848 <__malloc_unlock+0x8>)
 8003842:	f7ff bf0a 	b.w	800365a <__retarget_lock_release_recursive>
 8003846:	bf00      	nop
 8003848:	2000028c 	.word	0x2000028c

0800384c <__ssputs_r>:
 800384c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003850:	688e      	ldr	r6, [r1, #8]
 8003852:	461f      	mov	r7, r3
 8003854:	42be      	cmp	r6, r7
 8003856:	680b      	ldr	r3, [r1, #0]
 8003858:	4682      	mov	sl, r0
 800385a:	460c      	mov	r4, r1
 800385c:	4690      	mov	r8, r2
 800385e:	d82d      	bhi.n	80038bc <__ssputs_r+0x70>
 8003860:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003864:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003868:	d026      	beq.n	80038b8 <__ssputs_r+0x6c>
 800386a:	6965      	ldr	r5, [r4, #20]
 800386c:	6909      	ldr	r1, [r1, #16]
 800386e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003872:	eba3 0901 	sub.w	r9, r3, r1
 8003876:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800387a:	1c7b      	adds	r3, r7, #1
 800387c:	444b      	add	r3, r9
 800387e:	106d      	asrs	r5, r5, #1
 8003880:	429d      	cmp	r5, r3
 8003882:	bf38      	it	cc
 8003884:	461d      	movcc	r5, r3
 8003886:	0553      	lsls	r3, r2, #21
 8003888:	d527      	bpl.n	80038da <__ssputs_r+0x8e>
 800388a:	4629      	mov	r1, r5
 800388c:	f7ff ff52 	bl	8003734 <_malloc_r>
 8003890:	4606      	mov	r6, r0
 8003892:	b360      	cbz	r0, 80038ee <__ssputs_r+0xa2>
 8003894:	6921      	ldr	r1, [r4, #16]
 8003896:	464a      	mov	r2, r9
 8003898:	f000 fae8 	bl	8003e6c <memcpy>
 800389c:	89a3      	ldrh	r3, [r4, #12]
 800389e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80038a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038a6:	81a3      	strh	r3, [r4, #12]
 80038a8:	6126      	str	r6, [r4, #16]
 80038aa:	6165      	str	r5, [r4, #20]
 80038ac:	444e      	add	r6, r9
 80038ae:	eba5 0509 	sub.w	r5, r5, r9
 80038b2:	6026      	str	r6, [r4, #0]
 80038b4:	60a5      	str	r5, [r4, #8]
 80038b6:	463e      	mov	r6, r7
 80038b8:	42be      	cmp	r6, r7
 80038ba:	d900      	bls.n	80038be <__ssputs_r+0x72>
 80038bc:	463e      	mov	r6, r7
 80038be:	6820      	ldr	r0, [r4, #0]
 80038c0:	4632      	mov	r2, r6
 80038c2:	4641      	mov	r1, r8
 80038c4:	f000 faa8 	bl	8003e18 <memmove>
 80038c8:	68a3      	ldr	r3, [r4, #8]
 80038ca:	1b9b      	subs	r3, r3, r6
 80038cc:	60a3      	str	r3, [r4, #8]
 80038ce:	6823      	ldr	r3, [r4, #0]
 80038d0:	4433      	add	r3, r6
 80038d2:	6023      	str	r3, [r4, #0]
 80038d4:	2000      	movs	r0, #0
 80038d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038da:	462a      	mov	r2, r5
 80038dc:	f000 fad4 	bl	8003e88 <_realloc_r>
 80038e0:	4606      	mov	r6, r0
 80038e2:	2800      	cmp	r0, #0
 80038e4:	d1e0      	bne.n	80038a8 <__ssputs_r+0x5c>
 80038e6:	6921      	ldr	r1, [r4, #16]
 80038e8:	4650      	mov	r0, sl
 80038ea:	f7ff feb7 	bl	800365c <_free_r>
 80038ee:	230c      	movs	r3, #12
 80038f0:	f8ca 3000 	str.w	r3, [sl]
 80038f4:	89a3      	ldrh	r3, [r4, #12]
 80038f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038fa:	81a3      	strh	r3, [r4, #12]
 80038fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003900:	e7e9      	b.n	80038d6 <__ssputs_r+0x8a>
	...

08003904 <_svfiprintf_r>:
 8003904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003908:	4698      	mov	r8, r3
 800390a:	898b      	ldrh	r3, [r1, #12]
 800390c:	061b      	lsls	r3, r3, #24
 800390e:	b09d      	sub	sp, #116	@ 0x74
 8003910:	4607      	mov	r7, r0
 8003912:	460d      	mov	r5, r1
 8003914:	4614      	mov	r4, r2
 8003916:	d510      	bpl.n	800393a <_svfiprintf_r+0x36>
 8003918:	690b      	ldr	r3, [r1, #16]
 800391a:	b973      	cbnz	r3, 800393a <_svfiprintf_r+0x36>
 800391c:	2140      	movs	r1, #64	@ 0x40
 800391e:	f7ff ff09 	bl	8003734 <_malloc_r>
 8003922:	6028      	str	r0, [r5, #0]
 8003924:	6128      	str	r0, [r5, #16]
 8003926:	b930      	cbnz	r0, 8003936 <_svfiprintf_r+0x32>
 8003928:	230c      	movs	r3, #12
 800392a:	603b      	str	r3, [r7, #0]
 800392c:	f04f 30ff 	mov.w	r0, #4294967295
 8003930:	b01d      	add	sp, #116	@ 0x74
 8003932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003936:	2340      	movs	r3, #64	@ 0x40
 8003938:	616b      	str	r3, [r5, #20]
 800393a:	2300      	movs	r3, #0
 800393c:	9309      	str	r3, [sp, #36]	@ 0x24
 800393e:	2320      	movs	r3, #32
 8003940:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003944:	f8cd 800c 	str.w	r8, [sp, #12]
 8003948:	2330      	movs	r3, #48	@ 0x30
 800394a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003ae8 <_svfiprintf_r+0x1e4>
 800394e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003952:	f04f 0901 	mov.w	r9, #1
 8003956:	4623      	mov	r3, r4
 8003958:	469a      	mov	sl, r3
 800395a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800395e:	b10a      	cbz	r2, 8003964 <_svfiprintf_r+0x60>
 8003960:	2a25      	cmp	r2, #37	@ 0x25
 8003962:	d1f9      	bne.n	8003958 <_svfiprintf_r+0x54>
 8003964:	ebba 0b04 	subs.w	fp, sl, r4
 8003968:	d00b      	beq.n	8003982 <_svfiprintf_r+0x7e>
 800396a:	465b      	mov	r3, fp
 800396c:	4622      	mov	r2, r4
 800396e:	4629      	mov	r1, r5
 8003970:	4638      	mov	r0, r7
 8003972:	f7ff ff6b 	bl	800384c <__ssputs_r>
 8003976:	3001      	adds	r0, #1
 8003978:	f000 80a7 	beq.w	8003aca <_svfiprintf_r+0x1c6>
 800397c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800397e:	445a      	add	r2, fp
 8003980:	9209      	str	r2, [sp, #36]	@ 0x24
 8003982:	f89a 3000 	ldrb.w	r3, [sl]
 8003986:	2b00      	cmp	r3, #0
 8003988:	f000 809f 	beq.w	8003aca <_svfiprintf_r+0x1c6>
 800398c:	2300      	movs	r3, #0
 800398e:	f04f 32ff 	mov.w	r2, #4294967295
 8003992:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003996:	f10a 0a01 	add.w	sl, sl, #1
 800399a:	9304      	str	r3, [sp, #16]
 800399c:	9307      	str	r3, [sp, #28]
 800399e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80039a2:	931a      	str	r3, [sp, #104]	@ 0x68
 80039a4:	4654      	mov	r4, sl
 80039a6:	2205      	movs	r2, #5
 80039a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039ac:	484e      	ldr	r0, [pc, #312]	@ (8003ae8 <_svfiprintf_r+0x1e4>)
 80039ae:	f7fc fc17 	bl	80001e0 <memchr>
 80039b2:	9a04      	ldr	r2, [sp, #16]
 80039b4:	b9d8      	cbnz	r0, 80039ee <_svfiprintf_r+0xea>
 80039b6:	06d0      	lsls	r0, r2, #27
 80039b8:	bf44      	itt	mi
 80039ba:	2320      	movmi	r3, #32
 80039bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80039c0:	0711      	lsls	r1, r2, #28
 80039c2:	bf44      	itt	mi
 80039c4:	232b      	movmi	r3, #43	@ 0x2b
 80039c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80039ca:	f89a 3000 	ldrb.w	r3, [sl]
 80039ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80039d0:	d015      	beq.n	80039fe <_svfiprintf_r+0xfa>
 80039d2:	9a07      	ldr	r2, [sp, #28]
 80039d4:	4654      	mov	r4, sl
 80039d6:	2000      	movs	r0, #0
 80039d8:	f04f 0c0a 	mov.w	ip, #10
 80039dc:	4621      	mov	r1, r4
 80039de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039e2:	3b30      	subs	r3, #48	@ 0x30
 80039e4:	2b09      	cmp	r3, #9
 80039e6:	d94b      	bls.n	8003a80 <_svfiprintf_r+0x17c>
 80039e8:	b1b0      	cbz	r0, 8003a18 <_svfiprintf_r+0x114>
 80039ea:	9207      	str	r2, [sp, #28]
 80039ec:	e014      	b.n	8003a18 <_svfiprintf_r+0x114>
 80039ee:	eba0 0308 	sub.w	r3, r0, r8
 80039f2:	fa09 f303 	lsl.w	r3, r9, r3
 80039f6:	4313      	orrs	r3, r2
 80039f8:	9304      	str	r3, [sp, #16]
 80039fa:	46a2      	mov	sl, r4
 80039fc:	e7d2      	b.n	80039a4 <_svfiprintf_r+0xa0>
 80039fe:	9b03      	ldr	r3, [sp, #12]
 8003a00:	1d19      	adds	r1, r3, #4
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	9103      	str	r1, [sp, #12]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	bfbb      	ittet	lt
 8003a0a:	425b      	neglt	r3, r3
 8003a0c:	f042 0202 	orrlt.w	r2, r2, #2
 8003a10:	9307      	strge	r3, [sp, #28]
 8003a12:	9307      	strlt	r3, [sp, #28]
 8003a14:	bfb8      	it	lt
 8003a16:	9204      	strlt	r2, [sp, #16]
 8003a18:	7823      	ldrb	r3, [r4, #0]
 8003a1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003a1c:	d10a      	bne.n	8003a34 <_svfiprintf_r+0x130>
 8003a1e:	7863      	ldrb	r3, [r4, #1]
 8003a20:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a22:	d132      	bne.n	8003a8a <_svfiprintf_r+0x186>
 8003a24:	9b03      	ldr	r3, [sp, #12]
 8003a26:	1d1a      	adds	r2, r3, #4
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	9203      	str	r2, [sp, #12]
 8003a2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003a30:	3402      	adds	r4, #2
 8003a32:	9305      	str	r3, [sp, #20]
 8003a34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003af8 <_svfiprintf_r+0x1f4>
 8003a38:	7821      	ldrb	r1, [r4, #0]
 8003a3a:	2203      	movs	r2, #3
 8003a3c:	4650      	mov	r0, sl
 8003a3e:	f7fc fbcf 	bl	80001e0 <memchr>
 8003a42:	b138      	cbz	r0, 8003a54 <_svfiprintf_r+0x150>
 8003a44:	9b04      	ldr	r3, [sp, #16]
 8003a46:	eba0 000a 	sub.w	r0, r0, sl
 8003a4a:	2240      	movs	r2, #64	@ 0x40
 8003a4c:	4082      	lsls	r2, r0
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	3401      	adds	r4, #1
 8003a52:	9304      	str	r3, [sp, #16]
 8003a54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a58:	4824      	ldr	r0, [pc, #144]	@ (8003aec <_svfiprintf_r+0x1e8>)
 8003a5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003a5e:	2206      	movs	r2, #6
 8003a60:	f7fc fbbe 	bl	80001e0 <memchr>
 8003a64:	2800      	cmp	r0, #0
 8003a66:	d036      	beq.n	8003ad6 <_svfiprintf_r+0x1d2>
 8003a68:	4b21      	ldr	r3, [pc, #132]	@ (8003af0 <_svfiprintf_r+0x1ec>)
 8003a6a:	bb1b      	cbnz	r3, 8003ab4 <_svfiprintf_r+0x1b0>
 8003a6c:	9b03      	ldr	r3, [sp, #12]
 8003a6e:	3307      	adds	r3, #7
 8003a70:	f023 0307 	bic.w	r3, r3, #7
 8003a74:	3308      	adds	r3, #8
 8003a76:	9303      	str	r3, [sp, #12]
 8003a78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a7a:	4433      	add	r3, r6
 8003a7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a7e:	e76a      	b.n	8003956 <_svfiprintf_r+0x52>
 8003a80:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a84:	460c      	mov	r4, r1
 8003a86:	2001      	movs	r0, #1
 8003a88:	e7a8      	b.n	80039dc <_svfiprintf_r+0xd8>
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	3401      	adds	r4, #1
 8003a8e:	9305      	str	r3, [sp, #20]
 8003a90:	4619      	mov	r1, r3
 8003a92:	f04f 0c0a 	mov.w	ip, #10
 8003a96:	4620      	mov	r0, r4
 8003a98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a9c:	3a30      	subs	r2, #48	@ 0x30
 8003a9e:	2a09      	cmp	r2, #9
 8003aa0:	d903      	bls.n	8003aaa <_svfiprintf_r+0x1a6>
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0c6      	beq.n	8003a34 <_svfiprintf_r+0x130>
 8003aa6:	9105      	str	r1, [sp, #20]
 8003aa8:	e7c4      	b.n	8003a34 <_svfiprintf_r+0x130>
 8003aaa:	fb0c 2101 	mla	r1, ip, r1, r2
 8003aae:	4604      	mov	r4, r0
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e7f0      	b.n	8003a96 <_svfiprintf_r+0x192>
 8003ab4:	ab03      	add	r3, sp, #12
 8003ab6:	9300      	str	r3, [sp, #0]
 8003ab8:	462a      	mov	r2, r5
 8003aba:	4b0e      	ldr	r3, [pc, #56]	@ (8003af4 <_svfiprintf_r+0x1f0>)
 8003abc:	a904      	add	r1, sp, #16
 8003abe:	4638      	mov	r0, r7
 8003ac0:	f3af 8000 	nop.w
 8003ac4:	1c42      	adds	r2, r0, #1
 8003ac6:	4606      	mov	r6, r0
 8003ac8:	d1d6      	bne.n	8003a78 <_svfiprintf_r+0x174>
 8003aca:	89ab      	ldrh	r3, [r5, #12]
 8003acc:	065b      	lsls	r3, r3, #25
 8003ace:	f53f af2d 	bmi.w	800392c <_svfiprintf_r+0x28>
 8003ad2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003ad4:	e72c      	b.n	8003930 <_svfiprintf_r+0x2c>
 8003ad6:	ab03      	add	r3, sp, #12
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	462a      	mov	r2, r5
 8003adc:	4b05      	ldr	r3, [pc, #20]	@ (8003af4 <_svfiprintf_r+0x1f0>)
 8003ade:	a904      	add	r1, sp, #16
 8003ae0:	4638      	mov	r0, r7
 8003ae2:	f000 f879 	bl	8003bd8 <_printf_i>
 8003ae6:	e7ed      	b.n	8003ac4 <_svfiprintf_r+0x1c0>
 8003ae8:	08003f2c 	.word	0x08003f2c
 8003aec:	08003f36 	.word	0x08003f36
 8003af0:	00000000 	.word	0x00000000
 8003af4:	0800384d 	.word	0x0800384d
 8003af8:	08003f32 	.word	0x08003f32

08003afc <_printf_common>:
 8003afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b00:	4616      	mov	r6, r2
 8003b02:	4698      	mov	r8, r3
 8003b04:	688a      	ldr	r2, [r1, #8]
 8003b06:	690b      	ldr	r3, [r1, #16]
 8003b08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	bfb8      	it	lt
 8003b10:	4613      	movlt	r3, r2
 8003b12:	6033      	str	r3, [r6, #0]
 8003b14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003b18:	4607      	mov	r7, r0
 8003b1a:	460c      	mov	r4, r1
 8003b1c:	b10a      	cbz	r2, 8003b22 <_printf_common+0x26>
 8003b1e:	3301      	adds	r3, #1
 8003b20:	6033      	str	r3, [r6, #0]
 8003b22:	6823      	ldr	r3, [r4, #0]
 8003b24:	0699      	lsls	r1, r3, #26
 8003b26:	bf42      	ittt	mi
 8003b28:	6833      	ldrmi	r3, [r6, #0]
 8003b2a:	3302      	addmi	r3, #2
 8003b2c:	6033      	strmi	r3, [r6, #0]
 8003b2e:	6825      	ldr	r5, [r4, #0]
 8003b30:	f015 0506 	ands.w	r5, r5, #6
 8003b34:	d106      	bne.n	8003b44 <_printf_common+0x48>
 8003b36:	f104 0a19 	add.w	sl, r4, #25
 8003b3a:	68e3      	ldr	r3, [r4, #12]
 8003b3c:	6832      	ldr	r2, [r6, #0]
 8003b3e:	1a9b      	subs	r3, r3, r2
 8003b40:	42ab      	cmp	r3, r5
 8003b42:	dc26      	bgt.n	8003b92 <_printf_common+0x96>
 8003b44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003b48:	6822      	ldr	r2, [r4, #0]
 8003b4a:	3b00      	subs	r3, #0
 8003b4c:	bf18      	it	ne
 8003b4e:	2301      	movne	r3, #1
 8003b50:	0692      	lsls	r2, r2, #26
 8003b52:	d42b      	bmi.n	8003bac <_printf_common+0xb0>
 8003b54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003b58:	4641      	mov	r1, r8
 8003b5a:	4638      	mov	r0, r7
 8003b5c:	47c8      	blx	r9
 8003b5e:	3001      	adds	r0, #1
 8003b60:	d01e      	beq.n	8003ba0 <_printf_common+0xa4>
 8003b62:	6823      	ldr	r3, [r4, #0]
 8003b64:	6922      	ldr	r2, [r4, #16]
 8003b66:	f003 0306 	and.w	r3, r3, #6
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	bf02      	ittt	eq
 8003b6e:	68e5      	ldreq	r5, [r4, #12]
 8003b70:	6833      	ldreq	r3, [r6, #0]
 8003b72:	1aed      	subeq	r5, r5, r3
 8003b74:	68a3      	ldr	r3, [r4, #8]
 8003b76:	bf0c      	ite	eq
 8003b78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b7c:	2500      	movne	r5, #0
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	bfc4      	itt	gt
 8003b82:	1a9b      	subgt	r3, r3, r2
 8003b84:	18ed      	addgt	r5, r5, r3
 8003b86:	2600      	movs	r6, #0
 8003b88:	341a      	adds	r4, #26
 8003b8a:	42b5      	cmp	r5, r6
 8003b8c:	d11a      	bne.n	8003bc4 <_printf_common+0xc8>
 8003b8e:	2000      	movs	r0, #0
 8003b90:	e008      	b.n	8003ba4 <_printf_common+0xa8>
 8003b92:	2301      	movs	r3, #1
 8003b94:	4652      	mov	r2, sl
 8003b96:	4641      	mov	r1, r8
 8003b98:	4638      	mov	r0, r7
 8003b9a:	47c8      	blx	r9
 8003b9c:	3001      	adds	r0, #1
 8003b9e:	d103      	bne.n	8003ba8 <_printf_common+0xac>
 8003ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ba8:	3501      	adds	r5, #1
 8003baa:	e7c6      	b.n	8003b3a <_printf_common+0x3e>
 8003bac:	18e1      	adds	r1, r4, r3
 8003bae:	1c5a      	adds	r2, r3, #1
 8003bb0:	2030      	movs	r0, #48	@ 0x30
 8003bb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003bb6:	4422      	add	r2, r4
 8003bb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003bbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003bc0:	3302      	adds	r3, #2
 8003bc2:	e7c7      	b.n	8003b54 <_printf_common+0x58>
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	4622      	mov	r2, r4
 8003bc8:	4641      	mov	r1, r8
 8003bca:	4638      	mov	r0, r7
 8003bcc:	47c8      	blx	r9
 8003bce:	3001      	adds	r0, #1
 8003bd0:	d0e6      	beq.n	8003ba0 <_printf_common+0xa4>
 8003bd2:	3601      	adds	r6, #1
 8003bd4:	e7d9      	b.n	8003b8a <_printf_common+0x8e>
	...

08003bd8 <_printf_i>:
 8003bd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bdc:	7e0f      	ldrb	r7, [r1, #24]
 8003bde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003be0:	2f78      	cmp	r7, #120	@ 0x78
 8003be2:	4691      	mov	r9, r2
 8003be4:	4680      	mov	r8, r0
 8003be6:	460c      	mov	r4, r1
 8003be8:	469a      	mov	sl, r3
 8003bea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003bee:	d807      	bhi.n	8003c00 <_printf_i+0x28>
 8003bf0:	2f62      	cmp	r7, #98	@ 0x62
 8003bf2:	d80a      	bhi.n	8003c0a <_printf_i+0x32>
 8003bf4:	2f00      	cmp	r7, #0
 8003bf6:	f000 80d2 	beq.w	8003d9e <_printf_i+0x1c6>
 8003bfa:	2f58      	cmp	r7, #88	@ 0x58
 8003bfc:	f000 80b9 	beq.w	8003d72 <_printf_i+0x19a>
 8003c00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003c08:	e03a      	b.n	8003c80 <_printf_i+0xa8>
 8003c0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003c0e:	2b15      	cmp	r3, #21
 8003c10:	d8f6      	bhi.n	8003c00 <_printf_i+0x28>
 8003c12:	a101      	add	r1, pc, #4	@ (adr r1, 8003c18 <_printf_i+0x40>)
 8003c14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c18:	08003c71 	.word	0x08003c71
 8003c1c:	08003c85 	.word	0x08003c85
 8003c20:	08003c01 	.word	0x08003c01
 8003c24:	08003c01 	.word	0x08003c01
 8003c28:	08003c01 	.word	0x08003c01
 8003c2c:	08003c01 	.word	0x08003c01
 8003c30:	08003c85 	.word	0x08003c85
 8003c34:	08003c01 	.word	0x08003c01
 8003c38:	08003c01 	.word	0x08003c01
 8003c3c:	08003c01 	.word	0x08003c01
 8003c40:	08003c01 	.word	0x08003c01
 8003c44:	08003d85 	.word	0x08003d85
 8003c48:	08003caf 	.word	0x08003caf
 8003c4c:	08003d3f 	.word	0x08003d3f
 8003c50:	08003c01 	.word	0x08003c01
 8003c54:	08003c01 	.word	0x08003c01
 8003c58:	08003da7 	.word	0x08003da7
 8003c5c:	08003c01 	.word	0x08003c01
 8003c60:	08003caf 	.word	0x08003caf
 8003c64:	08003c01 	.word	0x08003c01
 8003c68:	08003c01 	.word	0x08003c01
 8003c6c:	08003d47 	.word	0x08003d47
 8003c70:	6833      	ldr	r3, [r6, #0]
 8003c72:	1d1a      	adds	r2, r3, #4
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	6032      	str	r2, [r6, #0]
 8003c78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003c80:	2301      	movs	r3, #1
 8003c82:	e09d      	b.n	8003dc0 <_printf_i+0x1e8>
 8003c84:	6833      	ldr	r3, [r6, #0]
 8003c86:	6820      	ldr	r0, [r4, #0]
 8003c88:	1d19      	adds	r1, r3, #4
 8003c8a:	6031      	str	r1, [r6, #0]
 8003c8c:	0606      	lsls	r6, r0, #24
 8003c8e:	d501      	bpl.n	8003c94 <_printf_i+0xbc>
 8003c90:	681d      	ldr	r5, [r3, #0]
 8003c92:	e003      	b.n	8003c9c <_printf_i+0xc4>
 8003c94:	0645      	lsls	r5, r0, #25
 8003c96:	d5fb      	bpl.n	8003c90 <_printf_i+0xb8>
 8003c98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003c9c:	2d00      	cmp	r5, #0
 8003c9e:	da03      	bge.n	8003ca8 <_printf_i+0xd0>
 8003ca0:	232d      	movs	r3, #45	@ 0x2d
 8003ca2:	426d      	negs	r5, r5
 8003ca4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ca8:	4859      	ldr	r0, [pc, #356]	@ (8003e10 <_printf_i+0x238>)
 8003caa:	230a      	movs	r3, #10
 8003cac:	e011      	b.n	8003cd2 <_printf_i+0xfa>
 8003cae:	6821      	ldr	r1, [r4, #0]
 8003cb0:	6833      	ldr	r3, [r6, #0]
 8003cb2:	0608      	lsls	r0, r1, #24
 8003cb4:	f853 5b04 	ldr.w	r5, [r3], #4
 8003cb8:	d402      	bmi.n	8003cc0 <_printf_i+0xe8>
 8003cba:	0649      	lsls	r1, r1, #25
 8003cbc:	bf48      	it	mi
 8003cbe:	b2ad      	uxthmi	r5, r5
 8003cc0:	2f6f      	cmp	r7, #111	@ 0x6f
 8003cc2:	4853      	ldr	r0, [pc, #332]	@ (8003e10 <_printf_i+0x238>)
 8003cc4:	6033      	str	r3, [r6, #0]
 8003cc6:	bf14      	ite	ne
 8003cc8:	230a      	movne	r3, #10
 8003cca:	2308      	moveq	r3, #8
 8003ccc:	2100      	movs	r1, #0
 8003cce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003cd2:	6866      	ldr	r6, [r4, #4]
 8003cd4:	60a6      	str	r6, [r4, #8]
 8003cd6:	2e00      	cmp	r6, #0
 8003cd8:	bfa2      	ittt	ge
 8003cda:	6821      	ldrge	r1, [r4, #0]
 8003cdc:	f021 0104 	bicge.w	r1, r1, #4
 8003ce0:	6021      	strge	r1, [r4, #0]
 8003ce2:	b90d      	cbnz	r5, 8003ce8 <_printf_i+0x110>
 8003ce4:	2e00      	cmp	r6, #0
 8003ce6:	d04b      	beq.n	8003d80 <_printf_i+0x1a8>
 8003ce8:	4616      	mov	r6, r2
 8003cea:	fbb5 f1f3 	udiv	r1, r5, r3
 8003cee:	fb03 5711 	mls	r7, r3, r1, r5
 8003cf2:	5dc7      	ldrb	r7, [r0, r7]
 8003cf4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003cf8:	462f      	mov	r7, r5
 8003cfa:	42bb      	cmp	r3, r7
 8003cfc:	460d      	mov	r5, r1
 8003cfe:	d9f4      	bls.n	8003cea <_printf_i+0x112>
 8003d00:	2b08      	cmp	r3, #8
 8003d02:	d10b      	bne.n	8003d1c <_printf_i+0x144>
 8003d04:	6823      	ldr	r3, [r4, #0]
 8003d06:	07df      	lsls	r7, r3, #31
 8003d08:	d508      	bpl.n	8003d1c <_printf_i+0x144>
 8003d0a:	6923      	ldr	r3, [r4, #16]
 8003d0c:	6861      	ldr	r1, [r4, #4]
 8003d0e:	4299      	cmp	r1, r3
 8003d10:	bfde      	ittt	le
 8003d12:	2330      	movle	r3, #48	@ 0x30
 8003d14:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d18:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d1c:	1b92      	subs	r2, r2, r6
 8003d1e:	6122      	str	r2, [r4, #16]
 8003d20:	f8cd a000 	str.w	sl, [sp]
 8003d24:	464b      	mov	r3, r9
 8003d26:	aa03      	add	r2, sp, #12
 8003d28:	4621      	mov	r1, r4
 8003d2a:	4640      	mov	r0, r8
 8003d2c:	f7ff fee6 	bl	8003afc <_printf_common>
 8003d30:	3001      	adds	r0, #1
 8003d32:	d14a      	bne.n	8003dca <_printf_i+0x1f2>
 8003d34:	f04f 30ff 	mov.w	r0, #4294967295
 8003d38:	b004      	add	sp, #16
 8003d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d3e:	6823      	ldr	r3, [r4, #0]
 8003d40:	f043 0320 	orr.w	r3, r3, #32
 8003d44:	6023      	str	r3, [r4, #0]
 8003d46:	4833      	ldr	r0, [pc, #204]	@ (8003e14 <_printf_i+0x23c>)
 8003d48:	2778      	movs	r7, #120	@ 0x78
 8003d4a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003d4e:	6823      	ldr	r3, [r4, #0]
 8003d50:	6831      	ldr	r1, [r6, #0]
 8003d52:	061f      	lsls	r7, r3, #24
 8003d54:	f851 5b04 	ldr.w	r5, [r1], #4
 8003d58:	d402      	bmi.n	8003d60 <_printf_i+0x188>
 8003d5a:	065f      	lsls	r7, r3, #25
 8003d5c:	bf48      	it	mi
 8003d5e:	b2ad      	uxthmi	r5, r5
 8003d60:	6031      	str	r1, [r6, #0]
 8003d62:	07d9      	lsls	r1, r3, #31
 8003d64:	bf44      	itt	mi
 8003d66:	f043 0320 	orrmi.w	r3, r3, #32
 8003d6a:	6023      	strmi	r3, [r4, #0]
 8003d6c:	b11d      	cbz	r5, 8003d76 <_printf_i+0x19e>
 8003d6e:	2310      	movs	r3, #16
 8003d70:	e7ac      	b.n	8003ccc <_printf_i+0xf4>
 8003d72:	4827      	ldr	r0, [pc, #156]	@ (8003e10 <_printf_i+0x238>)
 8003d74:	e7e9      	b.n	8003d4a <_printf_i+0x172>
 8003d76:	6823      	ldr	r3, [r4, #0]
 8003d78:	f023 0320 	bic.w	r3, r3, #32
 8003d7c:	6023      	str	r3, [r4, #0]
 8003d7e:	e7f6      	b.n	8003d6e <_printf_i+0x196>
 8003d80:	4616      	mov	r6, r2
 8003d82:	e7bd      	b.n	8003d00 <_printf_i+0x128>
 8003d84:	6833      	ldr	r3, [r6, #0]
 8003d86:	6825      	ldr	r5, [r4, #0]
 8003d88:	6961      	ldr	r1, [r4, #20]
 8003d8a:	1d18      	adds	r0, r3, #4
 8003d8c:	6030      	str	r0, [r6, #0]
 8003d8e:	062e      	lsls	r6, r5, #24
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	d501      	bpl.n	8003d98 <_printf_i+0x1c0>
 8003d94:	6019      	str	r1, [r3, #0]
 8003d96:	e002      	b.n	8003d9e <_printf_i+0x1c6>
 8003d98:	0668      	lsls	r0, r5, #25
 8003d9a:	d5fb      	bpl.n	8003d94 <_printf_i+0x1bc>
 8003d9c:	8019      	strh	r1, [r3, #0]
 8003d9e:	2300      	movs	r3, #0
 8003da0:	6123      	str	r3, [r4, #16]
 8003da2:	4616      	mov	r6, r2
 8003da4:	e7bc      	b.n	8003d20 <_printf_i+0x148>
 8003da6:	6833      	ldr	r3, [r6, #0]
 8003da8:	1d1a      	adds	r2, r3, #4
 8003daa:	6032      	str	r2, [r6, #0]
 8003dac:	681e      	ldr	r6, [r3, #0]
 8003dae:	6862      	ldr	r2, [r4, #4]
 8003db0:	2100      	movs	r1, #0
 8003db2:	4630      	mov	r0, r6
 8003db4:	f7fc fa14 	bl	80001e0 <memchr>
 8003db8:	b108      	cbz	r0, 8003dbe <_printf_i+0x1e6>
 8003dba:	1b80      	subs	r0, r0, r6
 8003dbc:	6060      	str	r0, [r4, #4]
 8003dbe:	6863      	ldr	r3, [r4, #4]
 8003dc0:	6123      	str	r3, [r4, #16]
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003dc8:	e7aa      	b.n	8003d20 <_printf_i+0x148>
 8003dca:	6923      	ldr	r3, [r4, #16]
 8003dcc:	4632      	mov	r2, r6
 8003dce:	4649      	mov	r1, r9
 8003dd0:	4640      	mov	r0, r8
 8003dd2:	47d0      	blx	sl
 8003dd4:	3001      	adds	r0, #1
 8003dd6:	d0ad      	beq.n	8003d34 <_printf_i+0x15c>
 8003dd8:	6823      	ldr	r3, [r4, #0]
 8003dda:	079b      	lsls	r3, r3, #30
 8003ddc:	d413      	bmi.n	8003e06 <_printf_i+0x22e>
 8003dde:	68e0      	ldr	r0, [r4, #12]
 8003de0:	9b03      	ldr	r3, [sp, #12]
 8003de2:	4298      	cmp	r0, r3
 8003de4:	bfb8      	it	lt
 8003de6:	4618      	movlt	r0, r3
 8003de8:	e7a6      	b.n	8003d38 <_printf_i+0x160>
 8003dea:	2301      	movs	r3, #1
 8003dec:	4632      	mov	r2, r6
 8003dee:	4649      	mov	r1, r9
 8003df0:	4640      	mov	r0, r8
 8003df2:	47d0      	blx	sl
 8003df4:	3001      	adds	r0, #1
 8003df6:	d09d      	beq.n	8003d34 <_printf_i+0x15c>
 8003df8:	3501      	adds	r5, #1
 8003dfa:	68e3      	ldr	r3, [r4, #12]
 8003dfc:	9903      	ldr	r1, [sp, #12]
 8003dfe:	1a5b      	subs	r3, r3, r1
 8003e00:	42ab      	cmp	r3, r5
 8003e02:	dcf2      	bgt.n	8003dea <_printf_i+0x212>
 8003e04:	e7eb      	b.n	8003dde <_printf_i+0x206>
 8003e06:	2500      	movs	r5, #0
 8003e08:	f104 0619 	add.w	r6, r4, #25
 8003e0c:	e7f5      	b.n	8003dfa <_printf_i+0x222>
 8003e0e:	bf00      	nop
 8003e10:	08003f3d 	.word	0x08003f3d
 8003e14:	08003f4e 	.word	0x08003f4e

08003e18 <memmove>:
 8003e18:	4288      	cmp	r0, r1
 8003e1a:	b510      	push	{r4, lr}
 8003e1c:	eb01 0402 	add.w	r4, r1, r2
 8003e20:	d902      	bls.n	8003e28 <memmove+0x10>
 8003e22:	4284      	cmp	r4, r0
 8003e24:	4623      	mov	r3, r4
 8003e26:	d807      	bhi.n	8003e38 <memmove+0x20>
 8003e28:	1e43      	subs	r3, r0, #1
 8003e2a:	42a1      	cmp	r1, r4
 8003e2c:	d008      	beq.n	8003e40 <memmove+0x28>
 8003e2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e36:	e7f8      	b.n	8003e2a <memmove+0x12>
 8003e38:	4402      	add	r2, r0
 8003e3a:	4601      	mov	r1, r0
 8003e3c:	428a      	cmp	r2, r1
 8003e3e:	d100      	bne.n	8003e42 <memmove+0x2a>
 8003e40:	bd10      	pop	{r4, pc}
 8003e42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e4a:	e7f7      	b.n	8003e3c <memmove+0x24>

08003e4c <_sbrk_r>:
 8003e4c:	b538      	push	{r3, r4, r5, lr}
 8003e4e:	4d06      	ldr	r5, [pc, #24]	@ (8003e68 <_sbrk_r+0x1c>)
 8003e50:	2300      	movs	r3, #0
 8003e52:	4604      	mov	r4, r0
 8003e54:	4608      	mov	r0, r1
 8003e56:	602b      	str	r3, [r5, #0]
 8003e58:	f7fd fdf8 	bl	8001a4c <_sbrk>
 8003e5c:	1c43      	adds	r3, r0, #1
 8003e5e:	d102      	bne.n	8003e66 <_sbrk_r+0x1a>
 8003e60:	682b      	ldr	r3, [r5, #0]
 8003e62:	b103      	cbz	r3, 8003e66 <_sbrk_r+0x1a>
 8003e64:	6023      	str	r3, [r4, #0]
 8003e66:	bd38      	pop	{r3, r4, r5, pc}
 8003e68:	20000288 	.word	0x20000288

08003e6c <memcpy>:
 8003e6c:	440a      	add	r2, r1
 8003e6e:	4291      	cmp	r1, r2
 8003e70:	f100 33ff 	add.w	r3, r0, #4294967295
 8003e74:	d100      	bne.n	8003e78 <memcpy+0xc>
 8003e76:	4770      	bx	lr
 8003e78:	b510      	push	{r4, lr}
 8003e7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e82:	4291      	cmp	r1, r2
 8003e84:	d1f9      	bne.n	8003e7a <memcpy+0xe>
 8003e86:	bd10      	pop	{r4, pc}

08003e88 <_realloc_r>:
 8003e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e8c:	4680      	mov	r8, r0
 8003e8e:	4615      	mov	r5, r2
 8003e90:	460c      	mov	r4, r1
 8003e92:	b921      	cbnz	r1, 8003e9e <_realloc_r+0x16>
 8003e94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e98:	4611      	mov	r1, r2
 8003e9a:	f7ff bc4b 	b.w	8003734 <_malloc_r>
 8003e9e:	b92a      	cbnz	r2, 8003eac <_realloc_r+0x24>
 8003ea0:	f7ff fbdc 	bl	800365c <_free_r>
 8003ea4:	2400      	movs	r4, #0
 8003ea6:	4620      	mov	r0, r4
 8003ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003eac:	f000 f81a 	bl	8003ee4 <_malloc_usable_size_r>
 8003eb0:	4285      	cmp	r5, r0
 8003eb2:	4606      	mov	r6, r0
 8003eb4:	d802      	bhi.n	8003ebc <_realloc_r+0x34>
 8003eb6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003eba:	d8f4      	bhi.n	8003ea6 <_realloc_r+0x1e>
 8003ebc:	4629      	mov	r1, r5
 8003ebe:	4640      	mov	r0, r8
 8003ec0:	f7ff fc38 	bl	8003734 <_malloc_r>
 8003ec4:	4607      	mov	r7, r0
 8003ec6:	2800      	cmp	r0, #0
 8003ec8:	d0ec      	beq.n	8003ea4 <_realloc_r+0x1c>
 8003eca:	42b5      	cmp	r5, r6
 8003ecc:	462a      	mov	r2, r5
 8003ece:	4621      	mov	r1, r4
 8003ed0:	bf28      	it	cs
 8003ed2:	4632      	movcs	r2, r6
 8003ed4:	f7ff ffca 	bl	8003e6c <memcpy>
 8003ed8:	4621      	mov	r1, r4
 8003eda:	4640      	mov	r0, r8
 8003edc:	f7ff fbbe 	bl	800365c <_free_r>
 8003ee0:	463c      	mov	r4, r7
 8003ee2:	e7e0      	b.n	8003ea6 <_realloc_r+0x1e>

08003ee4 <_malloc_usable_size_r>:
 8003ee4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ee8:	1f18      	subs	r0, r3, #4
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	bfbc      	itt	lt
 8003eee:	580b      	ldrlt	r3, [r1, r0]
 8003ef0:	18c0      	addlt	r0, r0, r3
 8003ef2:	4770      	bx	lr

08003ef4 <_init>:
 8003ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ef6:	bf00      	nop
 8003ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003efa:	bc08      	pop	{r3}
 8003efc:	469e      	mov	lr, r3
 8003efe:	4770      	bx	lr

08003f00 <_fini>:
 8003f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f02:	bf00      	nop
 8003f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f06:	bc08      	pop	{r3}
 8003f08:	469e      	mov	lr, r3
 8003f0a:	4770      	bx	lr
