<module name="WKUP_CTRL_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG0_PID" acronym="CFG0_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x20" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1" acronym="CFG0_MMR_CFG1" offset="0x8" width="32" description="">
		<bitfield id="MMR_CFG1_PROXY_EN" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing activated" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS" width="8" begin="7" end="0" resetval="0x255" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAGID" acronym="CFG0_JTAGID" offset="0x14" width="32" description="">
		<bitfield id="JTAGID_VARIANT" width="4" begin="31" end="28" resetval="0x0" description="Used to indicate new PGs" range="31 - 28" rwaccess="R"/> 
		<bitfield id="JTAGID_PARTNO" width="16" begin="27" end="12" resetval="0x47998" description="Part number for boundary scan" range="27 - 12" rwaccess="R"/> 
		<bitfield id="JTAGID_MFG" width="11" begin="11" end="1" resetval="0x23" description="Indicates manufacturer" range="11 - 1" rwaccess="R"/> 
		<bitfield id="JTAGID_LSB" width="1" begin="0" end="0" resetval="0x1" description="Always 1" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAG_USER_ID" acronym="CFG0_JTAG_USER_ID" offset="0x18" width="32" description="">
		<bitfield id="JTAG_USER_ID_USERCODE" width="32" begin="31" end="0" resetval="0x0" description="Device information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_DEVSTAT" acronym="CFG0_MAIN_DEVSTAT" offset="0x30" width="32" description="">
		<bitfield id="MAIN_DEVSTAT_BOOTMODE" width="16" begin="15" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_BOOTCFG" acronym="CFG0_MAIN_BOOTCFG" offset="0x34" width="32" description="">
		<bitfield id="MAIN_BOOTCFG_BOOTMODE" width="16" begin="15" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media as latched at PORz" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_BOOT_PROGRESS" acronym="CFG0_BOOT_PROGRESS" offset="0x44" width="32" description="">
		<bitfield id="BOOT_PROGRESS_PROGRESS" width="32" begin="31" end="0" resetval="0x0" description="Written by ROM to indicate boot progression.  Values and their meaning are determined by the ROM." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE0" acronym="CFG0_DEVICE_FEATURE0" offset="0x60" width="32" description="">
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE3" width="1" begin="3" end="3" resetval="0x0" description="MPU Cluster0 Core 3 is activated when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE2" width="1" begin="2" end="2" resetval="0x0" description="MPU Cluster0 Core 2 is activated when set" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE1" width="1" begin="1" end="1" resetval="0x0" description="MPU Cluster0 Core 1 is activated when set" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE0" width="1" begin="0" end="0" resetval="0x0" description="MPU Cluster0 Core 0 is activated when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE1" acronym="CFG0_DEVICE_FEATURE1" offset="0x64" width="32" description="">
		<bitfield id="DEVICE_FEATURE1_GPU" width="1" begin="12" end="12" resetval="0x0" description="GPU is activated when set" range="12" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE2" acronym="CFG0_DEVICE_FEATURE2" offset="0x68" width="32" description="">
		<bitfield id="DEVICE_FEATURE2_CRYPTO_SM_EN" width="1" begin="11" end="11" resetval="0x0" description="SA3SS Crypto Module SM2, SM3, SM4 activated" range="11" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_PKA_EN" width="1" begin="10" end="10" resetval="0x0" description="SA3SS Crypto Module PKA activated" range="10" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_ENCR_EN" width="1" begin="9" end="9" resetval="0x0" description="SA3SS Crypto Module AES/3DES/DBRG activated" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_SHA_EN" width="1" begin="8" end="8" resetval="0x0" description="SA3SS Crypto Module SHA/MD5 activated" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_AES_AUTH_EN" width="1" begin="7" end="7" resetval="0x0" description="AES authentication is activated in FlashSS and SMS when set" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MCAN_FD_MODE" width="1" begin="0" end="0" resetval="0x0" description="FD mode is supported on all MCAN when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE3" acronym="CFG0_DEVICE_FEATURE3" offset="0x6C" width="32" description="">
		<bitfield id="DEVICE_FEATURE3_ICSS_M0" width="1" begin="18" end="18" resetval="0x0" description="ICSSM0 is activated when set" range="18" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE6" acronym="CFG0_DEVICE_FEATURE6" offset="0x78" width="32" description="">
		<bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="Main Domain Reserved 2 LPSC is activated when set" range="26" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0x0" description="Main Domain Reserved 1 LPSC is activated when set" range="25" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Main Domain Reserved 0 LPSC is activated when set" range="24" rwaccess="N/A"/> 
		<bitfield id="DEVICE_FEATURE6_SPARE1" width="1" begin="17" end="17" resetval="0x0" description="Spare1 LPSC is activated when set" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_SPARE0" width="1" begin="16" end="16" resetval="0x0" description="Spare0 LPSC is activated when set" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_SA3_UL" width="1" begin="5" end="5" resetval="0x0" description="SA3SS domain security accelerator is activated when set" range="5" rwaccess="R"/>
	</register>
	<register id="CFG0_MAC_ID0" acronym="CFG0_MAC_ID0" offset="0x200" width="32" description="">
		<bitfield id="MAC_ID0_MACID_LO" width="32" begin="31" end="0" resetval="0x0" description="32 lsbs of MAC address" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAC_ID1" acronym="CFG0_MAC_ID1" offset="0x204" width="32" description="">
		<bitfield id="MAC_ID1_MACID_HI" width="16" begin="15" end="0" resetval="0x0" description="16 msbs of MAC address" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID0" acronym="CFG0_USB_DEVICE_ID0" offset="0x220" width="32" description="">
		<bitfield id="USB_DEVICE_ID0_ID0" width="32" begin="31" end="0" resetval="0x1634010193" description="ROM can optionally update this register with a 32 bit value from Customer OTP." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID1" acronym="CFG0_USB_DEVICE_ID1" offset="0x224" width="32" description="">
		<bitfield id="USB_DEVICE_ID1_ID1" width="32" begin="31" end="0" resetval="0x1634010193" description="ROM can optionally update this register with a 32 bit value from Customer OTP." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GP_SW0" acronym="CFG0_GP_SW0" offset="0x230" width="32" description="">
		<bitfield id="GP_SW0_VAL" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW1" acronym="CFG0_GP_SW1" offset="0x234" width="32" description="">
		<bitfield id="GP_SW1_VAL" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW2" acronym="CFG0_GP_SW2" offset="0x238" width="32" description="">
		<bitfield id="GP_SW2_VAL" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW3" acronym="CFG0_GP_SW3" offset="0x23C" width="32" description="">
		<bitfield id="GP_SW3_VAL" width="4" begin="3" end="0" resetval="0x0" description="general purpose value" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CBA_ERR_STAT" acronym="CFG0_CBA_ERR_STAT" offset="0x270" width="32" description="">
		<bitfield id="CBA_ERR_STAT_DBG_CBA_ERR" width="1" begin="31" end="31" resetval="0x0" description="Access Error from Main Debug CBASS" range="31" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_WKUP_DM_CBA_ERR" width="1" begin="25" end="25" resetval="0x0" description="Access Error from Wkup Device Manager CBASS" range="25" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_WKUP_SAFE_CBA_ERR" width="1" begin="24" end="24" resetval="0x0" description="Access Error from Wkup Safe CBASS" range="24" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MCU_CBA_ERR" width="1" begin="20" end="20" resetval="0x0" description="Access Error from MCU CBASS" range="20" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_IPCSS_CBA_ERR" width="1" begin="13" end="13" resetval="0x0" description="Access Error from Main IPCSS CBASS" range="13" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_MCASP_CBA_ERR" width="1" begin="12" end="12" resetval="0x0" description="Access Error from Main McASP CBASS" range="12" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_MISC_PERI_CBA_ERR" width="1" begin="11" end="11" resetval="0x0" description="Access Errror from Main Misc. Peripheral CBASS" range="11" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_FW_CBA_ERR" width="1" begin="5" end="5" resetval="0x0" description="Access Error from Main Firewall CBASS" range="5" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_DATA_CBA_ERR" width="1" begin="4" end="4" resetval="0x0" description="Access Error from Main Data CBASS" range="4" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_CENTRAL_CBA_ERR" width="1" begin="3" end="3" resetval="0x0" description="Access Error from Main Central CBASS" range="3" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_INFRA_CBA_ERR" width="1" begin="0" end="0" resetval="0x0" description="Access Error from Main Infrastructure CBASS" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_ACCESS_ERR_STAT" acronym="CFG0_ACCESS_ERR_STAT" offset="0x280" width="32" description="">
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN9" width="1" begin="9" end="9" resetval="0x0" description="Access Error Detected in MCU PadCfg MMR" range="9" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN8" width="1" begin="8" end="8" resetval="0x0" description="Access Error Detected in MCU Ctrl MMR" range="8" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN4" width="1" begin="4" end="4" resetval="0x0" description="Access Error Detected in MAIN PadCfg MMR" range="4" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN3" width="1" begin="3" end="3" resetval="0x0" description="Access Error Detected in MAIN Ctrl MMR" range="3" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN0" width="1" begin="0" end="0" resetval="0x0" description="Access Error Detected in WKUP Ctrl MMR" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK0_KICK0" acronym="CFG0_LOCK0_KICK0" offset="0x1008" width="32" description="">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1" acronym="CFG0_LOCK0_KICK1" offset="0x100C" width="32" description="">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status" acronym="CFG0_intr_raw_status" offset="0x1010" width="32" description="">
		<bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear" acronym="CFG0_intr_enabled_status_clear" offset="0x1014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable" acronym="CFG0_intr_enable" offset="0x1018" width="32" description="">
		<bitfield id="PROXY_ERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear" acronym="CFG0_intr_enable_clear" offset="0x101C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi" acronym="CFG0_eoi" offset="0x1020" width="32" description="">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address" acronym="CFG0_fault_address" offset="0x1024" width="32" description="">
		<bitfield id="FAULT_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status" acronym="CFG0_fault_type_status" offset="0x1028" width="32" description="">
		<bitfield id="FAULT_NS" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status" acronym="CFG0_fault_attr_status" offset="0x102C" width="32" description="">
		<bitfield id="FAULT_XID" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear" acronym="CFG0_fault_clear" offset="0x1030" width="32" description="">
		<bitfield id="FAULT_CLR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0_READONLY" acronym="CFG0_CLAIMREG_P0_R0_READONLY" offset="0x1100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1_READONLY" acronym="CFG0_CLAIMREG_P0_R1_READONLY" offset="0x1104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2_READONLY" acronym="CFG0_CLAIMREG_P0_R2_READONLY" offset="0x1108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3_READONLY" acronym="CFG0_CLAIMREG_P0_R3_READONLY" offset="0x110C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4_READONLY" acronym="CFG0_CLAIMREG_P0_R4_READONLY" offset="0x1110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5_READONLY" acronym="CFG0_CLAIMREG_P0_R5_READONLY" offset="0x1114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R6_READONLY" acronym="CFG0_CLAIMREG_P0_R6_READONLY" offset="0x1118" width="32" description="">
		<bitfield id="CLAIMREG_P0_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PID_PROXY" acronym="CFG0_PID_PROXY" offset="0x2000" width="32" description="">
		<bitfield id="PID_MSB16_PROXY" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC_PROXY" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR_PROXY" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM_PROXY" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR_PROXY" width="6" begin="5" end="0" resetval="0x20" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1_PROXY" acronym="CFG0_MMR_CFG1_PROXY" offset="0x2008" width="32" description="">
		<bitfield id="MMR_CFG1_PROXY_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing activated" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS_PROXY" width="8" begin="7" end="0" resetval="0x255" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAGID_PROXY" acronym="CFG0_JTAGID_PROXY" offset="0x2014" width="32" description="">
		<bitfield id="JTAGID_VARIANT_PROXY" width="4" begin="31" end="28" resetval="0x0" description="Used to indicate new PGs" range="31 - 28" rwaccess="R"/> 
		<bitfield id="JTAGID_PARTNO_PROXY" width="16" begin="27" end="12" resetval="0x47998" description="Part number for boundary scan" range="27 - 12" rwaccess="R"/> 
		<bitfield id="JTAGID_MFG_PROXY" width="11" begin="11" end="1" resetval="0x23" description="Indicates manufacturer" range="11 - 1" rwaccess="R"/> 
		<bitfield id="JTAGID_LSB_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Always 1" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_JTAG_USER_ID_PROXY" acronym="CFG0_JTAG_USER_ID_PROXY" offset="0x2018" width="32" description="">
		<bitfield id="JTAG_USER_ID_USERCODE_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Device information" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_DEVSTAT_PROXY" acronym="CFG0_MAIN_DEVSTAT_PROXY" offset="0x2030" width="32" description="">
		<bitfield id="MAIN_DEVSTAT_BOOTMODE_PROXY" width="16" begin="15" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_BOOTCFG_PROXY" acronym="CFG0_MAIN_BOOTCFG_PROXY" offset="0x2034" width="32" description="">
		<bitfield id="MAIN_BOOTCFG_BOOTMODE_PROXY" width="16" begin="15" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media as latched at PORz" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_BOOT_PROGRESS_PROXY" acronym="CFG0_BOOT_PROGRESS_PROXY" offset="0x2044" width="32" description="">
		<bitfield id="BOOT_PROGRESS_PROGRESS_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Written by ROM to indicate boot progression.  Values and their meaning are determined by the ROM." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE0_PROXY" acronym="CFG0_DEVICE_FEATURE0_PROXY" offset="0x2060" width="32" description="">
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="MPU Cluster0 Core 3 is activated when set" range="3" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MPU Cluster0 Core 2 is activated when set" range="2" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MPU Cluster0 Core 1 is activated when set" range="1" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE0_MPU_CLUSTER0_CORE0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MPU Cluster0 Core 0 is activated when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE1_PROXY" acronym="CFG0_DEVICE_FEATURE1_PROXY" offset="0x2064" width="32" description="">
		<bitfield id="DEVICE_FEATURE1_GPU_PROXY" width="1" begin="12" end="12" resetval="0x0" description="GPU is activated when set" range="12" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE2_PROXY" acronym="CFG0_DEVICE_FEATURE2_PROXY" offset="0x2068" width="32" description="">
		<bitfield id="DEVICE_FEATURE2_CRYPTO_SM_EN_PROXY" width="1" begin="11" end="11" resetval="0x0" description="SA3SS Crypto Module SM2, SM3, SM4 activated" range="11" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_PKA_EN_PROXY" width="1" begin="10" end="10" resetval="0x0" description="SA3SS Crypto Module PKA activated" range="10" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_ENCR_EN_PROXY" width="1" begin="9" end="9" resetval="0x0" description="SA3SS Crypto Module AES/3DES/DBRG activated" range="9" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_CRYPTO_SHA_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="SA3SS Crypto Module SHA/MD5 activated" range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_AES_AUTH_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="AES authentication is activated in FlashSS and SMS when set" range="7" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE2_MCAN_FD_MODE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="FD mode is supported on all MCAN when set" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE3_PROXY" acronym="CFG0_DEVICE_FEATURE3_PROXY" offset="0x206C" width="32" description="">
		<bitfield id="DEVICE_FEATURE3_ICSS_M0_PROXY" width="1" begin="18" end="18" resetval="0x0" description="ICSSM0 is activated when set" range="18" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_FEATURE6_PROXY" acronym="CFG0_DEVICE_FEATURE6_PROXY" offset="0x2078" width="32" description="">
		<bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="Main Domain Reserved 2 LPSC is activated when set" range="26" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0x0" description="Main Domain Reserved 1 LPSC is activated when set" range="25" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Main Domain Reserved 0 LPSC is activated when set" range="24" rwaccess="N/A"/> 
		<bitfield id="DEVICE_FEATURE6_SPARE1_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Spare1 LPSC is activated when set" range="17" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_SPARE0_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Spare0 LPSC is activated when set" range="16" rwaccess="R"/> 
		<bitfield id="DEVICE_FEATURE6_SA3_UL_PROXY" width="1" begin="5" end="5" resetval="0x0" description="SA3SS domain security accelerator is activated when set" range="5" rwaccess="R"/>
	</register>
	<register id="CFG0_MAC_ID0_PROXY" acronym="CFG0_MAC_ID0_PROXY" offset="0x2200" width="32" description="">
		<bitfield id="MAC_ID0_MACID_LO_PROXY" width="32" begin="31" end="0" resetval="0x0" description="32 lsbs of MAC address" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAC_ID1_PROXY" acronym="CFG0_MAC_ID1_PROXY" offset="0x2204" width="32" description="">
		<bitfield id="MAC_ID1_MACID_HI_PROXY" width="16" begin="15" end="0" resetval="0x0" description="16 msbs of MAC address" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID0_PROXY" acronym="CFG0_USB_DEVICE_ID0_PROXY" offset="0x2220" width="32" description="">
		<bitfield id="USB_DEVICE_ID0_ID0_PROXY" width="32" begin="31" end="0" resetval="0x1634010193" description="ROM can optionally update this register with a 32 bit value from Customer OTP." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID1_PROXY" acronym="CFG0_USB_DEVICE_ID1_PROXY" offset="0x2224" width="32" description="">
		<bitfield id="USB_DEVICE_ID1_ID1_PROXY" width="32" begin="31" end="0" resetval="0x1634010193" description="ROM can optionally update this register with a 32 bit value from Customer OTP." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GP_SW0_PROXY" acronym="CFG0_GP_SW0_PROXY" offset="0x2230" width="32" description="">
		<bitfield id="GP_SW0_VAL_PROXY" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW1_PROXY" acronym="CFG0_GP_SW1_PROXY" offset="0x2234" width="32" description="">
		<bitfield id="GP_SW1_VAL_PROXY" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW2_PROXY" acronym="CFG0_GP_SW2_PROXY" offset="0x2238" width="32" description="">
		<bitfield id="GP_SW2_VAL_PROXY" width="32" begin="31" end="0" resetval="0x0" description="general purpose value" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GP_SW3_PROXY" acronym="CFG0_GP_SW3_PROXY" offset="0x223C" width="32" description="">
		<bitfield id="GP_SW3_VAL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="general purpose value" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CBA_ERR_STAT_PROXY" acronym="CFG0_CBA_ERR_STAT_PROXY" offset="0x2270" width="32" description="">
		<bitfield id="CBA_ERR_STAT_DBG_CBA_ERR_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Access Error from Main Debug CBASS" range="31" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_WKUP_DM_CBA_ERR_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Access Error from Wkup Device Manager CBASS" range="25" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_WKUP_SAFE_CBA_ERR_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Access Error from Wkup Safe CBASS" range="24" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MCU_CBA_ERR_PROXY" width="1" begin="20" end="20" resetval="0x0" description="Access Error from MCU CBASS" range="20" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_IPCSS_CBA_ERR_PROXY" width="1" begin="13" end="13" resetval="0x0" description="Access Error from Main IPCSS CBASS" range="13" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_MCASP_CBA_ERR_PROXY" width="1" begin="12" end="12" resetval="0x0" description="Access Error from Main McASP CBASS" range="12" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_MISC_PERI_CBA_ERR_PROXY" width="1" begin="11" end="11" resetval="0x0" description="Access Errror from Main Misc. Peripheral CBASS" range="11" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_FW_CBA_ERR_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Access Error from Main Firewall CBASS" range="5" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_DATA_CBA_ERR_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Access Error from Main Data CBASS" range="4" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_CENTRAL_CBA_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Access Error from Main Central CBASS" range="3" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MAIN_INFRA_CBA_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Access Error from Main Infrastructure CBASS" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_ACCESS_ERR_STAT_PROXY" acronym="CFG0_ACCESS_ERR_STAT_PROXY" offset="0x2280" width="32" description="">
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN9_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Access Error Detected in MCU PadCfg MMR" range="9" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN8_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Access Error Detected in MCU Ctrl MMR" range="8" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN4_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Access Error Detected in MAIN PadCfg MMR" range="4" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Access Error Detected in MAIN Ctrl MMR" range="3" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Access Error Detected in WKUP Ctrl MMR" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK0_KICK0_PROXY" acronym="CFG0_LOCK0_KICK0_PROXY" offset="0x3008" width="32" description="">
		<bitfield id="LOCK0_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1_PROXY" acronym="CFG0_LOCK0_KICK1_PROXY" offset="0x300C" width="32" description="">
		<bitfield id="LOCK0_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status_PROXY" acronym="CFG0_intr_raw_status_PROXY" offset="0x3010" width="32" description="">
		<bitfield id="PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear_PROXY" acronym="CFG0_intr_enabled_status_clear_PROXY" offset="0x3014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable_PROXY" acronym="CFG0_intr_enable_PROXY" offset="0x3018" width="32" description="">
		<bitfield id="PROXY_ERR_EN_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear_PROXY" acronym="CFG0_intr_enable_clear_PROXY" offset="0x301C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi_PROXY" acronym="CFG0_eoi_PROXY" offset="0x3020" width="32" description="">
		<bitfield id="EOI_VECTOR_PROXY" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address_PROXY" acronym="CFG0_fault_address_PROXY" offset="0x3024" width="32" description="">
		<bitfield id="FAULT_ADDR_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status_PROXY" acronym="CFG0_fault_type_status_PROXY" offset="0x3028" width="32" description="">
		<bitfield id="FAULT_NS_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status_PROXY" acronym="CFG0_fault_attr_status_PROXY" offset="0x302C" width="32" description="">
		<bitfield id="FAULT_XID_PROXY" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID_PROXY" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear_PROXY" acronym="CFG0_fault_clear_PROXY" offset="0x3030" width="32" description="">
		<bitfield id="FAULT_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0" acronym="CFG0_CLAIMREG_P0_R0" offset="0x3100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1" acronym="CFG0_CLAIMREG_P0_R1" offset="0x3104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2" acronym="CFG0_CLAIMREG_P0_R2" offset="0x3108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3" acronym="CFG0_CLAIMREG_P0_R3" offset="0x310C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4" acronym="CFG0_CLAIMREG_P0_R4" offset="0x3110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5" acronym="CFG0_CLAIMREG_P0_R5" offset="0x3114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R6" acronym="CFG0_CLAIMREG_P0_R6" offset="0x3118" width="32" description="">
		<bitfield id="CLAIMREG_P0_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_PHY_CTRL" acronym="CFG0_USB0_PHY_CTRL" offset="0x4008" width="32" description="">
		<bitfield id="USB0_PHY_CTRL_CORE_VOLTAGE" width="1" begin="31" end="31" resetval="0x1" description="Selects the USB PHY Core Voltage 0 - Core Voltage is 0.85V 1 - Core Voltage is 0.75V/0.80V" range="31" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_PLL_REF_SEL" width="4" begin="3" end="0" resetval="0x4" description="Indicates the frequency of the REF_CLOCK input used by the USB PLL.  This value should be set to match the frequency of the USB0 input clock, as selected by the USB0_CLKSEL register Field values (others are reserved): 4'b0000 - 9.6 MHz 4'b0001 - 10  MHz 4'b0010 - 12 MHz 4'b0011 - 19.2 MHZ 4'b0100 - 20 MHz 4'b0101 - 24 MHz 4'b0110 - 25 MHz 4'b0111 - 26 MHz 4'b1000 - 38.4 MHz 4'b1001 - 40 MHz 4'b1010 - 48 MHz 4'b1011 - 50 MHz 4'b1100 - 52 MHz" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB1_PHY_CTRL" acronym="CFG0_USB1_PHY_CTRL" offset="0x4018" width="32" description="">
		<bitfield id="USB1_PHY_CTRL_CORE_VOLTAGE" width="1" begin="31" end="31" resetval="0x1" description="Selects the USB PHY Core Voltage 0 - Core Voltage is 0.85V 1 - Core Voltage is 0.75V/0.80V" range="31" rwaccess="R/W"/> 
		<bitfield id="USB1_PHY_CTRL_PLL_REF_SEL" width="4" begin="3" end="0" resetval="0x4" description="Indicates the frequency of the REF_CLOCK input used by the USB PLL.  This value should be set to match the frequency of the USB1 input clock, as selected by the USB1_CLKSEL register Field values (others are reserved): 4'b0000 - 9.6 MHz 4'b0001 - 10  MHz 4'b0010 - 12 MHz 4'b0011 - 19.2 MHZ 4'b0100 - 20 MHz 4'b0101 - 24 MHz 4'b0110 - 25 MHz 4'b0111 - 26 MHz 4'b1000 - 38.4 MHz 4'b1001 - 40 MHz 4'b1010 - 48 MHz 4'b1011 - 50 MHz 4'b1100 - 52 MHz" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SDIO0_CTRL" acronym="CFG0_SDIO0_CTRL" offset="0x41B4" width="32" description="">
		<bitfield id="SDIO0_CTRL_DRV_STR" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SDIO1_CTRL" acronym="CFG0_SDIO1_CTRL" offset="0x41B8" width="32" description="">
		<bitfield id="SDIO1_CTRL_DRV_STR" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SDIO2_CTRL" acronym="CFG0_SDIO2_CTRL" offset="0x41BC" width="32" description="">
		<bitfield id="SDIO2_CTRL_DRV_STR" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_TIMER1_CTRL" acronym="CFG0_WKUP_TIMER1_CTRL" offset="0x4204" width="32" description="">
		<bitfield id="WKUP_TIMER1_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER1 to TIMER0" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_I2C0_CTRL" acronym="CFG0_WKUP_I2C0_CTRL" offset="0x42E0" width="32" description="">
		<bitfield id="WKUP_I2C0_CTRL_HS_MCS_EN" width="1" begin="0" end="0" resetval="0x0" description="HS Mode controller current source activate. When set, activates the current-source pull-up on the SCL output.  Only one controller on the I2C bus should activate SCL current sourcing." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TOG_STAT" acronym="CFG0_TOG_STAT" offset="0x4610" width="32" description="">
		<bitfield id="TOG_STAT_SLV_TOG_STAT" width="2" begin="16" end="15" resetval="0x0" description="Error Status of Target Timeout Gaskets slv_tog_statundefined - Error status of mcu2central timeout gasket slv_tog_statundefined - Error status of mcu2dm timeout gasket" range="16 - 15" rwaccess="R"/> 
		<bitfield id="TOG_STAT_MST_TOG_STAT" width="2" begin="1" end="0" resetval="0x0" description="Error Status of Controller Timeout Gaskets mst_tog_statundefined - Error status of  central2mcu timeout gasket mst_tog_statundefined - Error status of dm2ws timeout gasket" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK1_KICK0" acronym="CFG0_LOCK1_KICK0" offset="0x5008" width="32" description="">
		<bitfield id="LOCK1_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1" acronym="CFG0_LOCK1_KICK1" offset="0x500C" width="32" description="">
		<bitfield id="LOCK1_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0_READONLY" acronym="CFG0_CLAIMREG_P1_R0_READONLY" offset="0x5100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1_READONLY" acronym="CFG0_CLAIMREG_P1_R1_READONLY" offset="0x5104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2_READONLY" acronym="CFG0_CLAIMREG_P1_R2_READONLY" offset="0x5108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3_READONLY" acronym="CFG0_CLAIMREG_P1_R3_READONLY" offset="0x510C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4_READONLY" acronym="CFG0_CLAIMREG_P1_R4_READONLY" offset="0x5110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5_READONLY" acronym="CFG0_CLAIMREG_P1_R5_READONLY" offset="0x5114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6_READONLY" acronym="CFG0_CLAIMREG_P1_R6_READONLY" offset="0x5118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7_READONLY" acronym="CFG0_CLAIMREG_P1_R7_READONLY" offset="0x511C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8_READONLY" acronym="CFG0_CLAIMREG_P1_R8_READONLY" offset="0x5120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9_READONLY" acronym="CFG0_CLAIMREG_P1_R9_READONLY" offset="0x5124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10_READONLY" acronym="CFG0_CLAIMREG_P1_R10_READONLY" offset="0x5128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11_READONLY" acronym="CFG0_CLAIMREG_P1_R11_READONLY" offset="0x512C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12_READONLY" acronym="CFG0_CLAIMREG_P1_R12_READONLY" offset="0x5130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_USB0_PHY_CTRL_PROXY" acronym="CFG0_USB0_PHY_CTRL_PROXY" offset="0x6008" width="32" description="">
		<bitfield id="USB0_PHY_CTRL_CORE_VOLTAGE_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Selects the USB PHY Core Voltage 0 - Core Voltage is 0.85V 1 - Core Voltage is 0.75V/0.80V" range="31" rwaccess="R/W"/> 
		<bitfield id="USB0_PHY_CTRL_PLL_REF_SEL_PROXY" width="4" begin="3" end="0" resetval="0x4" description="Indicates the frequency of the REF_CLOCK input used by the USB PLL.  This value should be set to match the frequency of the USB0 input clock, as selected by the USB0_CLKSEL register Field values (others are reserved): 4'b0000 - 9.6 MHz 4'b0001 - 10  MHz 4'b0010 - 12 MHz 4'b0011 - 19.2 MHZ 4'b0100 - 20 MHz 4'b0101 - 24 MHz 4'b0110 - 25 MHz 4'b0111 - 26 MHz 4'b1000 - 38.4 MHz 4'b1001 - 40 MHz 4'b1010 - 48 MHz 4'b1011 - 50 MHz 4'b1100 - 52 MHz" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB1_PHY_CTRL_PROXY" acronym="CFG0_USB1_PHY_CTRL_PROXY" offset="0x6018" width="32" description="">
		<bitfield id="USB1_PHY_CTRL_CORE_VOLTAGE_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Selects the USB PHY Core Voltage 0 - Core Voltage is 0.85V 1 - Core Voltage is 0.75V/0.80V" range="31" rwaccess="R/W"/> 
		<bitfield id="USB1_PHY_CTRL_PLL_REF_SEL_PROXY" width="4" begin="3" end="0" resetval="0x4" description="Indicates the frequency of the REF_CLOCK input used by the USB PLL.  This value should be set to match the frequency of the USB1 input clock, as selected by the USB1_CLKSEL register Field values (others are reserved): 4'b0000 - 9.6 MHz 4'b0001 - 10  MHz 4'b0010 - 12 MHz 4'b0011 - 19.2 MHZ 4'b0100 - 20 MHz 4'b0101 - 24 MHz 4'b0110 - 25 MHz 4'b0111 - 26 MHz 4'b1000 - 38.4 MHz 4'b1001 - 40 MHz 4'b1010 - 48 MHz 4'b1011 - 50 MHz 4'b1100 - 52 MHz" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SDIO0_CTRL_PROXY" acronym="CFG0_SDIO0_CTRL_PROXY" offset="0x61B4" width="32" description="">
		<bitfield id="SDIO0_CTRL_DRV_STR_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SDIO1_CTRL_PROXY" acronym="CFG0_SDIO1_CTRL_PROXY" offset="0x61B8" width="32" description="">
		<bitfield id="SDIO1_CTRL_DRV_STR_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SDIO2_CTRL_PROXY" acronym="CFG0_SDIO2_CTRL_PROXY" offset="0x61BC" width="32" description="">
		<bitfield id="SDIO2_CTRL_DRV_STR_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_TIMER1_CTRL_PROXY" acronym="CFG0_WKUP_TIMER1_CTRL_PROXY" offset="0x6204" width="32" description="">
		<bitfield id="WKUP_TIMER1_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER1 to TIMER0" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_I2C0_CTRL_PROXY" acronym="CFG0_WKUP_I2C0_CTRL_PROXY" offset="0x62E0" width="32" description="">
		<bitfield id="WKUP_I2C0_CTRL_HS_MCS_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="HS Mode controller current source activate. When set, activates the current-source pull-up on the SCL output.  Only one controller on the I2C bus should activate SCL current sourcing." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TOG_STAT_PROXY" acronym="CFG0_TOG_STAT_PROXY" offset="0x6610" width="32" description="">
		<bitfield id="TOG_STAT_SLV_TOG_STAT_PROXY" width="2" begin="16" end="15" resetval="0x0" description="Error Status of Target Timeout Gaskets slv_tog_statundefined - Error status of mcu2central timeout gasket slv_tog_statundefined - Error status of mcu2dm timeout gasket" range="16 - 15" rwaccess="R"/> 
		<bitfield id="TOG_STAT_MST_TOG_STAT_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Error Status of Controller Timeout Gaskets mst_tog_statundefined - Error status of  central2mcu timeout gasket mst_tog_statundefined - Error status of dm2ws timeout gasket" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK1_KICK0_PROXY" acronym="CFG0_LOCK1_KICK0_PROXY" offset="0x7008" width="32" description="">
		<bitfield id="LOCK1_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1_PROXY" acronym="CFG0_LOCK1_KICK1_PROXY" offset="0x700C" width="32" description="">
		<bitfield id="LOCK1_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0" acronym="CFG0_CLAIMREG_P1_R0" offset="0x7100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1" acronym="CFG0_CLAIMREG_P1_R1" offset="0x7104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2" acronym="CFG0_CLAIMREG_P1_R2" offset="0x7108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3" acronym="CFG0_CLAIMREG_P1_R3" offset="0x710C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4" acronym="CFG0_CLAIMREG_P1_R4" offset="0x7110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5" acronym="CFG0_CLAIMREG_P1_R5" offset="0x7114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6" acronym="CFG0_CLAIMREG_P1_R6" offset="0x7118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7" acronym="CFG0_CLAIMREG_P1_R7" offset="0x711C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8" acronym="CFG0_CLAIMREG_P1_R8" offset="0x7120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9" acronym="CFG0_CLAIMREG_P1_R9" offset="0x7124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10" acronym="CFG0_CLAIMREG_P1_R10" offset="0x7128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11" acronym="CFG0_CLAIMREG_P1_R11" offset="0x712C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12" acronym="CFG0_CLAIMREG_P1_R12" offset="0x7130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_CLKSEL" acronym="CFG0_WKUP_CLKSEL" offset="0x8010" width="32" description="">
		<bitfield id="WKUP_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects Clock Source for Wakeup Domain (Device Manager and Peripherals) Field values (others are reserved): 1'b0 - MAIN_PLL0_HSDIV4_CLKOUT0 (HSM_DM_CLK) 1'b1 - MCU_PLL0_HSDIV0_CKLOUT (MCU_SYSCLK0)" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKOUT_CTRL" acronym="CFG0_CLKOUT_CTRL" offset="0x8020" width="32" description="">
		<bitfield id="CLKOUT_CTRL_WKUP_CLKOUT_SEL" width="3" begin="2" end="0" resetval="0x0" description="Controls WKUP CLKOUT MUX for WKUP_CLKOUT0 Pin Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT_SERDES 3'b001 - LFOSC_CLKOUT 3'b010 - MAIN_PLL0_HSDIV2_CLKOUT 3'b011 - MAIN_PLL1_HSDIV2_CLKOUT 3'b100 - MAIN_PLL2_HSDIV9_CLKOUT 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CLK_12M_RC 3'b111 - HFOSC_CLKOUT" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_GTC_CLKSEL" acronym="CFG0_WKUP_GTC_CLKSEL" offset="0x8030" width="32" description="">
		<bitfield id="WKUP_GTC_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x1" description="Selects the GTC timebase clock source Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV5_CLKOUT 3'b001 - MAIN_PLL0_HSDIV6_CLKOUT 3'b010 - CPSW2G_CPTS_RFT_CLK 3'b011 - Reserved '0' 3'b100 - MCU_EXT_REFCLK0 3'b101 - EXT_REFCLK1 3'b110 - MCU_SYSCLK0/2 3'b111 - MAIN_SYSCLK0" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EFUSE_CLKSEL" acronym="CFG0_EFUSE_CLKSEL" offset="0x803C" width="32" description="">
		<bitfield id="EFUSE_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - MAIN_SYSCLK0/16" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DDR16SS_PMCTRL" acronym="CFG0_DDR16SS_PMCTRL" offset="0x80D0" width="32" description="">
		<bitfield id="DDR16SS_PMCTRL_DATA_RETENTION" width="4" begin="3" end="0" resetval="0x0" description="DDR16SS Retention:    This is a fault tolerant bit field    0x06  Asserts DDRSS 'data_retention' which will Hi-Z most of the phy output pins except for CKE/RESET#   All others (Default 0) :   data_retention is deasserted for normal DDR16SS Operation" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_CLKSEL" acronym="CFG0_USB0_CLKSEL" offset="0x8190" width="32" description="">
		<bitfield id="USB0_CLKSEL_REFCLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB0 ref_clk.   Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - MAIN_PLL0_HSDIV8_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB1_CLKSEL" acronym="CFG0_USB1_CLKSEL" offset="0x8194" width="32" description="">
		<bitfield id="USB1_CLKSEL_REFCLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB1 ref_clk.   Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - MAIN_PLL0_HSDIV8_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_TIMER0_CLKSEL" acronym="CFG0_WKUP_TIMER0_CLKSEL" offset="0x81B0" width="32" description="">
		<bitfield id="WKUP_TIMER0_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - DM_CLK/2 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV3_CLKOUT 3'b100 - MCU_EXT_REFCLK0 (pin) 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW2G_CPTS_RFT_CLK 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_TIMER1_CLKSEL" acronym="CFG0_WKUP_TIMER1_CLKSEL" offset="0x81B4" width="32" description="">
		<bitfield id="WKUP_TIMER1_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - DM_CLK/2 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV3_CLKOUT 3'b100 - MCU_EXT_REFCLK0 (pin) 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW2G_CPTS_RFT_CLK 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_WWD0_CTRL" acronym="CFG0_WKUP_WWD0_CTRL" offset="0x8340" width="32" description="">
		<bitfield id="WKUP_WWD0_CTRL_WWD_STOP" width="4" begin="3" end="0" resetval="0x0" description="Controls Clocks to the WWD Watchdog Counter Field values (others are reserved): 4'b0000 - WWD Counter Running 4'b1010 - WWD Counter Stopped" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_WWD0_CLKSEL" acronym="CFG0_WKUP_WWD0_CLKSEL" offset="0x8380" width="32" description="">
		<bitfield id="WKUP_WWD0_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD0_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WKUP_WWD0_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - FINAL_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_RTC_CLKSEL" acronym="CFG0_WKUP_RTC_CLKSEL" offset="0x8600" width="32" description="">
		<bitfield id="WKUP_RTC_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the source of the RTC functional clock Field values (others are reserved): 1'b0 - DEVICE_CLKOUT_32K 1'b1 - CLK_32K_RC" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0" acronym="CFG0_LOCK2_KICK0" offset="0x9008" width="32" description="">
		<bitfield id="LOCK2_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1" acronym="CFG0_LOCK2_KICK1" offset="0x900C" width="32" description="">
		<bitfield id="LOCK2_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0_READONLY" acronym="CFG0_CLAIMREG_P2_R0_READONLY" offset="0x9100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1_READONLY" acronym="CFG0_CLAIMREG_P2_R1_READONLY" offset="0x9104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R2_READONLY" acronym="CFG0_CLAIMREG_P2_R2_READONLY" offset="0x9108" width="32" description="">
		<bitfield id="CLAIMREG_P2_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R3_READONLY" acronym="CFG0_CLAIMREG_P2_R3_READONLY" offset="0x910C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R4_READONLY" acronym="CFG0_CLAIMREG_P2_R4_READONLY" offset="0x9110" width="32" description="">
		<bitfield id="CLAIMREG_P2_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R5_READONLY" acronym="CFG0_CLAIMREG_P2_R5_READONLY" offset="0x9114" width="32" description="">
		<bitfield id="CLAIMREG_P2_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R6_READONLY" acronym="CFG0_CLAIMREG_P2_R6_READONLY" offset="0x9118" width="32" description="">
		<bitfield id="CLAIMREG_P2_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R7_READONLY" acronym="CFG0_CLAIMREG_P2_R7_READONLY" offset="0x911C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R8_READONLY" acronym="CFG0_CLAIMREG_P2_R8_READONLY" offset="0x9120" width="32" description="">
		<bitfield id="CLAIMREG_P2_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R9_READONLY" acronym="CFG0_CLAIMREG_P2_R9_READONLY" offset="0x9124" width="32" description="">
		<bitfield id="CLAIMREG_P2_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R10_READONLY" acronym="CFG0_CLAIMREG_P2_R10_READONLY" offset="0x9128" width="32" description="">
		<bitfield id="CLAIMREG_P2_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R11_READONLY" acronym="CFG0_CLAIMREG_P2_R11_READONLY" offset="0x912C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R12_READONLY" acronym="CFG0_CLAIMREG_P2_R12_READONLY" offset="0x9130" width="32" description="">
		<bitfield id="CLAIMREG_P2_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_WKUP_CLKSEL_PROXY" acronym="CFG0_WKUP_CLKSEL_PROXY" offset="0xA010" width="32" description="">
		<bitfield id="WKUP_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects Clock Source for Wakeup Domain (Device Manager and Peripherals) Field values (others are reserved): 1'b0 - MAIN_PLL0_HSDIV4_CLKOUT0 (HSM_DM_CLK) 1'b1 - MCU_PLL0_HSDIV0_CKLOUT (MCU_SYSCLK0)" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKOUT_CTRL_PROXY" acronym="CFG0_CLKOUT_CTRL_PROXY" offset="0xA020" width="32" description="">
		<bitfield id="CLKOUT_CTRL_WKUP_CLKOUT_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Controls WKUP CLKOUT MUX for WKUP_CLKOUT0 Pin Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT_SERDES 3'b001 - LFOSC_CLKOUT 3'b010 - MAIN_PLL0_HSDIV2_CLKOUT 3'b011 - MAIN_PLL1_HSDIV2_CLKOUT 3'b100 - MAIN_PLL2_HSDIV9_CLKOUT 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CLK_12M_RC 3'b111 - HFOSC_CLKOUT" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_GTC_CLKSEL_PROXY" acronym="CFG0_WKUP_GTC_CLKSEL_PROXY" offset="0xA030" width="32" description="">
		<bitfield id="WKUP_GTC_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x1" description="Selects the GTC timebase clock source Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV5_CLKOUT 3'b001 - MAIN_PLL0_HSDIV6_CLKOUT 3'b010 - CPSW2G_CPTS_RFT_CLK 3'b011 - Reserved '0' 3'b100 - MCU_EXT_REFCLK0 3'b101 - EXT_REFCLK1 3'b110 - MCU_SYSCLK0/2 3'b111 - MAIN_SYSCLK0" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EFUSE_CLKSEL_PROXY" acronym="CFG0_EFUSE_CLKSEL_PROXY" offset="0xA03C" width="32" description="">
		<bitfield id="EFUSE_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - MAIN_SYSCLK0/16" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DDR16SS_PMCTRL_PROXY" acronym="CFG0_DDR16SS_PMCTRL_PROXY" offset="0xA0D0" width="32" description="">
		<bitfield id="DDR16SS_PMCTRL_DATA_RETENTION_PROXY" width="4" begin="3" end="0" resetval="0x0" description="DDR16SS Retention:    This is a fault tolerant bit field    0x06  Asserts DDRSS 'data_retention' which will Hi-Z most of the phy output pins except for CKE/RESET#   All others (Default 0) :   data_retention is deasserted for normal DDR16SS Operation" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_CLKSEL_PROXY" acronym="CFG0_USB0_CLKSEL_PROXY" offset="0xA190" width="32" description="">
		<bitfield id="USB0_CLKSEL_REFCLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB0 ref_clk.   Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - MAIN_PLL0_HSDIV8_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB1_CLKSEL_PROXY" acronym="CFG0_USB1_CLKSEL_PROXY" offset="0xA194" width="32" description="">
		<bitfield id="USB1_CLKSEL_REFCLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB1 ref_clk.   Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - MAIN_PLL0_HSDIV8_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_TIMER0_CLKSEL_PROXY" acronym="CFG0_WKUP_TIMER0_CLKSEL_PROXY" offset="0xA1B0" width="32" description="">
		<bitfield id="WKUP_TIMER0_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - DM_CLK/2 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV3_CLKOUT 3'b100 - MCU_EXT_REFCLK0 (pin) 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW2G_CPTS_RFT_CLK 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_TIMER1_CLKSEL_PROXY" acronym="CFG0_WKUP_TIMER1_CLKSEL_PROXY" offset="0xA1B4" width="32" description="">
		<bitfield id="WKUP_TIMER1_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - DM_CLK/2 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV3_CLKOUT 3'b100 - MCU_EXT_REFCLK0 (pin) 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW2G_CPTS_RFT_CLK 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_WWD0_CTRL_PROXY" acronym="CFG0_WKUP_WWD0_CTRL_PROXY" offset="0xA340" width="32" description="">
		<bitfield id="WKUP_WWD0_CTRL_WWD_STOP_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Controls Clocks to the WWD Watchdog Counter Field values (others are reserved): 4'b0000 - WWD Counter Running 4'b1010 - WWD Counter Stopped" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_WWD0_CLKSEL_PROXY" acronym="CFG0_WKUP_WWD0_CLKSEL_PROXY" offset="0xA380" width="32" description="">
		<bitfield id="WKUP_WWD0_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD0_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WKUP_WWD0_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - FINAL_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_RTC_CLKSEL_PROXY" acronym="CFG0_WKUP_RTC_CLKSEL_PROXY" offset="0xA600" width="32" description="">
		<bitfield id="WKUP_RTC_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the source of the RTC functional clock Field values (others are reserved): 1'b0 - DEVICE_CLKOUT_32K 1'b1 - CLK_32K_RC" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0_PROXY" acronym="CFG0_LOCK2_KICK0_PROXY" offset="0xB008" width="32" description="">
		<bitfield id="LOCK2_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1_PROXY" acronym="CFG0_LOCK2_KICK1_PROXY" offset="0xB00C" width="32" description="">
		<bitfield id="LOCK2_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0" acronym="CFG0_CLAIMREG_P2_R0" offset="0xB100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1" acronym="CFG0_CLAIMREG_P2_R1" offset="0xB104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R2" acronym="CFG0_CLAIMREG_P2_R2" offset="0xB108" width="32" description="">
		<bitfield id="CLAIMREG_P2_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R3" acronym="CFG0_CLAIMREG_P2_R3" offset="0xB10C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R4" acronym="CFG0_CLAIMREG_P2_R4" offset="0xB110" width="32" description="">
		<bitfield id="CLAIMREG_P2_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R5" acronym="CFG0_CLAIMREG_P2_R5" offset="0xB114" width="32" description="">
		<bitfield id="CLAIMREG_P2_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R6" acronym="CFG0_CLAIMREG_P2_R6" offset="0xB118" width="32" description="">
		<bitfield id="CLAIMREG_P2_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R7" acronym="CFG0_CLAIMREG_P2_R7" offset="0xB11C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R8" acronym="CFG0_CLAIMREG_P2_R8" offset="0xB120" width="32" description="">
		<bitfield id="CLAIMREG_P2_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R9" acronym="CFG0_CLAIMREG_P2_R9" offset="0xB124" width="32" description="">
		<bitfield id="CLAIMREG_P2_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R10" acronym="CFG0_CLAIMREG_P2_R10" offset="0xB128" width="32" description="">
		<bitfield id="CLAIMREG_P2_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R11" acronym="CFG0_CLAIMREG_P2_R11" offset="0xB12C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R12" acronym="CFG0_CLAIMREG_P2_R12" offset="0xB130" width="32" description="">
		<bitfield id="CLAIMREG_P2_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FUSE_CRC_STAT" acronym="CFG0_FUSE_CRC_STAT" offset="0xC320" width="32" description="">
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_2" width="1" begin="2" end="2" resetval="0x0" description="Indicates eFuse CRC error on chain 2" range="2" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Indicates eFuse CRC error on chain 1" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_CHAIN1_CRC_CALC" acronym="CFG0_CHAIN1_CRC_CALC" offset="0xC324" width="32" description="">
		<bitfield id="CHAIN1_CRC_CALC_CRC" width="32" begin="31" end="0" resetval="0x0" description="Calculated chain CRC" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHAIN2_CRC_CALC" acronym="CFG0_CHAIN2_CRC_CALC" offset="0xC328" width="32" description="">
		<bitfield id="CHAIN2_CRC_CALC_CRC" width="32" begin="31" end="0" resetval="0x0" description="Calculated chain CRC" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHAIN1_CRC_CALC_RO" acronym="CFG0_CHAIN1_CRC_CALC_RO" offset="0xC364" width="32" description="">
		<bitfield id="CHAIN1_CRC_CALC_RO_CRC" width="32" begin="31" end="0" resetval="0x0" description="Read only view of Stored CRC Chain" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CHAIN2_CRC_CALC_RO" acronym="CFG0_CHAIN2_CRC_CALC_RO" offset="0xC368" width="32" description="">
		<bitfield id="CHAIN2_CRC_CALC_RO_CRC" width="32" begin="31" end="0" resetval="0x0" description="Read only view of Stored CRC Chain" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PBIST_EN" acronym="CFG0_PBIST_EN" offset="0xC400" width="32" description="">
		<bitfield id="PBIST_EN_DSS0" width="1" begin="11" end="11" resetval="0x0" description="Activates PBIST Access to DSS0 Memories" range="11" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_USB1" width="1" begin="5" end="5" resetval="0x0" description="Activates PBIST Access to USB1 Memories" range="5" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_USB0" width="1" begin="4" end="4" resetval="0x0" description="Activates PBIST Access to USB0 Memories" range="4" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC2" width="1" begin="2" end="2" resetval="0x0" description="Activates PBIST Access to MMC2 Memories" range="2" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC1" width="1" begin="1" end="1" resetval="0x0" description="Activates PBIST Access to MMC1 Memories" range="1" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC0" width="1" begin="0" end="0" resetval="0x0" description="Activates PBIST Access to MMC0 Memories" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK0" acronym="CFG0_LOCK3_KICK0" offset="0xD008" width="32" description="">
		<bitfield id="LOCK3_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1" acronym="CFG0_LOCK3_KICK1" offset="0xD00C" width="32" description="">
		<bitfield id="LOCK3_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0_READONLY" acronym="CFG0_CLAIMREG_P3_R0_READONLY" offset="0xD100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R1_READONLY" acronym="CFG0_CLAIMREG_P3_R1_READONLY" offset="0xD104" width="32" description="">
		<bitfield id="CLAIMREG_P3_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R2_READONLY" acronym="CFG0_CLAIMREG_P3_R2_READONLY" offset="0xD108" width="32" description="">
		<bitfield id="CLAIMREG_P3_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R3_READONLY" acronym="CFG0_CLAIMREG_P3_R3_READONLY" offset="0xD10C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R4_READONLY" acronym="CFG0_CLAIMREG_P3_R4_READONLY" offset="0xD110" width="32" description="">
		<bitfield id="CLAIMREG_P3_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R5_READONLY" acronym="CFG0_CLAIMREG_P3_R5_READONLY" offset="0xD114" width="32" description="">
		<bitfield id="CLAIMREG_P3_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R6_READONLY" acronym="CFG0_CLAIMREG_P3_R6_READONLY" offset="0xD118" width="32" description="">
		<bitfield id="CLAIMREG_P3_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R7_READONLY" acronym="CFG0_CLAIMREG_P3_R7_READONLY" offset="0xD11C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R8_READONLY" acronym="CFG0_CLAIMREG_P3_R8_READONLY" offset="0xD120" width="32" description="">
		<bitfield id="CLAIMREG_P3_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_FUSE_CRC_STAT_PROXY" acronym="CFG0_FUSE_CRC_STAT_PROXY" offset="0xE320" width="32" description="">
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Indicates eFuse CRC error on chain 2" range="2" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Indicates eFuse CRC error on chain 1" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_CHAIN1_CRC_CALC_PROXY" acronym="CFG0_CHAIN1_CRC_CALC_PROXY" offset="0xE324" width="32" description="">
		<bitfield id="CHAIN1_CRC_CALC_CRC_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Calculated chain CRC" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHAIN2_CRC_CALC_PROXY" acronym="CFG0_CHAIN2_CRC_CALC_PROXY" offset="0xE328" width="32" description="">
		<bitfield id="CHAIN2_CRC_CALC_CRC_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Calculated chain CRC" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHAIN1_CRC_CALC_RO_PROXY" acronym="CFG0_CHAIN1_CRC_CALC_RO_PROXY" offset="0xE364" width="32" description="">
		<bitfield id="CHAIN1_CRC_CALC_RO_CRC_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Read only view of Stored CRC Chain" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CHAIN2_CRC_CALC_RO_PROXY" acronym="CFG0_CHAIN2_CRC_CALC_RO_PROXY" offset="0xE368" width="32" description="">
		<bitfield id="CHAIN2_CRC_CALC_RO_CRC_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Read only view of Stored CRC Chain" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PBIST_EN_PROXY" acronym="CFG0_PBIST_EN_PROXY" offset="0xE400" width="32" description="">
		<bitfield id="PBIST_EN_DSS0_PROXY" width="1" begin="11" end="11" resetval="0x0" description="Activates PBIST Access to DSS0 Memories" range="11" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_USB1_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Activates PBIST Access to USB1 Memories" range="5" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_USB0_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activates PBIST Access to USB0 Memories" range="4" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Activates PBIST Access to MMC2 Memories" range="2" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Activates PBIST Access to MMC1 Memories" range="1" rwaccess="R/W"/> 
		<bitfield id="PBIST_EN_EMMC0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Activates PBIST Access to MMC0 Memories" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK0_PROXY" acronym="CFG0_LOCK3_KICK0_PROXY" offset="0xF008" width="32" description="">
		<bitfield id="LOCK3_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1_PROXY" acronym="CFG0_LOCK3_KICK1_PROXY" offset="0xF00C" width="32" description="">
		<bitfield id="LOCK3_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0" acronym="CFG0_CLAIMREG_P3_R0" offset="0xF100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R1" acronym="CFG0_CLAIMREG_P3_R1" offset="0xF104" width="32" description="">
		<bitfield id="CLAIMREG_P3_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R2" acronym="CFG0_CLAIMREG_P3_R2" offset="0xF108" width="32" description="">
		<bitfield id="CLAIMREG_P3_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R3" acronym="CFG0_CLAIMREG_P3_R3" offset="0xF10C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R4" acronym="CFG0_CLAIMREG_P3_R4" offset="0xF110" width="32" description="">
		<bitfield id="CLAIMREG_P3_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R5" acronym="CFG0_CLAIMREG_P3_R5" offset="0xF114" width="32" description="">
		<bitfield id="CLAIMREG_P3_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R6" acronym="CFG0_CLAIMREG_P3_R6" offset="0xF118" width="32" description="">
		<bitfield id="CLAIMREG_P3_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R7" acronym="CFG0_CLAIMREG_P3_R7" offset="0xF11C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R8" acronym="CFG0_CLAIMREG_P3_R8" offset="0xF120" width="32" description="">
		<bitfield id="CLAIMREG_P3_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK0" acronym="CFG0_LOCK4_KICK0" offset="0x11008" width="32" description="">
		<bitfield id="LOCK4_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1" acronym="CFG0_LOCK4_KICK1" offset="0x1100C" width="32" description="">
		<bitfield id="LOCK4_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0_READONLY" acronym="CFG0_CLAIMREG_P4_R0_READONLY" offset="0x11100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1_READONLY" acronym="CFG0_CLAIMREG_P4_R1_READONLY" offset="0x11104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2_READONLY" acronym="CFG0_CLAIMREG_P4_R2_READONLY" offset="0x11108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3_READONLY" acronym="CFG0_CLAIMREG_P4_R3_READONLY" offset="0x1110C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4_READONLY" acronym="CFG0_CLAIMREG_P4_R4_READONLY" offset="0x11110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5_READONLY" acronym="CFG0_CLAIMREG_P4_R5_READONLY" offset="0x11114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6_READONLY" acronym="CFG0_CLAIMREG_P4_R6_READONLY" offset="0x11118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7_READONLY" acronym="CFG0_CLAIMREG_P4_R7_READONLY" offset="0x1111C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8_READONLY" acronym="CFG0_CLAIMREG_P4_R8_READONLY" offset="0x11120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK4_KICK0_PROXY" acronym="CFG0_LOCK4_KICK0_PROXY" offset="0x13008" width="32" description="">
		<bitfield id="LOCK4_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1_PROXY" acronym="CFG0_LOCK4_KICK1_PROXY" offset="0x1300C" width="32" description="">
		<bitfield id="LOCK4_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0" acronym="CFG0_CLAIMREG_P4_R0" offset="0x13100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1" acronym="CFG0_CLAIMREG_P4_R1" offset="0x13104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2" acronym="CFG0_CLAIMREG_P4_R2" offset="0x13108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3" acronym="CFG0_CLAIMREG_P4_R3" offset="0x1310C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4" acronym="CFG0_CLAIMREG_P4_R4" offset="0x13110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5" acronym="CFG0_CLAIMREG_P4_R5" offset="0x13114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6" acronym="CFG0_CLAIMREG_P4_R6" offset="0x13118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7" acronym="CFG0_CLAIMREG_P4_R7" offset="0x1311C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8" acronym="CFG0_CLAIMREG_P4_R8" offset="0x13120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_REQ" acronym="CFG0_CHNG_DDR4_FSP_REQ" offset="0x14000" width="32" description="">
		<bitfield id="CHNG_DDR4_FSP_REQ_REQ" width="1" begin="8" end="8" resetval="0x0" description="Initiate FSP frequency change" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNG_DDR4_FSP_REQ_REQ_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type Indicates which DDR4 frequency set point to change to" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_ACK" acronym="CFG0_CHNG_DDR4_FSP_ACK" offset="0x14004" width="32" description="">
		<bitfield id="CHNG_DDR4_FSP_ACK_ACK" width="1" begin="7" end="7" resetval="0x0" description="Frequency change acknowledge. This bit is only valid when CHNG_DDR4_FSP_REQ_req = 1 Indication from the DDR Controller that the FSP change operation is complete   0 - FSP change operation in progress   1 - FSP change operation complete" range="7" rwaccess="R"/> 
		<bitfield id="CHNG_DDR4_FSP_ACK_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Frequency change error This bit is only valid when CHNG_DDR4_FSP_REQ_req = 1   0 - FSP change was sucessful   1 - FSP change was not sucessful" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_REQ" acronym="CFG0_DDR4_FSP_CLKCHNG_REQ" offset="0x14080" width="32" description="">
		<bitfield id="DDR4_FSP_CLKCHNG_REQ_REQ" width="1" begin="7" end="7" resetval="0x0" description="DDR Controller FSP clock change request Indicates that the DDR controller needs the DDR clock changed to the frequency indicated by the req_type field.  This bit is cleared when the DDR4_FSP_CLKCHNG_ACK_ack bit is set." range="7" rwaccess="R"/> 
		<bitfield id="DDR4_FSP_CLKCHNG_REQ_REQ_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type Indicates which DDR4 FSP frequency to which the DDR Controller wants the DDR clock set" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_ACK" acronym="CFG0_DDR4_FSP_CLKCHNG_ACK" offset="0x140C0" width="32" description="">
		<bitfield id="DDR4_FSP_CLKCHNG_ACK_ACK" width="1" begin="0" end="0" resetval="0x0" description="DDR FSP clock change ackowledge This bit should be set once the DDR clock has been sucessfully changed to the value requested by DDR4_FSP_CLKCHNG_REQ_req_type.  Setting this bit will clear the DDR4_FSP_CLKCHNG_REQ_req bit and the associated change request interrupt." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK0" acronym="CFG0_LOCK5_KICK0" offset="0x15008" width="32" description="">
		<bitfield id="LOCK5_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK1" acronym="CFG0_LOCK5_KICK1" offset="0x1500C" width="32" description="">
		<bitfield id="LOCK5_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R0_READONLY" acronym="CFG0_CLAIMREG_P5_R0_READONLY" offset="0x15100" width="32" description="">
		<bitfield id="CLAIMREG_P5_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R1_READONLY" acronym="CFG0_CLAIMREG_P5_R1_READONLY" offset="0x15104" width="32" description="">
		<bitfield id="CLAIMREG_P5_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_REQ_PROXY" acronym="CFG0_CHNG_DDR4_FSP_REQ_PROXY" offset="0x16000" width="32" description="">
		<bitfield id="CHNG_DDR4_FSP_REQ_REQ_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Initiate FSP frequency change" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNG_DDR4_FSP_REQ_REQ_TYPE_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type Indicates which DDR4 frequency set point to change to" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_ACK_PROXY" acronym="CFG0_CHNG_DDR4_FSP_ACK_PROXY" offset="0x16004" width="32" description="">
		<bitfield id="CHNG_DDR4_FSP_ACK_ACK_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Frequency change acknowledge. This bit is only valid when CHNG_DDR4_FSP_REQ_req = 1 Indication from the DDR Controller that the FSP change operation is complete   0 - FSP change operation in progress   1 - FSP change operation complete" range="7" rwaccess="R"/> 
		<bitfield id="CHNG_DDR4_FSP_ACK_ERROR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Frequency change error This bit is only valid when CHNG_DDR4_FSP_REQ_req = 1   0 - FSP change was sucessful   1 - FSP change was not sucessful" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_REQ_PROXY" acronym="CFG0_DDR4_FSP_CLKCHNG_REQ_PROXY" offset="0x16080" width="32" description="">
		<bitfield id="DDR4_FSP_CLKCHNG_REQ_REQ_PROXY" width="1" begin="7" end="7" resetval="0x0" description="DDR Controller FSP clock change request Indicates that the DDR controller needs the DDR clock changed to the frequency indicated by the req_type field.  This bit is cleared when the DDR4_FSP_CLKCHNG_ACK_ack bit is set." range="7" rwaccess="R"/> 
		<bitfield id="DDR4_FSP_CLKCHNG_REQ_REQ_TYPE_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type Indicates which DDR4 FSP frequency to which the DDR Controller wants the DDR clock set" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_ACK_PROXY" acronym="CFG0_DDR4_FSP_CLKCHNG_ACK_PROXY" offset="0x160C0" width="32" description="">
		<bitfield id="DDR4_FSP_CLKCHNG_ACK_ACK_PROXY" width="1" begin="0" end="0" resetval="0x0" description="DDR FSP clock change ackowledge This bit should be set once the DDR clock has been sucessfully changed to the value requested by DDR4_FSP_CLKCHNG_REQ_req_type.  Setting this bit will clear the DDR4_FSP_CLKCHNG_REQ_req bit and the associated change request interrupt." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK0_PROXY" acronym="CFG0_LOCK5_KICK0_PROXY" offset="0x17008" width="32" description="">
		<bitfield id="LOCK5_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK1_PROXY" acronym="CFG0_LOCK5_KICK1_PROXY" offset="0x1700C" width="32" description="">
		<bitfield id="LOCK5_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R0" acronym="CFG0_CLAIMREG_P5_R0" offset="0x17100" width="32" description="">
		<bitfield id="CLAIMREG_P5_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R1" acronym="CFG0_CLAIMREG_P5_R1" offset="0x17104" width="32" description="">
		<bitfield id="CLAIMREG_P5_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0" acronym="CFG0_FW_CTRL_OUT0" offset="0x18040" width="32" description="">
		<bitfield id="FW_CTRL_OUT0_FW_CTRL_OUT0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0_SET" acronym="CFG0_FW_CTRL_OUT0_SET" offset="0x18044" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT0_CLR" acronym="CFG0_FW_CTRL_OUT0_CLR" offset="0x18048" width="32" description="">
		
	</register>
	<register id="CFG0_FW_STS_IN0" acronym="CFG0_FW_STS_IN0" offset="0x1804C" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT1" acronym="CFG0_FW_CTRL_OUT1" offset="0x18050" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT1_SET" acronym="CFG0_FW_CTRL_OUT1_SET" offset="0x18054" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT1_CLR" acronym="CFG0_FW_CTRL_OUT1_CLR" offset="0x18058" width="32" description="">
		
	</register>
	<register id="CFG0_FW_STS_IN1" acronym="CFG0_FW_STS_IN1" offset="0x1805C" width="32" description="">
		
	</register>
	<register id="CFG0_PMCTRL_SYS" acronym="CFG0_PMCTRL_SYS" offset="0x18080" width="32" description="">
		<bitfield id="PMCTRL_SYS_PMIC_EN_WE" width="1" begin="5" end="5" resetval="0x0" description="Unused Field - Value is Don't Care" range="5" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_SYS_PMIC_EN" width="1" begin="4" end="4" resetval="0x1" description="Controls state of PMIC_LPM_EN_OUT when LPM_EN[2:0]  is  000" range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_SYS_LPM_EN_WE" width="1" begin="3" end="3" resetval="0x0" description="Unused Field - Value is Don't Care" range="3" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_SYS_LPM_EN" width="3" begin="2" end="0" resetval="0x0" description="Controls whether PMIC_LPM_EN_OUT is driven by the pmic_en bit, or by deep sleep logic.   Field values (others are reserved): 3'b000 - PMIC_LPM_EN_OUT controlled by pmic_en bit. 3'b101 - PMIC_LPM_EN_OUT controlled by DeepSleep Logic" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_IO_0" acronym="CFG0_PMCTRL_IO_0" offset="0x18084" width="32" description="">
		<bitfield id="PMCTRL_IO_0_IO_ISO_STATUS_0" width="1" begin="25" end="25" resetval="0x0" description="IO ISO Status. Read 0: IO isolation not active. Read 1: IO isolation active. Reflects value of DM input port io_isoack coming back from IO pad ring." range="25" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_IO_ISO_CTRL_0" width="1" begin="24" end="24" resetval="0x0" description="IO ISO control. Writing this bit to 1 will kick off IO isolation." range="24" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_GLOBAL_WUEN_0" width="1" begin="16" end="16" resetval="0x0" description="Global IO wakeup activate. This is a gating condition to all individual IO WUEN coming from control module. Gating is done in the Spinner logic. 0:All individual IO WUEN are gated in the Spinner logic (override to 0). 1: All individual IO WUEN from control module are going to Ios. Map to DM input port io_globalwkupen" range="16" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_WUCLK_STATUS_0" width="1" begin="9" end="9" resetval="0x0" description="Reflects value of DM input port io_wuclkack coming back from IO pad ring." range="9" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_WUCLK_CTRL_0" width="1" begin="8" end="8" resetval="0x0" description="Direct control on WUCLKIN signal to IO pad ring.0:WUCLKIN signal is driven to 0.IO wakeup daisy chain is functional as well as IO whose wakeup feature is activated.     1:WUCLKIN signal is driven to 1.  IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs." range="8" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_ISOBYPASS_OVR_0" width="1" begin="6" end="6" resetval="0x0" description="This MMR bit drives directly DM output port io_isobypassundefined." range="6" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_IO_ON_STATUS_0" width="1" begin="5" end="5" resetval="0x0" description="Gives the functional status of the IO ring. Read 0: Part or all of the Ios are not in the ON state that is are in isolation state. Read 1: All Ios are in the ON state. io_on_status = assign 1 if (io_iso == 0 &#38; io_isoack==0 &#38; io_iso_clk == 0 &#38; io_isoclk_ack = 0 ) else 0;" range="5" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_ISOOVR_EXTEND_0" width="1" begin="4" end="4" resetval="0x0" description="This drives the SOC chain ISO-OVERRIDE global control. This bit drives directly the DM output port io_isoovrundefined. At the SOC level it is used to activate when 1 or gate-off when 0, the individual ISOOR for each IO. This operates as a global activate/deactivate for the individual IOs.Control for IO isolation extension.  '0' IO isolation is not extended. Transition happens as soon as automatic restore is completed. '1' IO isolation is extended. The IOs whose ISOOVR bits have been individually set in their PADCFG MMRs will all get its IO isolation extended beyond the point when the initial IO daisy chain isolation is released." range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_ISOCLK_STATUS_0" width="1" begin="1" end="1" resetval="0x0" description="Reflects value of DM input port io_isoclkack coming back from IO pad ring." range="1" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_ISOCLK_OVRD_0" width="1" begin="0" end="0" resetval="0x0" description="Override control on ISOCLKIN signal to IO pad ring. When not overridden this signal is controlled by hardware only. 0 ISOCLKIN signal is not override. 1 ISOCLKIN signal is overridden to active value ('1')." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_IO_1" acronym="CFG0_PMCTRL_IO_1" offset="0x18088" width="32" description="">
		<bitfield id="PMCTRL_IO_1_IO_ISO_STATUS_1" width="1" begin="25" end="25" resetval="0x0" description="IO ISO Status. Read 0: IO isolation not active. Read 1: IO isolation active. Reflects value of DM input port io_isoack coming back from IO pad ring." range="25" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_IO_ISO_CTRL_1" width="1" begin="24" end="24" resetval="0x0" description="IO ISO control. Writing this bit to 1 will kick off IO isolation." range="24" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_GLOBAL_WUEN_1" width="1" begin="16" end="16" resetval="0x0" description="Global IO wakeup activate. This is a gating condition to all individual IO WUEN coming from control module. Gating is done in the Spinner logic. 0:All individual IO WUEN are gated in the Spinner logic (override to 0). 1: All individual IO WUEN from control module are going to Ios. Map to DM input port io_globalwkupen" range="16" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_WUCLK_STATUS_1" width="1" begin="9" end="9" resetval="0x0" description="Reflects value of DM input port io_wuclkack coming back from IO pad ring." range="9" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_WUCLK_CTRL_1" width="1" begin="8" end="8" resetval="0x0" description="Direct control on WUCLKIN signal to IO pad ring.0:WUCLKIN signal is driven to 0.IO wakeup daisy chain is functional as well as IO whose wakeup feature is activated.     1:WUCLKIN signal is driven to 1.  IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs." range="8" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_ISOBYPASS_OVR_1" width="1" begin="6" end="6" resetval="0x0" description="This MMR bit drives directly DM output port io_isobypassundefined." range="6" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_IO_ON_STATUS_1" width="1" begin="5" end="5" resetval="0x0" description="Gives the functional status of the IO ring. Read 0: Part or all of the Ios are not in the ON state that is are in isolation state. Read 1: All Ios are in the ON state. io_on_status = assign 1 if (io_iso == 0 &#38; io_isoack==0 &#38; io_iso_clk == 0 &#38; io_isoclk_ack = 0 ) else 0;" range="5" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_ISOOVR_EXTEND_1" width="1" begin="4" end="4" resetval="0x0" description="This drives the SOC chain ISO-OVERRIDE global control. This bit drives directly the DM output port io_isoovrundefined. At the SOC level it is used to activate when 1 or gate-off when 0, the individual ISOOR for each IO. This operates as a global activate/deactivate for the individual IOs.Control for IO isolation extension.  '0' IO isolation is not extended. Transition happens as soon as automatic restore is completed. '1' IO isolation is extended. The IOs whose ISOOVR bits have been individually set in their PADCFG MMRs will all get its IO isolation extended beyond the point when the initial IO daisy chain isolation is released." range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_ISOCLK_STATUS_1" width="1" begin="1" end="1" resetval="0x0" description="Reflects value of DM input port io_isoclkack coming back from IO pad ring." range="1" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_ISOCLK_OVRD_1" width="1" begin="0" end="0" resetval="0x0" description="Override control on ISOCLKIN signal to IO pad ring. When not overridden this signal is controlled by hardware only. 0 ISOCLKIN signal is not override. 1 ISOCLKIN signal is overridden to active value ('1')." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_MOSC" acronym="CFG0_PMCTRL_MOSC" offset="0x18090" width="32" description="">
		<bitfield id="PMCTRL_MOSC_OSC_CG_ON_WFI" width="1" begin="31" end="31" resetval="0x0" description="When set by Device Manager - the soc clock gating logic will gate the device manager clock once Device Manager has entered the WFI state.  (Note: this was named osc_cg_dis but name didn't match function)" range="31" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_MOSC_SETUP_TIME" width="20" begin="19" end="0" resetval="0x48128" description="Keep the main oscillator clock gates for the number of HFOSC clock cycles This is the time it takes to stabilize the clock source supplier (i.e. Main Oscillator)" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PM_MISC_STATUS" acronym="CFG0_PM_MISC_STATUS" offset="0x18098" width="32" description="">
		<bitfield id="PM_MISC_STATUS_OSC_CG_STAT" width="2" begin="1" end="0" resetval="0x0" description="Reflects the status of the request to clock-gate HF oscillator via MMR PMCTRL_MOSCundefined. 11: osc_cgen_req = '0' &#38; osc_cgen_ack = '1' 10: osc_cgen_req = '1' &#38; osc_cgen_ack = '0' 01: osc_cgen_req = '0' &#38; osc_cgen_ack = '0' 00: osc_cgen_req = '1' &#38; osc_cgen_ack = '1'" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PMCTRL_IO_GLB" acronym="CFG0_PMCTRL_IO_GLB" offset="0x1809C" width="32" description="">
		<bitfield id="PMCTRL_IO_GLB_DSEN_QUALIFIED" width="2" begin="1" end="0" resetval="0x0" description="To dsen_qualified signal generation logic for daisychain[1:0] logic.  Used to control I/O buffer ouput and output activate during deepsleep mode.   See IO Integration spec for detail." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PM_PERMISSION" acronym="CFG0_PM_PERMISSION" offset="0x180A0" width="32" description="">
		<bitfield id="PM_PERMISSION_MCU_SAFETY_ACTIVE" width="1" begin="2" end="2" resetval="0x0" description="Read Only - Reads return a 1 when  am62_mcu_ctrl_mmr.wkup_0.RST_MAGIC_WORD_mcu_magic_word_ipcfg[31:0] != 32'h0. When 1, indicates that the MCU is blocking reset and also deep sleep entry." range="2" rwaccess="R"/> 
		<bitfield id="PM_PERMISSION_SECURITY_ACTIVE" width="1" begin="1" end="1" resetval="0x0" description="Read Only - Reads return the value of ms.main_0.sms_iopm_pmpermission_security_active.  When 1, indicates that SMS is blocking deep sleep entry." range="1" rwaccess="R"/> 
		<bitfield id="PM_PERMISSION_DEBUG_ACTIVE" width="1" begin="0" end="0" resetval="0x0" description="Read Only - Returns a 1 when IceMelter is blocking deep sleep entry." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEEPSLEEP_CTRL" acronym="CFG0_DEEPSLEEP_CTRL" offset="0x18160" width="32" description="">
		<bitfield id="DEEPSLEEP_CTRL_FORCE_DS_MAIN" width="1" begin="8" end="8" resetval="0x0" description="Force all MAIN IOs into deepsleep mode when set" range="8" rwaccess="R/W"/> 
		<bitfield id="DEEPSLEEP_CTRL_FORCE_DS_WKUP" width="1" begin="0" end="0" resetval="0x0" description="Force all WKUP IOs into deepsleep mode when set" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_CTRL" acronym="CFG0_RST_CTRL" offset="0x18170" width="32" description="">
		<bitfield id="RST_CTRL_MAIN_RESET_ISO_DONE_Z" width="1" begin="18" end="18" resetval="0x0" description="Main Domain CPUs can set this bit to block warm reset in the main domain which is useful when the Main domain may be accessing    main domain resources (peripherals, memory..).  In this case, the main domain cpus will be notified via an interrupt that there   is an outstanding warm reset request for the main domain.   Once notified, Main needs to finish any outstanding    operations in has with main domain resources and then clear this bit.  After this bit is cleared, the main domain    warm reset will unblocked and the warm reset sequence may continue.     0 - Reset of Main Domain is not Blocked by Main Domain     1 - Reset of Main Domain is Blocked by Main Domain" range="18" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_MAIN_ESM_ERROR_RST_EN_Z" width="1" begin="17" end="17" resetval="0x1" description="Deactivate Reset of Main by ESM   0 - Activated   1 - Deactivated" range="17" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SMS_COLD_RESET_EN_Z" width="1" begin="16" end="16" resetval="0x0" description="Deactivate Reset of Main by SMS   0 - Activated   1 - Deactivated" range="16" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_POR" width="4" begin="7" end="4" resetval="0x15" description="Causes Main Domain Power On Reset when set to 4'b0110, Bits will reset to 4'b1111" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_WARMRST" width="4" begin="3" end="0" resetval="0x15" description="Causes Main Domain Warm Reset when set to 4'b0110, Bits will reset to 4'b1111" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_STAT" acronym="CFG0_RST_STAT" offset="0x18174" width="32" description="">
		<bitfield id="RST_STAT_MCU_RESET_ISO_DONE_Z" width="1" begin="0" end="0" resetval="0x0" description="is an outstanding warm reset request for the main domain.   Once notified, MCU needs to finish any outstanding" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_SRC" acronym="CFG0_RST_SRC" offset="0x18178" width="32" description="">
		<bitfield id="RST_SRC_SAFETY_ERROR" width="1" begin="31" end="31" resetval="0x0" description="Reset Caused by MCU ESM Error" range="31" rwaccess="R"/> 
		<bitfield id="RST_SRC_MAIN_ESM_ERROR" width="1" begin="30" end="30" resetval="0x0" description="Reset Caused by Main ESM Error" range="30" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MAIN" width="1" begin="25" end="25" resetval="0x0" description="Software Main Power On Reset From MAIN CTRL MMR" range="25" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MCU" width="1" begin="24" end="24" resetval="0x0" description="Software Main Power On Reset From MCU CTRL MMR" range="24" rwaccess="R"/> 
		<bitfield id="RST_SRC_DM_WDT_RST" width="1" begin="22" end="22" resetval="0x0" description="Watchdog Initiated Reset" range="22" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MAIN" width="1" begin="21" end="21" resetval="0x0" description="Software Main Warm Reset from MAIN CTRL MMR" range="21" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MCU" width="1" begin="20" end="20" resetval="0x0" description="Software Main Warm Reset From MCU CTRL MMR" range="20" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MCU_WARMRST" width="1" begin="16" end="16" resetval="0x0" description="Software Warm Reset" range="16" rwaccess="R"/> 
		<bitfield id="RST_SRC_WARM_OUT_RST" width="1" begin="13" end="13" resetval="0x0" description="SMS Warm Reset" range="13" rwaccess="R"/> 
		<bitfield id="RST_SRC_COLD_OUT_RST" width="1" begin="12" end="12" resetval="0x0" description="SMS Cold Reset" range="12" rwaccess="R"/> 
		<bitfield id="RST_SRC_DEBUG_RST" width="1" begin="8" end="8" resetval="0x0" description="Debug Subsystem Initiated Reset" range="8" rwaccess="R"/> 
		<bitfield id="RST_SRC_THERMAL_RST" width="1" begin="4" end="4" resetval="0x0" description="Thermal Reset" range="4" rwaccess="R"/> 
		<bitfield id="RST_SRC_MAIN_RESET_REQ" width="1" begin="2" end="2" resetval="0x0" description="Main Reset Pin" range="2" rwaccess="R"/> 
		<bitfield id="RST_SRC_MCU_RESET_PIN" width="1" begin="0" end="0" resetval="0x0" description="Rest Caused by MCU Reset Pin" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_MAGIC_WORD" acronym="CFG0_RST_MAGIC_WORD" offset="0x1817C" width="32" description="">
		<bitfield id="RST_MAGIC_WORD_MCU_MAGIC_WORD" width="32" begin="31" end="0" resetval="0x0" description="Magic Word Indicating Status of MCU Subsystem Boot" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_WKUP0_EN" acronym="CFG0_WKUP0_EN" offset="0x18180" width="32" description="">
		<bitfield id="WKUP0_EN_WKUPEN" width="32" begin="31" end="0" resetval="0x0" description="Activates Wakeup from:    b0 - WKUP I2C0   b1 - WKUP USART0   b2 - MCU GPIO0   b3 - DEBUG (IceMelter)   b4 - MCU M4F Interrupt   b5 - WKUP DMTIMER0   b6 - WKUP DMTIMER1   b7 - WKUP RTC   b8 - Main RESET_REQz   b9 - USB0 In Band   b10 - USB1 In Band    b16 - MAIN IO Daisy Chain    b17 - MCU IO Daisy Chain   b18 - CANUART IO Daisy Chain" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKGATE_CTRL" acronym="CFG0_CLKGATE_CTRL" offset="0x18280" width="32" description="">
		<bitfield id="CLKGATE_CTRL_MAIN_SMS_NOGATE" width="1" begin="31" end="31" resetval="0x0" description="MAIN domain SMS  (pwr_dis_nogate) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="31" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_SA3SS_NOGATE" width="1" begin="29" end="29" resetval="0x0" description="MAIN domain SA3SS clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="29" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_DBG_CBA_NOGATE" width="1" begin="28" end="28" resetval="0x0" description="MAIN domain Debug CBA (main_dbg_cba)clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="28" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_ICSSM_NOGATE" width="1" begin="21" end="21" resetval="0x0" description="MAIN domain ICSSM clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="21" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_PDMA2_NOGATE" width="1" begin="19" end="19" resetval="0x0" description="MAIN domain PDMA2  (pwr_dis_nogate) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="19" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_PDMA1_NOGATE" width="1" begin="18" end="18" resetval="0x0" description="MAIN domain PDMA1  (pwr_dis_nogate) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="18" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_PDMA0_NOGATE" width="1" begin="17" end="17" resetval="0x0" description="MAIN domain PDMA0  (pwr_dis_nogate) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="17" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_DMSS_NOGATE" width="1" begin="16" end="16" resetval="0x0" description="MAIN domain DMSS (pwr_dis_nogate) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="16" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_GIC500_NOGATE" width="1" begin="15" end="15" resetval="0x0" description="MAIN A53SS0 (gic500_1_2) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="15" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_IPCSS_CBA_NOGATE" width="1" begin="13" end="13" resetval="0x0" description="MAIN domain Infrastructure bus (main_ipcss_cbass) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="13" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_MCASP_CBA_NOGATE" width="1" begin="12" end="12" resetval="0x0" description="MAIN domain Infrastructure bus (main_mcasp_cbass) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="12" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_MISC_PERI_CBA_NOGATE" width="1" begin="11" end="11" resetval="0x0" description="MAIN domain Infrastructure bus (main_misc_peri_cbass) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="11" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_A53_0_DBG_NOGATE" width="1" begin="10" end="10" resetval="0x0" description="MAIN A53SS0 Debug Port clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="10" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_A53_0_CFG_NOGATE" width="1" begin="9" end="9" resetval="0x0" description="MAIN A53SS0 Configuration Port clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="9" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_A53_0_ACP_NOGATE" width="1" begin="8" end="8" resetval="0x0" description="MAIN A53SS0 ACP clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="8" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_A53_0_NOGATE" width="1" begin="7" end="7" resetval="0x0" description="MAIN A53SS0 clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="7" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_FW_CBA_NOGATE" width="1" begin="5" end="5" resetval="0x0" description="MAIN domain datal bus (main_fw_cbass) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="5" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_DATA_CBA_NOGATE" width="1" begin="4" end="4" resetval="0x0" description="MAIN domain data bus (main_cbass) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="4" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_CENTRAL_CBA_NOGATE" width="1" begin="3" end="3" resetval="0x1" description="WKUP domain Infrastructure ECC aggregator(wkup_safe_ecc_aggr) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="3" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_WKUP_DM_PWR_NOGATE" width="1" begin="2" end="2" resetval="0x1" description="WKUP domain Device Manager (wkup_dm_pwr_nogate)  clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="2" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_WKUP_DM_CBA_NOGATE" width="1" begin="1" end="1" resetval="0x1" description="WKUP domain device manager CBA clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="1" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_INFRA_CBA_NOGATE" width="1" begin="0" end="0" resetval="0x0" description="MAIN domain Infrastructure bus (main_infra_cbass and psc_fw_ch_br) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CANUART_WAKE_CTRL" acronym="CFG0_CANUART_WAKE_CTRL" offset="0x18300" width="32" description="">
		<bitfield id="CANUART_WAKE_CTRL_MW" width="31" begin="31" end="1" resetval="0x0" description="CANUART IO magic word.  This 31-bit value that activates placing of the CANUART I/Os into isolation for daisy-chain wakeup operation.  0x2AAAAAAA - Magic word value to activate isolation whenqualified with mw_load bit Others - Any other value will prevent isolation when mw_loadtransitions from 0 to 1" range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="CANUART_WAKE_CTRL_MW_LOAD_EN" width="1" begin="0" end="0" resetval="0x0" description="Magic word load activate Setting this bit to 1 loads and locks the mw field for CANUART IO isolation.  If the mw field matches the magicword value then the value is latched into the CANUART IO voltage domain and CANUART IO isolation is activated. 0 - Unlock and do not load mw value for comparison 1 - Load and lock mw for magic word value comparison" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CANUART_WAKE_STAT0" acronym="CFG0_CANUART_WAKE_STAT0" offset="0x18308" width="32" description="">
		<bitfield id="CANUART_WAKE_STAT0_MW_STAT" width="31" begin="31" end="1" resetval="0x0" description="CANUART magic word status Indicates the latched value of the mw field." range="31 - 1" rwaccess="R"/> 
		<bitfield id="CANUART_WAKE_STAT0_MW_LOAD_STAT" width="1" begin="0" end="0" resetval="0x0" description="Magic word load status. Indicates the latched value of the mw_load_en bit" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_CANUART_WAKE_STAT1" acronym="CFG0_CANUART_WAKE_STAT1" offset="0x1830C" width="32" description="">
		<bitfield id="CANUART_WAKE_STAT1_CANUART_IO_MODE" width="1" begin="0" end="0" resetval="0x0" description="Indicates if CANUART IO wakeup mode is activated. 0 - Not activated (load_en not set or mw doesn't match magic word) 1 - CANUART IO mode activated" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_WFI_STATUS" acronym="CFG0_WFI_STATUS" offset="0x18400" width="32" description="">
		<bitfield id="WFI_STATUS_A53SS0_CPU3_WFI" width="1" begin="12" end="12" resetval="0x0" description="WFI status of A53SS0 CPU3" range="12" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_A53SS0_CPU2_WFI" width="1" begin="11" end="11" resetval="0x0" description="WFI status of A53SS0 CPU2" range="11" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_A53SS0_CPU1_WFI" width="1" begin="10" end="10" resetval="0x0" description="WFI status of A53SS0 CPU1" range="10" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_A53SS0_CPU0_WFI" width="1" begin="9" end="9" resetval="0x0" description="WFI status of A53SS0 CPU0" range="9" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_MCU_M4F_WFI" width="1" begin="4" end="4" resetval="0x0" description="WFI status of MCU Cortex M4F" range="4" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_SMS_CPU1_WFI" width="1" begin="3" end="3" resetval="0x0" description="WFI status of SMS Cortex M4F1" range="3" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_SMS_CPU0_WFI" width="1" begin="2" end="2" resetval="0x0" description="WFI status of SMS Cortex M4F0" range="2" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_PULSAR_UL0_WFI" width="1" begin="0" end="0" resetval="0x0" description="WFI status of Device Manager Cortex R5F" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_SLEEP_STATUS" acronym="CFG0_SLEEP_STATUS" offset="0x18410" width="32" description="">
		<bitfield id="SLEEP_STATUS_EXITED_SLEEP" width="1" begin="31" end="31" resetval="0x0" description="Set when the HFXOSC clock gate is activated (rising edge capture of OSC_CG_ACK).  To be read and cleared by DM after exiting WFI as a status signal distinguishing the case where WFI was entered and the clock was stopped, then exited with a wakeup (this bit will be set)  from the case where an interrupt or other event caused the WFI sequence to stop and the HFXOSC was never stopped." range="31" rwaccess="R/W1TC"/> 
		<bitfield id="SLEEP_STATUS_MAIN_DS" width="1" begin="28" end="28" resetval="0x0" description="Set when the main domain deep sleep power on reset / power domain off is activated.  (rising edge detect of am62_wkup_ctrl_mmr.wkup_0.DS_MAIN_por_pdoff_ft_out_ipcfg).   This will be checked by the ROM on TIFS upon exiting from reset to determine if it is a power on reset or exiting deep sleep." range="28" rwaccess="R/W1TC"/> 
		<bitfield id="SLEEP_STATUS_MAIN_RESETSTATZ" width="1" begin="8" end="8" resetval="0x0" description="Reflects the status of the main domain resetz signal Field values (others are reserved): 1'b0 - Main Domain In Reset 1'b1 - Main Domain Out of Reset" range="8" rwaccess="R"/>
	</register>
	<register id="CFG0_DS_MAGIC_WORD" acronym="CFG0_DS_MAGIC_WORD" offset="0x18418" width="32" description="">
		<bitfield id="DS_MAGIC_WORD_DS_MAGIC_WORD" width="32" begin="31" end="0" resetval="0x0" description="Magic Word Indicating State of Deep Sleep" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_MAIN" acronym="CFG0_DS_MAIN" offset="0x18420" width="32" description="">
		<bitfield id="DS_MAIN_POR_PDOFF" width="4" begin="3" end="0" resetval="0x15" description="Signal Puts main SMS, DebugSS and MainIP Power Domains into Power Off state, and asserts Main Power On Reset. Field values (others are reserved): 4'b0110 - Off 4'b1111 - On" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_DM_RESET" acronym="CFG0_DS_DM_RESET" offset="0x18440" width="32" description="">
		<bitfield id="DS_DM_RESET_MASK" width="4" begin="3" end="0" resetval="0x15" description="Signal used to mask main domain resets from Device Manager / Wakeup and MCU Ips Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_DDR0_RESET" acronym="CFG0_DS_DDR0_RESET" offset="0x18450" width="32" description="">
		<bitfield id="DS_DDR0_RESET_MASK" width="4" begin="3" end="0" resetval="0x15" description="Signal used to block reset to the DDRSS0 Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_USB0_RESET" acronym="CFG0_DS_USB0_RESET" offset="0x18460" width="32" description="">
		<bitfield id="DS_USB0_RESET_MASK" width="4" begin="3" end="0" resetval="0x15" description="Signal used to block reset to the USBSS0 Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_USB1_RESET" acronym="CFG0_DS_USB1_RESET" offset="0x18464" width="32" description="">
		<bitfield id="DS_USB1_RESET_MASK" width="4" begin="3" end="0" resetval="0x15" description="Signal used to block reset to the USBSS1 Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DM_CLKSTOP_EN" acronym="CFG0_DM_CLKSTOP_EN" offset="0x18480" width="32" description="">
		<bitfield id="DM_CLKSTOP_EN_EN_17" width="1" begin="17" end="17" resetval="0x0" description="WKUP DMTIMER1 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - Not Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.17 always reads '1' 1'b1 - Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.17 reflects the IP clockstop_ack" range="17" rwaccess="R/W"/> 
		<bitfield id="DM_CLKSTOP_EN_EN_16" width="1" begin="16" end="16" resetval="0x0" description="WKUP DMTIMER0 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - Not Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.16 always reads '1' 1'b1 - Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.16 reflects the IP clockstop_ack" range="16" rwaccess="R/W"/> 
		<bitfield id="DM_CLKSTOP_EN_EN_3" width="1" begin="3" end="3" resetval="0x0" description="WKUP UART0 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - Not Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.3 always reads '1' 1'b1 - Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.3 reflects the IP clockstop_ack" range="3" rwaccess="R/W"/> 
		<bitfield id="DM_CLKSTOP_EN_EN_0" width="1" begin="0" end="0" resetval="0x0" description="WKUP I2C0 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - Not Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.0 always reads '1' 1'b1 - Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.0 reflects the IP clockstop_ack" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DM_CLKSTOP_ACK" acronym="CFG0_DM_CLKSTOP_ACK" offset="0x18490" width="32" description="">
		<bitfield id="DM_CLKSTOP_ACK_ACK_17" width="1" begin="17" end="17" resetval="0x0" description="WKUP DMTIMER1 Clockstop Ack Status Field values (others are reserved): 1'b0 - IP is Participating in Clockstop Override Group,  and IP clockstop_ack is 0 1'b1 - IP Is either not Participating in Clockstop Override Group, or IP has returned IP clockstop_ack" range="17" rwaccess="R"/> 
		<bitfield id="DM_CLKSTOP_ACK_ACK_16" width="1" begin="16" end="16" resetval="0x0" description="WKUP DMTIMER0 Clockstop Ack Status Field values (others are reserved): 1'b0 - IP is Participating in Clockstop Override Group,  and IP clockstop_ack is 0 1'b1 - IP Is either not Participating in Clockstop Override Group, or IP has returned IP clockstop_ack" range="16" rwaccess="R"/> 
		<bitfield id="DM_CLKSTOP_ACK_ACK_3" width="1" begin="3" end="3" resetval="0x0" description="WKUP UART0 Clockstop Ack Status Field values (others are reserved): 1'b0 - IP is Participating in Clockstop Override Group,  and IP clockstop_ack is 0 1'b1 - IP Is either not Participating in Clockstop Override Group, or IP has returned IP clockstop_ack" range="3" rwaccess="R"/> 
		<bitfield id="DM_CLKSTOP_ACK_ACK_0" width="1" begin="0" end="0" resetval="0x0" description="WKUP I2C0 Clockstop Ack Status Field values (others are reserved): 1'b0 - IP is Participating in Clockstop Override Group,  and IP clockstop_ack is 0 1'b1 - IP Is either not Participating in Clockstop Override Group, or IP has returned IP clockstop_ack" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DM_GRP_CLKSTOP_REQ" acronym="CFG0_DM_GRP_CLKSTOP_REQ" offset="0x184A0" width="32" description="">
		<bitfield id="DM_GRP_CLKSTOP_REQ_REQ" width="1" begin="0" end="0" resetval="0x0" description="Assertion of Clockstop Req to IPs participating in Clockstop Req Group Field values (others are reserved): 1'b0 - Deassert CLKSTOP Req to all IPs participating in Clockstop Override Group 1'b1 - Assert CLKSTOP Req to all IPs participating in Clockstop Override Group" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DM_GRP_CLKSTOP_ACK" acronym="CFG0_DM_GRP_CLKSTOP_ACK" offset="0x184A4" width="32" description="">
		<bitfield id="DM_GRP_CLKSTOP_ACK_ACK" width="1" begin="0" end="0" resetval="0x0" description="Status of IPs Participating in Clockstop Ack Group.  If DM_CLKSTOP_EN is 0 (no IPs participating) this bit always reads 1. Field values (others are reserved): 1'b0 - At least one IP participating in Clockstop Override has not returned Ack 1'b1 - All IPs that are participating in Clockstop Override have returned Ack" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_TYPE" acronym="CFG0_DEVICE_TYPE" offset="0x18500" width="32" description="">
		<bitfield id="DEVICE_TYPE_SMS_DEV_TYPE" width="4" begin="7" end="4" resetval="0x0" description="" range="7 - 4" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK6_KICK0" acronym="CFG0_LOCK6_KICK0" offset="0x19008" width="32" description="">
		<bitfield id="LOCK6_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1" acronym="CFG0_LOCK6_KICK1" offset="0x1900C" width="32" description="">
		<bitfield id="LOCK6_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0_READONLY" acronym="CFG0_CLAIMREG_P6_R0_READONLY" offset="0x19100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1_READONLY" acronym="CFG0_CLAIMREG_P6_R1_READONLY" offset="0x19104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2_READONLY" acronym="CFG0_CLAIMREG_P6_R2_READONLY" offset="0x19108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R3_READONLY" acronym="CFG0_CLAIMREG_P6_R3_READONLY" offset="0x1910C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R4_READONLY" acronym="CFG0_CLAIMREG_P6_R4_READONLY" offset="0x19110" width="32" description="">
		<bitfield id="CLAIMREG_P6_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R5_READONLY" acronym="CFG0_CLAIMREG_P6_R5_READONLY" offset="0x19114" width="32" description="">
		<bitfield id="CLAIMREG_P6_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R6_READONLY" acronym="CFG0_CLAIMREG_P6_R6_READONLY" offset="0x19118" width="32" description="">
		<bitfield id="CLAIMREG_P6_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R7_READONLY" acronym="CFG0_CLAIMREG_P6_R7_READONLY" offset="0x1911C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R8_READONLY" acronym="CFG0_CLAIMREG_P6_R8_READONLY" offset="0x19120" width="32" description="">
		<bitfield id="CLAIMREG_P6_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R9_READONLY" acronym="CFG0_CLAIMREG_P6_R9_READONLY" offset="0x19124" width="32" description="">
		<bitfield id="CLAIMREG_P6_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R10_READONLY" acronym="CFG0_CLAIMREG_P6_R10_READONLY" offset="0x19128" width="32" description="">
		<bitfield id="CLAIMREG_P6_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0_PROXY" acronym="CFG0_FW_CTRL_OUT0_PROXY" offset="0x1A040" width="32" description="">
		<bitfield id="FW_CTRL_OUT0_FW_CTRL_OUT0_PROXY" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FW_CTRL_OUT0_SET_PROXY" acronym="CFG0_FW_CTRL_OUT0_SET_PROXY" offset="0x1A044" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT0_CLR_PROXY" acronym="CFG0_FW_CTRL_OUT0_CLR_PROXY" offset="0x1A048" width="32" description="">
		
	</register>
	<register id="CFG0_FW_STS_IN0_PROXY" acronym="CFG0_FW_STS_IN0_PROXY" offset="0x1A04C" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT1_PROXY" acronym="CFG0_FW_CTRL_OUT1_PROXY" offset="0x1A050" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT1_SET_PROXY" acronym="CFG0_FW_CTRL_OUT1_SET_PROXY" offset="0x1A054" width="32" description="">
		
	</register>
	<register id="CFG0_FW_CTRL_OUT1_CLR_PROXY" acronym="CFG0_FW_CTRL_OUT1_CLR_PROXY" offset="0x1A058" width="32" description="">
		
	</register>
	<register id="CFG0_FW_STS_IN1_PROXY" acronym="CFG0_FW_STS_IN1_PROXY" offset="0x1A05C" width="32" description="">
		
	</register>
	<register id="CFG0_PMCTRL_SYS_PROXY" acronym="CFG0_PMCTRL_SYS_PROXY" offset="0x1A080" width="32" description="">
		<bitfield id="PMCTRL_SYS_PMIC_EN_WE_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Unused Field - Value is Don't Care" range="5" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_SYS_PMIC_EN_PROXY" width="1" begin="4" end="4" resetval="0x1" description="Controls state of PMIC_LPM_EN_OUT when LPM_EN[2:0]  is  000" range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_SYS_LPM_EN_WE_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Unused Field - Value is Don't Care" range="3" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_SYS_LPM_EN_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Controls whether PMIC_LPM_EN_OUT is driven by the pmic_en bit, or by deep sleep logic.   Field values (others are reserved): 3'b000 - PMIC_LPM_EN_OUT controlled by pmic_en bit. 3'b101 - PMIC_LPM_EN_OUT controlled by DeepSleep Logic" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_IO_0_PROXY" acronym="CFG0_PMCTRL_IO_0_PROXY" offset="0x1A084" width="32" description="">
		<bitfield id="PMCTRL_IO_0_IO_ISO_STATUS_0_PROXY" width="1" begin="25" end="25" resetval="0x0" description="IO ISO Status. Read 0: IO isolation not active. Read 1: IO isolation active. Reflects value of DM input port io_isoack coming back from IO pad ring." range="25" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_IO_ISO_CTRL_0_PROXY" width="1" begin="24" end="24" resetval="0x0" description="IO ISO control. Writing this bit to 1 will kick off IO isolation." range="24" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_GLOBAL_WUEN_0_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Global IO wakeup activate. This is a gating condition to all individual IO WUEN coming from control module. Gating is done in the Spinner logic. 0:All individual IO WUEN are gated in the Spinner logic (override to 0). 1: All individual IO WUEN from control module are going to Ios. Map to DM input port io_globalwkupen" range="16" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_WUCLK_STATUS_0_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Reflects value of DM input port io_wuclkack coming back from IO pad ring." range="9" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_WUCLK_CTRL_0_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Direct control on WUCLKIN signal to IO pad ring.0:WUCLKIN signal is driven to 0.IO wakeup daisy chain is functional as well as IO whose wakeup feature is activated.     1:WUCLKIN signal is driven to 1.  IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs." range="8" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_ISOBYPASS_OVR_0_PROXY" width="1" begin="6" end="6" resetval="0x0" description="This MMR bit drives directly DM output port io_isobypassundefined." range="6" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_IO_ON_STATUS_0_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Gives the functional status of the IO ring. Read 0: Part or all of the Ios are not in the ON state that is are in isolation state. Read 1: All Ios are in the ON state. io_on_status = assign 1 if (io_iso == 0 &#38; io_isoack==0 &#38; io_iso_clk == 0 &#38; io_isoclk_ack = 0 ) else 0;" range="5" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_ISOOVR_EXTEND_0_PROXY" width="1" begin="4" end="4" resetval="0x0" description="This drives the SOC chain ISO-OVERRIDE global control. This bit drives directly the DM output port io_isoovrundefined. At the SOC level it is used to activate when 1 or gate-off when 0, the individual ISOOR for each IO. This operates as a global activate/deactivate for the individual IOs.Control for IO isolation extension.  '0' IO isolation is not extended. Transition happens as soon as automatic restore is completed. '1' IO isolation is extended. The IOs whose ISOOVR bits have been individually set in their PADCFG MMRs will all get its IO isolation extended beyond the point when the initial IO daisy chain isolation is released." range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_0_ISOCLK_STATUS_0_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Reflects value of DM input port io_isoclkack coming back from IO pad ring." range="1" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_0_ISOCLK_OVRD_0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Override control on ISOCLKIN signal to IO pad ring. When not overridden this signal is controlled by hardware only. 0 ISOCLKIN signal is not override. 1 ISOCLKIN signal is overridden to active value ('1')." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_IO_1_PROXY" acronym="CFG0_PMCTRL_IO_1_PROXY" offset="0x1A088" width="32" description="">
		<bitfield id="PMCTRL_IO_1_IO_ISO_STATUS_1_PROXY" width="1" begin="25" end="25" resetval="0x0" description="IO ISO Status. Read 0: IO isolation not active. Read 1: IO isolation active. Reflects value of DM input port io_isoack coming back from IO pad ring." range="25" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_IO_ISO_CTRL_1_PROXY" width="1" begin="24" end="24" resetval="0x0" description="IO ISO control. Writing this bit to 1 will kick off IO isolation." range="24" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_GLOBAL_WUEN_1_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Global IO wakeup activate. This is a gating condition to all individual IO WUEN coming from control module. Gating is done in the Spinner logic. 0:All individual IO WUEN are gated in the Spinner logic (override to 0). 1: All individual IO WUEN from control module are going to Ios. Map to DM input port io_globalwkupen" range="16" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_WUCLK_STATUS_1_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Reflects value of DM input port io_wuclkack coming back from IO pad ring." range="9" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_WUCLK_CTRL_1_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Direct control on WUCLKIN signal to IO pad ring.0:WUCLKIN signal is driven to 0.IO wakeup daisy chain is functional as well as IO whose wakeup feature is activated.     1:WUCLKIN signal is driven to 1.  IO wakeup daisy chain is reset and is latching current pad states and WUEN inputs." range="8" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_ISOBYPASS_OVR_1_PROXY" width="1" begin="6" end="6" resetval="0x0" description="This MMR bit drives directly DM output port io_isobypassundefined." range="6" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_IO_ON_STATUS_1_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Gives the functional status of the IO ring. Read 0: Part or all of the Ios are not in the ON state that is are in isolation state. Read 1: All Ios are in the ON state. io_on_status = assign 1 if (io_iso == 0 &#38; io_isoack==0 &#38; io_iso_clk == 0 &#38; io_isoclk_ack = 0 ) else 0;" range="5" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_ISOOVR_EXTEND_1_PROXY" width="1" begin="4" end="4" resetval="0x0" description="This drives the SOC chain ISO-OVERRIDE global control. This bit drives directly the DM output port io_isoovrundefined. At the SOC level it is used to activate when 1 or gate-off when 0, the individual ISOOR for each IO. This operates as a global activate/deactivate for the individual IOs.Control for IO isolation extension.  '0' IO isolation is not extended. Transition happens as soon as automatic restore is completed. '1' IO isolation is extended. The IOs whose ISOOVR bits have been individually set in their PADCFG MMRs will all get its IO isolation extended beyond the point when the initial IO daisy chain isolation is released." range="4" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_IO_1_ISOCLK_STATUS_1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Reflects value of DM input port io_isoclkack coming back from IO pad ring." range="1" rwaccess="R"/> 
		<bitfield id="PMCTRL_IO_1_ISOCLK_OVRD_1_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Override control on ISOCLKIN signal to IO pad ring. When not overridden this signal is controlled by hardware only. 0 ISOCLKIN signal is not override. 1 ISOCLKIN signal is overridden to active value ('1')." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PMCTRL_MOSC_PROXY" acronym="CFG0_PMCTRL_MOSC_PROXY" offset="0x1A090" width="32" description="">
		<bitfield id="PMCTRL_MOSC_OSC_CG_ON_WFI_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set by Device Manager - the soc clock gating logic will gate the device manager clock once Device Manager has entered the WFI state.  (Note: this was named osc_cg_dis but name didn't match function)" range="31" rwaccess="R/W"/> 
		<bitfield id="PMCTRL_MOSC_SETUP_TIME_PROXY" width="20" begin="19" end="0" resetval="0x48128" description="Keep the main oscillator clock gates for the number of HFOSC clock cycles This is the time it takes to stabilize the clock source supplier (i.e. Main Oscillator)" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PM_MISC_STATUS_PROXY" acronym="CFG0_PM_MISC_STATUS_PROXY" offset="0x1A098" width="32" description="">
		<bitfield id="PM_MISC_STATUS_OSC_CG_STAT_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Reflects the status of the request to clock-gate HF oscillator via MMR PMCTRL_MOSCundefined. 11: osc_cgen_req = '0' &#38; osc_cgen_ack = '1' 10: osc_cgen_req = '1' &#38; osc_cgen_ack = '0' 01: osc_cgen_req = '0' &#38; osc_cgen_ack = '0' 00: osc_cgen_req = '1' &#38; osc_cgen_ack = '1'" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PMCTRL_IO_GLB_PROXY" acronym="CFG0_PMCTRL_IO_GLB_PROXY" offset="0x1A09C" width="32" description="">
		<bitfield id="PMCTRL_IO_GLB_DSEN_QUALIFIED_PROXY" width="2" begin="1" end="0" resetval="0x0" description="To dsen_qualified signal generation logic for daisychain[1:0] logic.  Used to control I/O buffer ouput and output activate during deepsleep mode.   See IO Integration spec for detail." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PM_PERMISSION_PROXY" acronym="CFG0_PM_PERMISSION_PROXY" offset="0x1A0A0" width="32" description="">
		<bitfield id="PM_PERMISSION_MCU_SAFETY_ACTIVE_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Read Only - Reads return a 1 when  am62_mcu_ctrl_mmr.wkup_0.RST_MAGIC_WORD_mcu_magic_word_ipcfg[31:0] != 32'h0. When 1, indicates that the MCU is blocking reset and also deep sleep entry." range="2" rwaccess="R"/> 
		<bitfield id="PM_PERMISSION_SECURITY_ACTIVE_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Read Only - Reads return the value of ms.main_0.sms_iopm_pmpermission_security_active.  When 1, indicates that SMS is blocking deep sleep entry." range="1" rwaccess="R"/> 
		<bitfield id="PM_PERMISSION_DEBUG_ACTIVE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read Only - Returns a 1 when IceMelter is blocking deep sleep entry." range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEEPSLEEP_CTRL_PROXY" acronym="CFG0_DEEPSLEEP_CTRL_PROXY" offset="0x1A160" width="32" description="">
		<bitfield id="DEEPSLEEP_CTRL_FORCE_DS_MAIN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Force all MAIN IOs into deepsleep mode when set" range="8" rwaccess="R/W"/> 
		<bitfield id="DEEPSLEEP_CTRL_FORCE_DS_WKUP_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Force all WKUP IOs into deepsleep mode when set" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_CTRL_PROXY" acronym="CFG0_RST_CTRL_PROXY" offset="0x1A170" width="32" description="">
		<bitfield id="RST_CTRL_MAIN_RESET_ISO_DONE_Z_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Main Domain CPUs can set this bit to block warm reset in the main domain which is useful when the Main domain may be accessing    main domain resources (peripherals, memory..).  In this case, the main domain cpus will be notified via an interrupt that there   is an outstanding warm reset request for the main domain.   Once notified, Main needs to finish any outstanding    operations in has with main domain resources and then clear this bit.  After this bit is cleared, the main domain    warm reset will unblocked and the warm reset sequence may continue.     0 - Reset of Main Domain is not Blocked by Main Domain     1 - Reset of Main Domain is Blocked by Main Domain" range="18" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_MAIN_ESM_ERROR_RST_EN_Z_PROXY" width="1" begin="17" end="17" resetval="0x1" description="Deactivate Reset of Main by ESM   0 - Activated   1 - Deactivated" range="17" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SMS_COLD_RESET_EN_Z_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Deactivate Reset of Main by SMS   0 - Activated   1 - Deactivated" range="16" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_POR_PROXY" width="4" begin="7" end="4" resetval="0x15" description="Causes Main Domain Power On Reset when set to 4'b0110, Bits will reset to 4'b1111" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_WARMRST_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Causes Main Domain Warm Reset when set to 4'b0110, Bits will reset to 4'b1111" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_STAT_PROXY" acronym="CFG0_RST_STAT_PROXY" offset="0x1A174" width="32" description="">
		<bitfield id="RST_STAT_MCU_RESET_ISO_DONE_Z_PROXY" width="1" begin="0" end="0" resetval="0x0" description="is an outstanding warm reset request for the main domain.   Once notified, MCU needs to finish any outstanding" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_SRC_PROXY" acronym="CFG0_RST_SRC_PROXY" offset="0x1A178" width="32" description="">
		<bitfield id="RST_SRC_SAFETY_ERROR_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Reset Caused by MCU ESM Error" range="31" rwaccess="R"/> 
		<bitfield id="RST_SRC_MAIN_ESM_ERROR_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset Caused by Main ESM Error" range="30" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MAIN_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Software Main Power On Reset From MAIN CTRL MMR" range="25" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MCU_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Software Main Power On Reset From MCU CTRL MMR" range="24" rwaccess="R"/> 
		<bitfield id="RST_SRC_DM_WDT_RST_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Watchdog Initiated Reset" range="22" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MAIN_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Software Main Warm Reset from MAIN CTRL MMR" range="21" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MCU_PROXY" width="1" begin="20" end="20" resetval="0x0" description="Software Main Warm Reset From MCU CTRL MMR" range="20" rwaccess="R"/> 
		<bitfield id="RST_SRC_SW_MCU_WARMRST_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Software Warm Reset" range="16" rwaccess="R"/> 
		<bitfield id="RST_SRC_WARM_OUT_RST_PROXY" width="1" begin="13" end="13" resetval="0x0" description="SMS Warm Reset" range="13" rwaccess="R"/> 
		<bitfield id="RST_SRC_COLD_OUT_RST_PROXY" width="1" begin="12" end="12" resetval="0x0" description="SMS Cold Reset" range="12" rwaccess="R"/> 
		<bitfield id="RST_SRC_DEBUG_RST_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Debug Subsystem Initiated Reset" range="8" rwaccess="R"/> 
		<bitfield id="RST_SRC_THERMAL_RST_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Thermal Reset" range="4" rwaccess="R"/> 
		<bitfield id="RST_SRC_MAIN_RESET_REQ_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Main Reset Pin" range="2" rwaccess="R"/> 
		<bitfield id="RST_SRC_MCU_RESET_PIN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Rest Caused by MCU Reset Pin" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_MAGIC_WORD_PROXY" acronym="CFG0_RST_MAGIC_WORD_PROXY" offset="0x1A17C" width="32" description="">
		<bitfield id="RST_MAGIC_WORD_MCU_MAGIC_WORD_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Magic Word Indicating Status of MCU Subsystem Boot" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_WKUP0_EN_PROXY" acronym="CFG0_WKUP0_EN_PROXY" offset="0x1A180" width="32" description="">
		<bitfield id="WKUP0_EN_WKUPEN_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Activates Wakeup from:    b0 - WKUP I2C0   b1 - WKUP USART0   b2 - MCU GPIO0   b3 - DEBUG (IceMelter)   b4 - MCU M4F Interrupt   b5 - WKUP DMTIMER0   b6 - WKUP DMTIMER1   b7 - WKUP RTC   b8 - Main RESET_REQz   b9 - USB0 In Band   b10 - USB1 In Band    b16 - MAIN IO Daisy Chain    b17 - MCU IO Daisy Chain   b18 - CANUART IO Daisy Chain" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKGATE_CTRL_PROXY" acronym="CFG0_CLKGATE_CTRL_PROXY" offset="0x1A280" width="32" description="">
		<bitfield id="CLKGATE_CTRL_MAIN_SMS_NOGATE_PROXY" width="1" begin="31" end="31" resetval="0x0" description="MAIN domain SMS  (pwr_dis_nogate) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="31" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_SA3SS_NOGATE_PROXY" width="1" begin="29" end="29" resetval="0x0" description="MAIN domain SA3SS clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="29" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_DBG_CBA_NOGATE_PROXY" width="1" begin="28" end="28" resetval="0x0" description="MAIN domain Debug CBA (main_dbg_cba)clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="28" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_ICSSM_NOGATE_PROXY" width="1" begin="21" end="21" resetval="0x0" description="MAIN domain ICSSM clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="21" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_PDMA2_NOGATE_PROXY" width="1" begin="19" end="19" resetval="0x0" description="MAIN domain PDMA2  (pwr_dis_nogate) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="19" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_PDMA1_NOGATE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="MAIN domain PDMA1  (pwr_dis_nogate) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="18" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_PDMA0_NOGATE_PROXY" width="1" begin="17" end="17" resetval="0x0" description="MAIN domain PDMA0  (pwr_dis_nogate) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="17" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_DMSS_NOGATE_PROXY" width="1" begin="16" end="16" resetval="0x0" description="MAIN domain DMSS (pwr_dis_nogate) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="16" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_GIC500_NOGATE_PROXY" width="1" begin="15" end="15" resetval="0x0" description="MAIN A53SS0 (gic500_1_2) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="15" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_IPCSS_CBA_NOGATE_PROXY" width="1" begin="13" end="13" resetval="0x0" description="MAIN domain Infrastructure bus (main_ipcss_cbass) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="13" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_MCASP_CBA_NOGATE_PROXY" width="1" begin="12" end="12" resetval="0x0" description="MAIN domain Infrastructure bus (main_mcasp_cbass) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="12" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_MISC_PERI_CBA_NOGATE_PROXY" width="1" begin="11" end="11" resetval="0x0" description="MAIN domain Infrastructure bus (main_misc_peri_cbass) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="11" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_A53_0_DBG_NOGATE_PROXY" width="1" begin="10" end="10" resetval="0x0" description="MAIN A53SS0 Debug Port clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="10" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_A53_0_CFG_NOGATE_PROXY" width="1" begin="9" end="9" resetval="0x0" description="MAIN A53SS0 Configuration Port clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="9" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_A53_0_ACP_NOGATE_PROXY" width="1" begin="8" end="8" resetval="0x0" description="MAIN A53SS0 ACP clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="8" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_A53_0_NOGATE_PROXY" width="1" begin="7" end="7" resetval="0x0" description="MAIN A53SS0 clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="7" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_FW_CBA_NOGATE_PROXY" width="1" begin="5" end="5" resetval="0x0" description="MAIN domain datal bus (main_fw_cbass) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="5" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_DATA_CBA_NOGATE_PROXY" width="1" begin="4" end="4" resetval="0x0" description="MAIN domain data bus (main_cbass) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="4" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_CENTRAL_CBA_NOGATE_PROXY" width="1" begin="3" end="3" resetval="0x1" description="WKUP domain Infrastructure ECC aggregator(wkup_safe_ecc_aggr) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="3" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_WKUP_DM_PWR_NOGATE_PROXY" width="1" begin="2" end="2" resetval="0x1" description="WKUP domain Device Manager (wkup_dm_pwr_nogate)  clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="2" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_WKUP_DM_CBA_NOGATE_PROXY" width="1" begin="1" end="1" resetval="0x1" description="WKUP domain device manager CBA clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="1" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MAIN_INFRA_CBA_NOGATE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="MAIN domain Infrastructure bus (main_infra_cbass and psc_fw_ch_br) clock gate deactivate.     0 - Clocks are gated on idle for power savings   1 - Clocks are not gated on idle, power saving deactivated" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CANUART_WAKE_CTRL_PROXY" acronym="CFG0_CANUART_WAKE_CTRL_PROXY" offset="0x1A300" width="32" description="">
		<bitfield id="CANUART_WAKE_CTRL_MW_PROXY" width="31" begin="31" end="1" resetval="0x0" description="CANUART IO magic word.  This 31-bit value that activates placing of the CANUART I/Os into isolation for daisy-chain wakeup operation.  0x2AAAAAAA - Magic word value to activate isolation whenqualified with mw_load bit Others - Any other value will prevent isolation when mw_loadtransitions from 0 to 1" range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="CANUART_WAKE_CTRL_MW_LOAD_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Magic word load activate Setting this bit to 1 loads and locks the mw field for CANUART IO isolation.  If the mw field matches the magicword value then the value is latched into the CANUART IO voltage domain and CANUART IO isolation is activated. 0 - Unlock and do not load mw value for comparison 1 - Load and lock mw for magic word value comparison" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CANUART_WAKE_STAT0_PROXY" acronym="CFG0_CANUART_WAKE_STAT0_PROXY" offset="0x1A308" width="32" description="">
		<bitfield id="CANUART_WAKE_STAT0_MW_STAT_PROXY" width="31" begin="31" end="1" resetval="0x0" description="CANUART magic word status Indicates the latched value of the mw field." range="31 - 1" rwaccess="R"/> 
		<bitfield id="CANUART_WAKE_STAT0_MW_LOAD_STAT_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Magic word load status. Indicates the latched value of the mw_load_en bit" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_CANUART_WAKE_STAT1_PROXY" acronym="CFG0_CANUART_WAKE_STAT1_PROXY" offset="0x1A30C" width="32" description="">
		<bitfield id="CANUART_WAKE_STAT1_CANUART_IO_MODE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Indicates if CANUART IO wakeup mode is activated. 0 - Not activated (load_en not set or mw doesn't match magic word) 1 - CANUART IO mode activated" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_WFI_STATUS_PROXY" acronym="CFG0_WFI_STATUS_PROXY" offset="0x1A400" width="32" description="">
		<bitfield id="WFI_STATUS_A53SS0_CPU3_WFI_PROXY" width="1" begin="12" end="12" resetval="0x0" description="WFI status of A53SS0 CPU3" range="12" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_A53SS0_CPU2_WFI_PROXY" width="1" begin="11" end="11" resetval="0x0" description="WFI status of A53SS0 CPU2" range="11" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_A53SS0_CPU1_WFI_PROXY" width="1" begin="10" end="10" resetval="0x0" description="WFI status of A53SS0 CPU1" range="10" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_A53SS0_CPU0_WFI_PROXY" width="1" begin="9" end="9" resetval="0x0" description="WFI status of A53SS0 CPU0" range="9" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_MCU_M4F_WFI_PROXY" width="1" begin="4" end="4" resetval="0x0" description="WFI status of MCU Cortex M4F" range="4" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_SMS_CPU1_WFI_PROXY" width="1" begin="3" end="3" resetval="0x0" description="WFI status of SMS Cortex M4F1" range="3" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_SMS_CPU0_WFI_PROXY" width="1" begin="2" end="2" resetval="0x0" description="WFI status of SMS Cortex M4F0" range="2" rwaccess="R"/> 
		<bitfield id="WFI_STATUS_PULSAR_UL0_WFI_PROXY" width="1" begin="0" end="0" resetval="0x0" description="WFI status of Device Manager Cortex R5F" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_SLEEP_STATUS_PROXY" acronym="CFG0_SLEEP_STATUS_PROXY" offset="0x1A410" width="32" description="">
		<bitfield id="SLEEP_STATUS_EXITED_SLEEP_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Set when the HFXOSC clock gate is activated (rising edge capture of OSC_CG_ACK).  To be read and cleared by DM after exiting WFI as a status signal distinguishing the case where WFI was entered and the clock was stopped, then exited with a wakeup (this bit will be set)  from the case where an interrupt or other event caused the WFI sequence to stop and the HFXOSC was never stopped." range="31" rwaccess="R/W1TC"/> 
		<bitfield id="SLEEP_STATUS_MAIN_DS_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Set when the main domain deep sleep power on reset / power domain off is activated.  (rising edge detect of am62_wkup_ctrl_mmr.wkup_0.DS_MAIN_por_pdoff_ft_out_ipcfg).   This will be checked by the ROM on TIFS upon exiting from reset to determine if it is a power on reset or exiting deep sleep." range="28" rwaccess="R/W1TC"/> 
		<bitfield id="SLEEP_STATUS_MAIN_RESETSTATZ_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Reflects the status of the main domain resetz signal Field values (others are reserved): 1'b0 - Main Domain In Reset 1'b1 - Main Domain Out of Reset" range="8" rwaccess="R"/>
	</register>
	<register id="CFG0_DS_MAGIC_WORD_PROXY" acronym="CFG0_DS_MAGIC_WORD_PROXY" offset="0x1A418" width="32" description="">
		<bitfield id="DS_MAGIC_WORD_DS_MAGIC_WORD_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Magic Word Indicating State of Deep Sleep" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_MAIN_PROXY" acronym="CFG0_DS_MAIN_PROXY" offset="0x1A420" width="32" description="">
		<bitfield id="DS_MAIN_POR_PDOFF_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Signal Puts main SMS, DebugSS and MainIP Power Domains into Power Off state, and asserts Main Power On Reset. Field values (others are reserved): 4'b0110 - Off 4'b1111 - On" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_DM_RESET_PROXY" acronym="CFG0_DS_DM_RESET_PROXY" offset="0x1A440" width="32" description="">
		<bitfield id="DS_DM_RESET_MASK_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Signal used to mask main domain resets from Device Manager / Wakeup and MCU Ips Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_DDR0_RESET_PROXY" acronym="CFG0_DS_DDR0_RESET_PROXY" offset="0x1A450" width="32" description="">
		<bitfield id="DS_DDR0_RESET_MASK_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Signal used to block reset to the DDRSS0 Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_USB0_RESET_PROXY" acronym="CFG0_DS_USB0_RESET_PROXY" offset="0x1A460" width="32" description="">
		<bitfield id="DS_USB0_RESET_MASK_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Signal used to block reset to the USBSS0 Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DS_USB1_RESET_PROXY" acronym="CFG0_DS_USB1_RESET_PROXY" offset="0x1A464" width="32" description="">
		<bitfield id="DS_USB1_RESET_MASK_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Signal used to block reset to the USBSS1 Field values (others are reserved): 4'b0110 - Masked 4'b1111 - UnMasked" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DM_CLKSTOP_EN_PROXY" acronym="CFG0_DM_CLKSTOP_EN_PROXY" offset="0x1A480" width="32" description="">
		<bitfield id="DM_CLKSTOP_EN_EN_17_PROXY" width="1" begin="17" end="17" resetval="0x0" description="WKUP DMTIMER1 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - Not Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.17 always reads '1' 1'b1 - Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.17 reflects the IP clockstop_ack" range="17" rwaccess="R/W"/> 
		<bitfield id="DM_CLKSTOP_EN_EN_16_PROXY" width="1" begin="16" end="16" resetval="0x0" description="WKUP DMTIMER0 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - Not Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.16 always reads '1' 1'b1 - Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.16 reflects the IP clockstop_ack" range="16" rwaccess="R/W"/> 
		<bitfield id="DM_CLKSTOP_EN_EN_3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="WKUP UART0 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - Not Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.3 always reads '1' 1'b1 - Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.3 reflects the IP clockstop_ack" range="3" rwaccess="R/W"/> 
		<bitfield id="DM_CLKSTOP_EN_EN_0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="WKUP I2C0 Participation in Clockstop Req Group Field values (others are reserved): 1'b0 - Not Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.0 always reads '1' 1'b1 - Participating in Clockstop Override Group.  DM_CLKSTOP_ACK.0 reflects the IP clockstop_ack" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DM_CLKSTOP_ACK_PROXY" acronym="CFG0_DM_CLKSTOP_ACK_PROXY" offset="0x1A490" width="32" description="">
		<bitfield id="DM_CLKSTOP_ACK_ACK_17_PROXY" width="1" begin="17" end="17" resetval="0x0" description="WKUP DMTIMER1 Clockstop Ack Status Field values (others are reserved): 1'b0 - IP is Participating in Clockstop Override Group,  and IP clockstop_ack is 0 1'b1 - IP Is either not Participating in Clockstop Override Group, or IP has returned IP clockstop_ack" range="17" rwaccess="R"/> 
		<bitfield id="DM_CLKSTOP_ACK_ACK_16_PROXY" width="1" begin="16" end="16" resetval="0x0" description="WKUP DMTIMER0 Clockstop Ack Status Field values (others are reserved): 1'b0 - IP is Participating in Clockstop Override Group,  and IP clockstop_ack is 0 1'b1 - IP Is either not Participating in Clockstop Override Group, or IP has returned IP clockstop_ack" range="16" rwaccess="R"/> 
		<bitfield id="DM_CLKSTOP_ACK_ACK_3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="WKUP UART0 Clockstop Ack Status Field values (others are reserved): 1'b0 - IP is Participating in Clockstop Override Group,  and IP clockstop_ack is 0 1'b1 - IP Is either not Participating in Clockstop Override Group, or IP has returned IP clockstop_ack" range="3" rwaccess="R"/> 
		<bitfield id="DM_CLKSTOP_ACK_ACK_0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="WKUP I2C0 Clockstop Ack Status Field values (others are reserved): 1'b0 - IP is Participating in Clockstop Override Group,  and IP clockstop_ack is 0 1'b1 - IP Is either not Participating in Clockstop Override Group, or IP has returned IP clockstop_ack" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DM_GRP_CLKSTOP_REQ_PROXY" acronym="CFG0_DM_GRP_CLKSTOP_REQ_PROXY" offset="0x1A4A0" width="32" description="">
		<bitfield id="DM_GRP_CLKSTOP_REQ_REQ_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Assertion of Clockstop Req to IPs participating in Clockstop Req Group Field values (others are reserved): 1'b0 - Deassert CLKSTOP Req to all IPs participating in Clockstop Override Group 1'b1 - Assert CLKSTOP Req to all IPs participating in Clockstop Override Group" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DM_GRP_CLKSTOP_ACK_PROXY" acronym="CFG0_DM_GRP_CLKSTOP_ACK_PROXY" offset="0x1A4A4" width="32" description="">
		<bitfield id="DM_GRP_CLKSTOP_ACK_ACK_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Status of IPs Participating in Clockstop Ack Group.  If DM_CLKSTOP_EN is 0 (no IPs participating) this bit always reads 1. Field values (others are reserved): 1'b0 - At least one IP participating in Clockstop Override has not returned Ack 1'b1 - All IPs that are participating in Clockstop Override have returned Ack" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DEVICE_TYPE_PROXY" acronym="CFG0_DEVICE_TYPE_PROXY" offset="0x1A500" width="32" description="">
		<bitfield id="DEVICE_TYPE_SMS_DEV_TYPE_PROXY" width="4" begin="7" end="4" resetval="0x0" description="" range="7 - 4" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK6_KICK0_PROXY" acronym="CFG0_LOCK6_KICK0_PROXY" offset="0x1B008" width="32" description="">
		<bitfield id="LOCK6_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1_PROXY" acronym="CFG0_LOCK6_KICK1_PROXY" offset="0x1B00C" width="32" description="">
		<bitfield id="LOCK6_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0" acronym="CFG0_CLAIMREG_P6_R0" offset="0x1B100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1" acronym="CFG0_CLAIMREG_P6_R1" offset="0x1B104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2" acronym="CFG0_CLAIMREG_P6_R2" offset="0x1B108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R3" acronym="CFG0_CLAIMREG_P6_R3" offset="0x1B10C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R4" acronym="CFG0_CLAIMREG_P6_R4" offset="0x1B110" width="32" description="">
		<bitfield id="CLAIMREG_P6_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R5" acronym="CFG0_CLAIMREG_P6_R5" offset="0x1B114" width="32" description="">
		<bitfield id="CLAIMREG_P6_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R6" acronym="CFG0_CLAIMREG_P6_R6" offset="0x1B118" width="32" description="">
		<bitfield id="CLAIMREG_P6_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R7" acronym="CFG0_CLAIMREG_P6_R7" offset="0x1B11C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R8" acronym="CFG0_CLAIMREG_P6_R8" offset="0x1B120" width="32" description="">
		<bitfield id="CLAIMREG_P6_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R9" acronym="CFG0_CLAIMREG_P6_R9" offset="0x1B124" width="32" description="">
		<bitfield id="CLAIMREG_P6_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R10" acronym="CFG0_CLAIMREG_P6_R10" offset="0x1B128" width="32" description="">
		<bitfield id="CLAIMREG_P6_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_BACKUP_REG" acronym="CFG0_BACKUP_REG" offset="0x1C100" width="32" description="">
		<bitfield id="BACKUP_DATA" width="32" begin="31" end="0" resetval="0x0" description="Storage for Backup Data During Deep Sleep" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK0" acronym="CFG0_LOCK7_KICK0" offset="0x1D008" width="32" description="">
		<bitfield id="LOCK7_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK1" acronym="CFG0_LOCK7_KICK1" offset="0x1D00C" width="32" description="">
		<bitfield id="LOCK7_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R0_READONLY" acronym="CFG0_CLAIMREG_P7_R0_READONLY" offset="0x1D100" width="32" description="">
		<bitfield id="CLAIMREG_P7_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R1_READONLY" acronym="CFG0_CLAIMREG_P7_R1_READONLY" offset="0x1D104" width="32" description="">
		<bitfield id="CLAIMREG_P7_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R2_READONLY" acronym="CFG0_CLAIMREG_P7_R2_READONLY" offset="0x1D108" width="32" description="">
		<bitfield id="CLAIMREG_P7_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_BACKUP_REG_PROXY" acronym="CFG0_BACKUP_REG_PROXY" offset="0x1E100" width="32" description="">
		<bitfield id="BACKUP_DATA_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Storage for Backup Data During Deep Sleep" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK0_PROXY" acronym="CFG0_LOCK7_KICK0_PROXY" offset="0x1F008" width="32" description="">
		<bitfield id="LOCK7_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK1_PROXY" acronym="CFG0_LOCK7_KICK1_PROXY" offset="0x1F00C" width="32" description="">
		<bitfield id="LOCK7_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R0" acronym="CFG0_CLAIMREG_P7_R0" offset="0x1F100" width="32" description="">
		<bitfield id="CLAIMREG_P7_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R1" acronym="CFG0_CLAIMREG_P7_R1" offset="0x1F104" width="32" description="">
		<bitfield id="CLAIMREG_P7_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R2" acronym="CFG0_CLAIMREG_P7_R2" offset="0x1F108" width="32" description="">
		<bitfield id="CLAIMREG_P7_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R/W"/>
	</register>
</module>