$date
	Wed Feb 22 11:13:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pattern_tb $end
$var wire 1 ! o $end
$var reg 1 " clk $end
$var reg 1 # i $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # i $end
$var wire 1 $ rst $end
$var reg 1 ! o $end
$var reg 2 % state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
0$
0#
0"
x!
$end
#20
0!
1#
1"
#40
0"
#60
0#
1"
#80
1#
0"
#100
0#
1"
#120
1#
0"
#140
1"
#160
0#
0"
#180
1#
1"
#200
0#
0"
#220
1#
1"
#240
0"
#260
0#
1"
#280
1#
0"
#300
0#
1"
#320
1#
0"
#340
1"
#360
0#
0"
#380
1#
1"
#400
0#
0"
#420
1#
1"
#440
0"
#460
0#
1"
#480
1#
0"
#500
0#
1"
#520
1#
0"
#540
1"
#560
0#
0"
#580
1#
1"
#600
0#
0"
#620
1#
1"
#640
0"
#660
0#
1"
#680
1#
0"
#700
0#
1"
#720
1#
0"
#740
1"
#760
0#
0"
#780
1#
1"
#800
0#
0"
#820
1#
1"
#840
0"
#860
0#
1"
#880
1#
0"
#900
0#
1"
#920
1#
0"
#940
1"
#960
0#
0"
#980
1#
1"
#1000
0#
0"
