INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSDLab/Lab4/CLA_behavioural/CLA_behavioural.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSDLab/Lab4/CLA_behavioural/CLA_behavioural.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSDLab/Lab4/CLA_behavioural/CLA_behavioural.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
