{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700361262448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700361262448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 18:34:22 2023 " "Processing started: Sat Nov 18 18:34:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700361262448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700361262448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l3p1 -c l3p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off l3p1 -c l3p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700361262448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700361262861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700361262861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_controller1.sv 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light_controller1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_controller1 " "Found entity 1: traffic_light_controller1" {  } { { "traffic_light_controller1.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/traffic_light_controller1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700361269143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700361269143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light_package.sv 1 0 " "Found 1 design units, including 0 entities, in source file light_package.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light_package (SystemVerilog) " "Found design unit 1: light_package (SystemVerilog)" {  } { { "light_package.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/light_package.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700361269146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700361269146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_part1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_part1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_part1_tb " "Found entity 1: lab3_part1_tb" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700361269148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700361269148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_part1_tb " "Elaborating entity \"lab3_part1_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700361269170 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_cnt lab3_part1_tb.sv(35) " "Verilog HDL or VHDL warning at lab3_part1_tb.sv(35): object \"test_cnt\" assigned a value but never read" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700361269171 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(37) " "Verilog HDL warning at lab3_part1_tb.sv(37): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 37 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269171 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(40) " "Verilog HDL warning at lab3_part1_tb.sv(40): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 40 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269172 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(41) " "Verilog HDL warning at lab3_part1_tb.sv(41): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 41 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269172 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(43) " "Verilog HDL warning at lab3_part1_tb.sv(43): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 43 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269172 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(44) " "Verilog HDL warning at lab3_part1_tb.sv(44): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 44 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269172 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(45) " "Verilog HDL warning at lab3_part1_tb.sv(45): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 45 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269172 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(46) " "Verilog HDL warning at lab3_part1_tb.sv(46): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 46 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269172 "|lab3_part1_tb"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_PARALLEL_BLOCK" "lab3_part1_tb.sv(52) " "Verilog HDL unsupported feature warning at lab3_part1_tb.sv(52): Parallel (Fork-Join) Block is not supported" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 52 0 0 } }  } 0 10129 "Verilog HDL unsupported feature warning at %1!s!: Parallel (Fork-Join) Block is not supported" 0 0 "Analysis & Synthesis" 0 -1 1700361269173 ""}
{ "Warning" "WVRFX_VERI_ILLEGAL_ARRAY_OF_VECTOR_USE" "lab3_part1_tb.sv(68) " "Verilog HDL unsupported feature warning at lab3_part1_tb.sv(68): Wait Statement is not supported and is ignored" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 68 0 0 } }  } 0 10193 "Verilog HDL unsupported feature warning at %1!s!: Wait Statement is not supported and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1700361269173 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(96) " "Verilog HDL warning at lab3_part1_tb.sv(96): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 96 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269173 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "test_cnt lab3_part1_tb.sv(39) " "Verilog HDL warning at lab3_part1_tb.sv(39): initial value for variable test_cnt should be constant" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 39 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1700361269173 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(103) " "Verilog HDL warning at lab3_part1_tb.sv(103): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 103 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(105) " "Verilog HDL warning at lab3_part1_tb.sv(105): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 105 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(107) " "Verilog HDL warning at lab3_part1_tb.sv(107): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 107 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(109) " "Verilog HDL warning at lab3_part1_tb.sv(109): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 109 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(111) " "Verilog HDL warning at lab3_part1_tb.sv(111): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 111 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(113) " "Verilog HDL warning at lab3_part1_tb.sv(113): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 113 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(117) " "Verilog HDL warning at lab3_part1_tb.sv(117): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 117 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(118) " "Verilog HDL warning at lab3_part1_tb.sv(118): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 118 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(119) " "Verilog HDL warning at lab3_part1_tb.sv(119): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 119 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(120) " "Verilog HDL warning at lab3_part1_tb.sv(120): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 120 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(121) " "Verilog HDL warning at lab3_part1_tb.sv(121): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 121 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(122) " "Verilog HDL warning at lab3_part1_tb.sv(122): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 122 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(123) " "Verilog HDL warning at lab3_part1_tb.sv(123): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 123 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab3_part1_tb.sv(124) " "Verilog HDL warning at lab3_part1_tb.sv(124): ignoring unsupported system task" {  } { { "lab3_part1_tb.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab3/part1/lab3_part1_tb.sv" 124 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1700361269174 "|lab3_part1_tb"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700361269176 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700361269229 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 18 18:34:29 2023 " "Processing ended: Sat Nov 18 18:34:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700361269229 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700361269229 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700361269229 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700361269229 ""}
