{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494555030681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494555030681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 10:10:30 2017 " "Processing started: Fri May 12 10:10:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494555030681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494555030681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494555030681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1494555031082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "F:/LQbishe/shiyan/7 clock/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494555031127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494555031127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timekeeper_module.v 1 1 " "Found 1 design units, including 1 entities, in source file timekeeper_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimeKeeper_module " "Found entity 1: TimeKeeper_module" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494555031130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494555031130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buzzer_module " "Found entity 1: Buzzer_module" {  } { { "Buzzer_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/Buzzer_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494555031132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494555031132 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Digitron_TimeDisplay_module.v(30) " "Verilog HDL information at Digitron_TimeDisplay_module.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "Digitron_TimeDisplay_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/Digitron_TimeDisplay_module.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494555031134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitron_timedisplay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file digitron_timedisplay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digitron_TimeDisplay_module " "Found entity 1: Digitron_TimeDisplay_module" {  } { { "Digitron_TimeDisplay_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/Digitron_TimeDisplay_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494555031135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494555031135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494555031162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeKeeper_module TimeKeeper_module:U1 " "Elaborating entity \"TimeKeeper_module\" for hierarchy \"TimeKeeper_module:U1\"" {  } { { "clock.v" "U1" { Text "F:/LQbishe/shiyan/7 clock/clock.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494555031205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 TimeKeeper_module.v(31) " "Verilog HDL assignment warning at TimeKeeper_module.v(31): truncated value with size 32 to match size of target (25)" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031218 "|clock|TimeKeeper_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeKeeper_module.v(53) " "Verilog HDL assignment warning at TimeKeeper_module.v(53): truncated value with size 32 to match size of target (4)" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031218 "|clock|TimeKeeper_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeKeeper_module.v(60) " "Verilog HDL assignment warning at TimeKeeper_module.v(60): truncated value with size 32 to match size of target (4)" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031218 "|clock|TimeKeeper_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeKeeper_module.v(70) " "Verilog HDL assignment warning at TimeKeeper_module.v(70): truncated value with size 32 to match size of target (4)" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031218 "|clock|TimeKeeper_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeKeeper_module.v(81) " "Verilog HDL assignment warning at TimeKeeper_module.v(81): truncated value with size 32 to match size of target (4)" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031218 "|clock|TimeKeeper_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeKeeper_module.v(84) " "Verilog HDL assignment warning at TimeKeeper_module.v(84): truncated value with size 32 to match size of target (4)" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031218 "|clock|TimeKeeper_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeKeeper_module.v(101) " "Verilog HDL assignment warning at TimeKeeper_module.v(101): truncated value with size 32 to match size of target (4)" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031218 "|clock|TimeKeeper_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeKeeper_module.v(110) " "Verilog HDL assignment warning at TimeKeeper_module.v(110): truncated value with size 32 to match size of target (4)" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031218 "|clock|TimeKeeper_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeKeeper_module.v(113) " "Verilog HDL assignment warning at TimeKeeper_module.v(113): truncated value with size 32 to match size of target (4)" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031219 "|clock|TimeKeeper_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeKeeper_module.v(116) " "Verilog HDL assignment warning at TimeKeeper_module.v(116): truncated value with size 32 to match size of target (4)" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031219 "|clock|TimeKeeper_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeKeeper_module.v(119) " "Verilog HDL assignment warning at TimeKeeper_module.v(119): truncated value with size 32 to match size of target (4)" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031219 "|clock|TimeKeeper_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeKeeper_module.v(122) " "Verilog HDL assignment warning at TimeKeeper_module.v(122): truncated value with size 32 to match size of target (4)" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031219 "|clock|TimeKeeper_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TimeKeeper_module.v(125) " "Verilog HDL assignment warning at TimeKeeper_module.v(125): truncated value with size 32 to match size of target (4)" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031219 "|clock|TimeKeeper_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digitron_TimeDisplay_module Digitron_TimeDisplay_module:U2 " "Elaborating entity \"Digitron_TimeDisplay_module\" for hierarchy \"Digitron_TimeDisplay_module:U2\"" {  } { { "clock.v" "U2" { Text "F:/LQbishe/shiyan/7 clock/clock.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494555031220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 8 Digitron_TimeDisplay_module.v(50) " "Verilog HDL assignment warning at Digitron_TimeDisplay_module.v(50): truncated value with size 23 to match size of target (8)" {  } { { "Digitron_TimeDisplay_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/Digitron_TimeDisplay_module.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031231 "|clock|Digitron_TimeDisplay_module:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 Digitron_TimeDisplay_module.v(82) " "Verilog HDL assignment warning at Digitron_TimeDisplay_module.v(82): truncated value with size 8 to match size of target (6)" {  } { { "Digitron_TimeDisplay_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/Digitron_TimeDisplay_module.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494555031231 "|clock|Digitron_TimeDisplay_module:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer_module Buzzer_module:U3 " "Elaborating entity \"Buzzer_module\" for hierarchy \"Buzzer_module:U3\"" {  } { { "clock.v" "U3" { Text "F:/LQbishe/shiyan/7 clock/clock.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494555031232 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TimeKeeper_module.v" "" { Text "F:/LQbishe/shiyan/7 clock/TimeKeeper_module.v" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1494555031932 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1494555031932 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Digitron_Out\[7\] GND " "Pin \"Digitron_Out\[7\]\" is stuck at GND" {  } { { "clock.v" "" { Text "F:/LQbishe/shiyan/7 clock/clock.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494555032046 "|clock|Digitron_Out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494555032046 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1494555032165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/LQbishe/shiyan/7 clock/output_files/clock.map.smsg " "Generated suppressed messages file F:/LQbishe/shiyan/7 clock/output_files/clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1494555032462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494555032727 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494555032727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494555032784 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494555032784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494555032784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494555032784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494555032814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 10:10:32 2017 " "Processing ended: Fri May 12 10:10:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494555032814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494555032814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494555032814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494555032814 ""}
