Analysis & Synthesis report for DE0_TOP
Mon Dec 18 09:47:40 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|DRsize
 10. State Machine - |DE0_TOP|qsys:u0|qsys_sdram:sdram|m_next
 11. State Machine - |DE0_TOP|qsys:u0|qsys_sdram:sdram|m_state
 12. State Machine - |DE0_TOP|qsys:u0|qsys_sdram:sdram|i_next
 13. State Machine - |DE0_TOP|qsys:u0|qsys_sdram:sdram|i_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for qsys:u0|qsys_pll:pll
 21. Source assignments for qsys:u0|qsys_pll:pll|qsys_pll_stdsync_sv6:stdsync2|qsys_pll_dffpipe_l2c:dffpipe3
 22. Source assignments for qsys:u0|qsys_sdram:sdram
 23. Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_jag1:auto_generated
 24. Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_kag1:auto_generated
 25. Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 26. Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nn71:auto_generated
 27. Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 28. Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 29. Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 30. Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 31. Source assignments for qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 32. Source assignments for qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 33. Source assignments for qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for qsys:u0|qsys_cmd_xbar_demux:cmd_xbar_demux
 37. Source assignments for qsys:u0|qsys_cmd_xbar_demux_001:cmd_xbar_demux_001
 38. Source assignments for qsys:u0|qsys_rsp_xbar_demux:rsp_xbar_demux
 39. Source assignments for qsys:u0|qsys_rsp_xbar_demux:rsp_xbar_demux_001
 40. Source assignments for qsys:u0|qsys_rsp_xbar_demux:rsp_xbar_demux_002
 41. Source assignments for qsys:u0|qsys_rsp_xbar_demux_003:rsp_xbar_demux_003
 42. Source assignments for qsys:u0|qsys_cmd_xbar_demux_002:cmd_xbar_demux_002
 43. Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_004
 44. Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_005
 45. Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_006
 46. Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_007
 47. Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_008
 48. Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_009
 49. Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_010
 50. Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_011
 51. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 52. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 53. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 54. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 55. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 56. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 57. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 58. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 59. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 60. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 61. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 62. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 63. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 64. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 65. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 66. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 67. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 68. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 69. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 70. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 71. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 72. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 73. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 74. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 75. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 76. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 77. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 78. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 79. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 80. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 81. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 82. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 83. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 84. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 85. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 86. Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 87. Source assignments for qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 88. Source assignments for qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 89. Source assignments for qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 90. Source assignments for qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 91. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst0
 92. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst1
 93. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst2
 94. Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a
 95. Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram
 96. Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b
 97. Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram
 98. Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 99. Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram
100. Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram
101. Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
102. Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
103. Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
104. Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
105. Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy
106. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_mm_bridge:apb
107. Parameter Settings for User Entity Instance: qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo
108. Parameter Settings for User Entity Instance: qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo
109. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator
110. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_master_translator:nios2cpu_data_master_translator
111. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator
112. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:sdram_s1_translator
113. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:apb_s0_translator
114. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:pll_pll_slave_translator
115. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_master_translator:apb_m0_translator
116. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
117. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:sys_timer_s1_translator
118. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:floor_timer_s1_translator
119. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:seg7_timer_s1_translator
120. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:led_s1_translator
121. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:switch_s1_translator
122. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:button_s1_translator
123. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:seg7_s1_translator
124. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent
125. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent
126. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
127. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent
130. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
133. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent
134. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent
137. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
140. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent
141. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
142. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
145. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:sys_timer_s1_translator_avalon_universal_slave_0_agent
146. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:sys_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
149. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:floor_timer_s1_translator_avalon_universal_slave_0_agent
150. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:floor_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
152. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
153. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:seg7_timer_s1_translator_avalon_universal_slave_0_agent
154. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:seg7_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
157. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent
158. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
161. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:switch_s1_translator_avalon_universal_slave_0_agent
162. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:switch_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
163. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
164. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
165. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent
166. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
167. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
168. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
169. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:seg7_s1_translator_avalon_universal_slave_0_agent
170. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:seg7_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
172. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
173. Parameter Settings for User Entity Instance: qsys:u0|qsys_addr_router:addr_router|qsys_addr_router_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: qsys:u0|qsys_addr_router_001:addr_router_001|qsys_addr_router_001_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router:id_router|qsys_id_router_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_001:id_router_001|qsys_id_router_001_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router:id_router_002|qsys_id_router_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_003:id_router_003|qsys_id_router_003_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: qsys:u0|qsys_addr_router_002:addr_router_002|qsys_addr_router_002_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_004|qsys_id_router_004_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_005|qsys_id_router_004_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_006|qsys_id_router_004_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_007|qsys_id_router_004_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_008|qsys_id_router_004_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_009|qsys_id_router_004_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_010|qsys_id_router_004_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_011|qsys_id_router_004_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_traffic_limiter:limiter
189. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_burst_adapter:burst_adapter
190. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
191. Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller
192. Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
193. Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_001
194. Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
195. Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_002
196. Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
197. Parameter Settings for User Entity Instance: qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
202. Parameter Settings for User Entity Instance: qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
203. Parameter Settings for User Entity Instance: qsys:u0|qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
204. Parameter Settings for User Entity Instance: qsys:u0|qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
205. Parameter Settings for User Entity Instance: qsys:u0|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
206. Parameter Settings for User Entity Instance: qsys:u0|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
207. Parameter Settings for User Entity Instance: qsys:u0|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
208. Parameter Settings for User Entity Instance: qsys:u0|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
209. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_width_adapter:width_adapter
210. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_width_adapter:width_adapter_001
211. Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
212. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser
213. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
214. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
215. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
216. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001
217. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
218. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
219. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
220. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002
221. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
222. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
223. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
224. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003
225. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
226. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
227. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
228. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004
229. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
230. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
231. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
232. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005
233. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
234. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
235. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
236. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006
237. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
238. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
239. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
240. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007
241. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
242. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
243. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
244. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008
245. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
246. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
247. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
248. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009
249. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
250. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
251. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
252. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010
253. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer
254. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
255. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
256. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011
257. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer
258. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
259. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
260. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012
261. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer
262. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
263. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
264. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013
265. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer
266. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
267. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
268. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014
269. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer
270. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
271. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
272. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015
273. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer
274. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
275. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
276. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016
277. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer
278. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
279. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
280. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017
281. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer
282. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
283. Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
284. Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer
285. Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
286. Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001
287. Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
288. Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002
289. Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
290. Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003
291. Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync
292. altsyncram Parameter Settings by Entity Instance
293. scfifo Parameter Settings by Entity Instance
294. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017"
295. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016"
296. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015"
297. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014"
298. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013"
299. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012"
300. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011"
301. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010"
302. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009"
303. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008"
304. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007"
305. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006"
306. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005"
307. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004"
308. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003"
309. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002"
310. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001"
311. Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser"
312. Port Connectivity Checks: "qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
313. Port Connectivity Checks: "qsys:u0|altera_merlin_width_adapter:width_adapter_001"
314. Port Connectivity Checks: "qsys:u0|altera_merlin_width_adapter:width_adapter"
315. Port Connectivity Checks: "qsys:u0|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
316. Port Connectivity Checks: "qsys:u0|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
317. Port Connectivity Checks: "qsys:u0|qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
318. Port Connectivity Checks: "qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
319. Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller_002"
320. Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller_001"
321. Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller"
322. Port Connectivity Checks: "qsys:u0|qsys_id_router_004:id_router_004|qsys_id_router_004_default_decode:the_default_decode"
323. Port Connectivity Checks: "qsys:u0|qsys_addr_router_002:addr_router_002|qsys_addr_router_002_default_decode:the_default_decode"
324. Port Connectivity Checks: "qsys:u0|qsys_id_router_003:id_router_003|qsys_id_router_003_default_decode:the_default_decode"
325. Port Connectivity Checks: "qsys:u0|qsys_id_router_001:id_router_001|qsys_id_router_001_default_decode:the_default_decode"
326. Port Connectivity Checks: "qsys:u0|qsys_id_router:id_router|qsys_id_router_default_decode:the_default_decode"
327. Port Connectivity Checks: "qsys:u0|qsys_addr_router_001:addr_router_001|qsys_addr_router_001_default_decode:the_default_decode"
328. Port Connectivity Checks: "qsys:u0|qsys_addr_router:addr_router|qsys_addr_router_default_decode:the_default_decode"
329. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
330. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
331. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:seg7_s1_translator_avalon_universal_slave_0_agent"
332. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
333. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
334. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent"
335. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
336. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
337. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:switch_s1_translator_avalon_universal_slave_0_agent"
338. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
339. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
340. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent"
341. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
342. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
343. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:seg7_timer_s1_translator_avalon_universal_slave_0_agent"
344. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
345. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
346. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:floor_timer_s1_translator_avalon_universal_slave_0_agent"
347. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
348. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
349. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:sys_timer_s1_translator_avalon_universal_slave_0_agent"
350. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
351. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
352. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
353. Port Connectivity Checks: "qsys:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent"
354. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
355. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
356. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent"
357. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
358. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent"
359. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
360. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
361. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
362. Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
363. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
364. Port Connectivity Checks: "qsys:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent"
365. Port Connectivity Checks: "qsys:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent"
366. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:seg7_s1_translator"
367. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:button_s1_translator"
368. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:switch_s1_translator"
369. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:led_s1_translator"
370. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:seg7_timer_s1_translator"
371. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:floor_timer_s1_translator"
372. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:sys_timer_s1_translator"
373. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
374. Port Connectivity Checks: "qsys:u0|altera_merlin_master_translator:apb_m0_translator"
375. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:pll_pll_slave_translator"
376. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:apb_s0_translator"
377. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:sdram_s1_translator"
378. Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator"
379. Port Connectivity Checks: "qsys:u0|altera_merlin_master_translator:nios2cpu_data_master_translator"
380. Port Connectivity Checks: "qsys:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator"
381. Port Connectivity Checks: "qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic"
382. Port Connectivity Checks: "qsys:u0|qsys_jtag_uart:jtag_uart"
383. Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy"
384. Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
385. Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
386. Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_pib:the_qsys_nios2cpu_nios2_oci_pib"
387. Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo|qsys_nios2cpu_nios2_oci_fifowp_inc:qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp"
388. Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_dtrace:the_qsys_nios2cpu_nios2_oci_dtrace|qsys_nios2cpu_nios2_oci_td_mode:qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode"
389. Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_itrace:the_qsys_nios2cpu_nios2_oci_itrace"
390. Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_dbrk:the_qsys_nios2cpu_nios2_oci_dbrk"
391. Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_xbrk:the_qsys_nios2cpu_nios2_oci_xbrk"
392. Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug"
393. Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci"
394. Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_test_bench:the_qsys_nios2cpu_test_bench"
395. Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu"
396. Port Connectivity Checks: "qsys:u0|qsys_sdram:sdram|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module"
397. Port Connectivity Checks: "qsys:u0|qsys_pll:pll|qsys_pll_altpll_fbh2:sd1"
398. Port Connectivity Checks: "qsys:u0"
399. Port Connectivity Checks: "button_debouncer:button_debouncer_inst2"
400. Port Connectivity Checks: "button_debouncer:button_debouncer_inst1"
401. Port Connectivity Checks: "button_debouncer:button_debouncer_inst0"
402. Elapsed Time Per Partition
403. Analysis & Synthesis Messages
404. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 18 09:47:40 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE0_TOP                                         ;
; Top-level Entity Name              ; DE0_TOP                                         ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 4,512                                           ;
;     Total combinational functions  ; 3,182                                           ;
;     Dedicated logic registers      ; 3,035                                           ;
; Total registers                    ; 3035                                            ;
; Total pins                         ; 252                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 11,264                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; DE0_TOP            ; DE0_TOP            ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+--------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                        ; Library ;
+--------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; DEC_7SEG.v                                 ; yes             ; User Verilog HDL File              ; C:/robot_experiment_final/quartus/DE0_TOP/DEC_7SEG.v                                                                ;         ;
; DE0_TOP.v                                  ; yes             ; User Verilog HDL File              ; C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v                                                                 ;         ;
; button_debouncer.v                         ; yes             ; User Verilog HDL File              ; C:/robot_experiment_final/quartus/DE0_TOP/button_debouncer.v                                                        ;         ;
; qsys.v                                     ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v                                                ;         ;
; qsys_pll.v                                 ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_pll.v                                 ;         ;
; qsys_sdram.v                               ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_sdram.v                               ;         ;
; qsys_nios2cpu.v                            ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v                            ;         ;
; qsys_nios2cpu_test_bench.v                 ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_test_bench.v                 ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                    ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;         ;
; altrom.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                        ;         ;
; altram.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                        ;         ;
; altdpram.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                      ;         ;
; db/altsyncram_jag1.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/robot_experiment_final/quartus/DE0_TOP/db/altsyncram_jag1.tdf                                                    ;         ;
; db/altsyncram_kag1.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/robot_experiment_final/quartus/DE0_TOP/db/altsyncram_kag1.tdf                                                    ;         ;
; altera_std_synchronizer.v                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                         ;         ;
; db/altsyncram_nn71.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/robot_experiment_final/quartus/DE0_TOP/db/altsyncram_nn71.tdf                                                    ;         ;
; qsys_nios2cpu_oci_test_bench.v             ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_oci_test_bench.v             ;         ;
; qsys_nios2cpu_jtag_debug_module_wrapper.v  ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_wrapper.v  ;         ;
; qsys_nios2cpu_jtag_debug_module_tck.v      ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_tck.v      ;         ;
; qsys_nios2cpu_jtag_debug_module_sysclk.v   ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_sysclk.v   ;         ;
; sld_virtual_jtag_basic.v                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                          ;         ;
; altera_avalon_mm_bridge.v                  ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_mm_bridge.v                  ;         ;
; qsys_jtag_uart.v                           ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v                           ;         ;
; scfifo.tdf                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                        ;         ;
; a_regfifo.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                     ;         ;
; a_dpfifo.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                      ;         ;
; a_i2fifo.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                      ;         ;
; a_fffifo.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                      ;         ;
; a_f2fifo.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                      ;         ;
; db/scfifo_aq21.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/robot_experiment_final/quartus/DE0_TOP/db/scfifo_aq21.tdf                                                        ;         ;
; db/a_dpfifo_h031.tdf                       ; yes             ; Auto-Generated Megafunction        ; C:/robot_experiment_final/quartus/DE0_TOP/db/a_dpfifo_h031.tdf                                                      ;         ;
; db/a_fefifo_7cf.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/robot_experiment_final/quartus/DE0_TOP/db/a_fefifo_7cf.tdf                                                       ;         ;
; db/cntr_4n7.tdf                            ; yes             ; Auto-Generated Megafunction        ; C:/robot_experiment_final/quartus/DE0_TOP/db/cntr_4n7.tdf                                                           ;         ;
; db/dpram_ek21.tdf                          ; yes             ; Auto-Generated Megafunction        ; C:/robot_experiment_final/quartus/DE0_TOP/db/dpram_ek21.tdf                                                         ;         ;
; db/altsyncram_i0m1.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/robot_experiment_final/quartus/DE0_TOP/db/altsyncram_i0m1.tdf                                                    ;         ;
; db/cntr_omb.tdf                            ; yes             ; Auto-Generated Megafunction        ; C:/robot_experiment_final/quartus/DE0_TOP/db/cntr_omb.tdf                                                           ;         ;
; alt_jtag_atlantic.v                        ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                               ;         ;
; qsys_sys_timer.v                           ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_sys_timer.v                           ;         ;
; qsys_led.v                                 ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_led.v                                 ;         ;
; qsys_switch.v                              ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_switch.v                              ;         ;
; qsys_button.v                              ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_button.v                              ;         ;
; qsys_seg7.v                                ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_seg7.v                                ;         ;
; altera_merlin_master_translator.sv         ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_master_translator.sv         ;         ;
; altera_merlin_slave_translator.sv          ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_slave_translator.sv          ;         ;
; altera_merlin_master_agent.sv              ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_master_agent.sv              ;         ;
; altera_merlin_slave_agent.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv               ;         ;
; altera_merlin_burst_uncompressor.sv        ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv        ;         ;
; altera_avalon_sc_fifo.v                    ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_sc_fifo.v                    ;         ;
; qsys_addr_router.sv                        ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router.sv                        ;         ;
; qsys_addr_router_001.sv                    ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router_001.sv                    ;         ;
; qsys_id_router.sv                          ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router.sv                          ;         ;
; qsys_id_router_001.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_001.sv                      ;         ;
; qsys_id_router_003.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_003.sv                      ;         ;
; qsys_addr_router_002.sv                    ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router_002.sv                    ;         ;
; qsys_id_router_004.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_004.sv                      ;         ;
; altera_merlin_traffic_limiter.sv           ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv           ;         ;
; altera_merlin_burst_adapter.sv             ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv             ;         ;
; altera_reset_controller.v                  ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_reset_controller.v                  ;         ;
; altera_reset_synchronizer.v                ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_reset_synchronizer.v                ;         ;
; qsys_cmd_xbar_demux.sv                     ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux.sv                     ;         ;
; qsys_cmd_xbar_demux_001.sv                 ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux_001.sv                 ;         ;
; qsys_cmd_xbar_mux.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_cmd_xbar_mux.sv                       ;         ;
; altera_merlin_arbitrator.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv                ;         ;
; qsys_rsp_xbar_demux.sv                     ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux.sv                     ;         ;
; qsys_rsp_xbar_demux_003.sv                 ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux_003.sv                 ;         ;
; qsys_rsp_xbar_mux.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux.sv                       ;         ;
; qsys_rsp_xbar_mux_001.sv                   ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux_001.sv                   ;         ;
; qsys_cmd_xbar_demux_002.sv                 ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux_002.sv                 ;         ;
; qsys_rsp_xbar_demux_004.sv                 ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux_004.sv                 ;         ;
; qsys_rsp_xbar_mux_002.sv                   ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux_002.sv                   ;         ;
; altera_merlin_width_adapter.sv             ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv             ;         ;
; altera_avalon_st_handshake_clock_crosser.v ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v ;         ;
; altera_avalon_st_clock_crosser.v           ; yes             ; Auto-Found Verilog HDL File        ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v           ;         ;
; qsys_irq_mapper.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_irq_mapper.sv                         ;         ;
; altera_irq_clock_crosser.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_irq_clock_crosser.sv                ;         ;
; altera_std_synchronizer_bundle.v           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                  ;         ;
; sld_hub.vhd                                ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                       ;         ;
; sld_jtag_hub.vhd                           ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                  ;         ;
; sld_rom_sr.vhd                             ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                    ;         ;
+--------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                  ;
+---------------------------------------------+----------------------------------------------------------------+
; Resource                                    ; Usage                                                          ;
+---------------------------------------------+----------------------------------------------------------------+
; Estimated Total logic elements              ; 4,512                                                          ;
;                                             ;                                                                ;
; Total combinational functions               ; 3182                                                           ;
; Logic element usage by number of LUT inputs ;                                                                ;
;     -- 4 input functions                    ; 1596                                                           ;
;     -- 3 input functions                    ; 1026                                                           ;
;     -- <=2 input functions                  ; 560                                                            ;
;                                             ;                                                                ;
; Logic elements by mode                      ;                                                                ;
;     -- normal mode                          ; 2905                                                           ;
;     -- arithmetic mode                      ; 277                                                            ;
;                                             ;                                                                ;
; Total registers                             ; 3035                                                           ;
;     -- Dedicated logic registers            ; 3035                                                           ;
;     -- I/O registers                        ; 0                                                              ;
;                                             ;                                                                ;
; I/O pins                                    ; 252                                                            ;
; Total memory bits                           ; 11264                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                              ;
; Total PLLs                                  ; 1                                                              ;
;     -- PLLs                                 ; 1                                                              ;
;                                             ;                                                                ;
; Maximum fan-out node                        ; qsys:u0|qsys_pll:pll|qsys_pll_altpll_fbh2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 2890                                                           ;
; Total fan-out                               ; 23173                                                          ;
; Average fan-out                             ; 3.33                                                           ;
+---------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                    ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_TOP                                                                                                       ; 3182 (1)          ; 3035 (0)     ; 11264       ; 0            ; 0       ; 0         ; 252  ; 0            ; |DE0_TOP                                                                                                                                                                                                                                                                                                               ; work         ;
;    |DEC_7SEG:seg0|                                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DEC_7SEG:seg0                                                                                                                                                                                                                                                                                                 ; work         ;
;    |DEC_7SEG:seg1|                                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DEC_7SEG:seg1                                                                                                                                                                                                                                                                                                 ; work         ;
;    |DEC_7SEG:seg2|                                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DEC_7SEG:seg2                                                                                                                                                                                                                                                                                                 ; work         ;
;    |DEC_7SEG:seg3|                                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DEC_7SEG:seg3                                                                                                                                                                                                                                                                                                 ; work         ;
;    |button_debouncer:button_debouncer_inst0|                                                                   ; 43 (43)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|button_debouncer:button_debouncer_inst0                                                                                                                                                                                                                                                                       ; work         ;
;    |button_debouncer:button_debouncer_inst1|                                                                   ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|button_debouncer:button_debouncer_inst1                                                                                                                                                                                                                                                                       ; work         ;
;    |button_debouncer:button_debouncer_inst2|                                                                   ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|button_debouncer:button_debouncer_inst2                                                                                                                                                                                                                                                                       ; work         ;
;    |qsys:u0|                                                                                                   ; 2950 (0)          ; 2902 (0)     ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altera_avalon_mm_bridge:apb|                                                                            ; 27 (27)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_mm_bridge:apb                                                                                                                                                                                                                                                                           ; work         ;
;       |altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                       ; work         ;
;       |altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                   ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                  ; work         ;
;       |altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                    ; work         ;
;       |altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|              ; 36 (36)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                             ; work         ;
;       |altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                               ; work         ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo| ; 48 (48)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                ; work         ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                  ; work         ;
;       |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                      ; 24 (24)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                     ; work         ;
;       |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                       ; work         ;
;       |altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                   ; work         ;
;       |altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|               ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                              ; work         ;
;       |altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                ; work         ;
;       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                    ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                   ; work         ;
;       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 68 (68)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                     ; work         ;
;       |altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                     ; 36 (36)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                    ; work         ;
;       |altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                       ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                      ; work         ;
;       |altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|               ; 36 (36)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                              ; work         ;
;       |altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                ; work         ;
;       |altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                   ; 16 (16)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                  ; work         ;
;       |altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                    ; work         ;
;       |altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                ; 36 (36)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                               ; work         ;
;       |altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                 ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                   ; 4 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 12 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                   ; 3 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                   ; 4 (0)             ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                   ; 4 (0)             ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                   ; 4 (0)             ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                   ; 6 (0)             ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 6 (6)             ; 38 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                   ; 6 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 6 (6)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                   ; 4 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                   ; 3 (0)             ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 50 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                   ; 4 (0)             ; 54 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 54 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                   ; 4 (0)             ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 42 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                   ; 4 (0)             ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 42 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                   ; 4 (0)             ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 42 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                   ; 4 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                   ; 4 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                   ; 4 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 14 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                   ; 4 (0)             ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 42 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                       ; 4 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                      ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                             ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                              ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                         ; work         ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                     ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                   ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                         ; work         ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                     ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                   ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_003|                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                         ; work         ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                     ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                   ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                              ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                             ; work         ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                       ; work         ;
;       |altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent|                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                          ; work         ;
;       |altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                            ; work         ;
;       |altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent|      ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                     ; work         ;
;       |altera_merlin_master_translator:nios2cpu_data_master_translator|                                        ; 10 (10)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_master_translator:nios2cpu_data_master_translator                                                                                                                                                                                                                                       ; work         ;
;       |altera_merlin_master_translator:nios2cpu_instruction_master_translator|                                 ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator                                                                                                                                                                                                                                ; work         ;
;       |altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                            ; work         ;
;       |altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                         ; work         ;
;       |altera_merlin_slave_agent:floor_timer_s1_translator_avalon_universal_slave_0_agent|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:floor_timer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                    ; work         ;
;       |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                       ; work         ;
;       |altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|                             ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                            ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; work         ;
;       |altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                        ; work         ;
;       |altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|                      ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                     ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                       ; work         ;
;       |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                           ; 19 (11)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                          ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; work         ;
;       |altera_merlin_slave_agent:seg7_s1_translator_avalon_universal_slave_0_agent|                            ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:seg7_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                           ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:seg7_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                             ; work         ;
;       |altera_merlin_slave_agent:seg7_timer_s1_translator_avalon_universal_slave_0_agent|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:seg7_timer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                     ; work         ;
;       |altera_merlin_slave_agent:switch_s1_translator_avalon_universal_slave_0_agent|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:switch_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                         ; work         ;
;       |altera_merlin_slave_agent:sys_timer_s1_translator_avalon_universal_slave_0_agent|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_agent:sys_timer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                      ; work         ;
;       |altera_merlin_slave_translator:button_s1_translator|                                                    ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:button_s1_translator                                                                                                                                                                                                                                                   ; work         ;
;       |altera_merlin_slave_translator:floor_timer_s1_translator|                                               ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:floor_timer_s1_translator                                                                                                                                                                                                                                              ; work         ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                  ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                 ; work         ;
;       |altera_merlin_slave_translator:led_s1_translator|                                                       ; 7 (7)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                      ; work         ;
;       |altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator|                                   ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator                                                                                                                                                                                                                                  ; work         ;
;       |altera_merlin_slave_translator:pll_pll_slave_translator|                                                ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                                                                                                               ; work         ;
;       |altera_merlin_slave_translator:seg7_s1_translator|                                                      ; 7 (7)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:seg7_s1_translator                                                                                                                                                                                                                                                     ; work         ;
;       |altera_merlin_slave_translator:seg7_timer_s1_translator|                                                ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:seg7_timer_s1_translator                                                                                                                                                                                                                                               ; work         ;
;       |altera_merlin_slave_translator:switch_s1_translator|                                                    ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:switch_s1_translator                                                                                                                                                                                                                                                   ; work         ;
;       |altera_merlin_slave_translator:sys_timer_s1_translator|                                                 ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:sys_timer_s1_translator                                                                                                                                                                                                                                                ; work         ;
;       |altera_merlin_traffic_limiter:limiter|                                                                  ; 12 (12)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                 ; work         ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                          ; 32 (32)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                         ; work         ;
;       |altera_merlin_width_adapter:width_adapter|                                                              ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                             ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                             ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                            ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                 ; work         ;
;       |altera_reset_controller:rst_controller_002|                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                            ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                 ; work         ;
;       |altera_reset_controller:rst_controller|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                     ; work         ;
;       |qsys_addr_router:addr_router|                                                                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_addr_router:addr_router                                                                                                                                                                                                                                                                          ; work         ;
;       |qsys_addr_router_001:addr_router_001|                                                                   ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                  ; work         ;
;       |qsys_addr_router_002:addr_router_002|                                                                   ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_addr_router_002:addr_router_002                                                                                                                                                                                                                                                                  ; work         ;
;       |qsys_button:button|                                                                                     ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_button:button                                                                                                                                                                                                                                                                                    ; work         ;
;       |qsys_cmd_xbar_demux:cmd_xbar_demux|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                    ; work         ;
;       |qsys_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                            ; work         ;
;       |qsys_cmd_xbar_demux_002:cmd_xbar_demux_002|                                                             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_cmd_xbar_demux_002:cmd_xbar_demux_002                                                                                                                                                                                                                                                            ; work         ;
;       |qsys_cmd_xbar_mux:cmd_xbar_mux_001|                                                                     ; 49 (45)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                    ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                       ; work         ;
;       |qsys_cmd_xbar_mux:cmd_xbar_mux_002|                                                                     ; 30 (26)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                                    ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                       ; work         ;
;       |qsys_cmd_xbar_mux:cmd_xbar_mux|                                                                         ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                        ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                           ; work         ;
;       |qsys_jtag_uart:jtag_uart|                                                                               ; 142 (38)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                              ; work         ;
;          |alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|                                                  ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                           ; work         ;
;          |qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                          ; work         ;
;             |scfifo:rfifo|                                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                             ; work         ;
;                |scfifo_aq21:auto_generated|                                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                                                  ; work         ;
;                   |a_dpfifo_h031:dpfifo|                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                     ; work         ;
;                         |cntr_4n7:count_usedw|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                ; work         ;
;                      |cntr_omb:rd_ptr_count|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                       ; work         ;
;                      |cntr_omb:wr_ptr|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                             ; work         ;
;                      |dpram_ek21:FIFOram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                          ; work         ;
;                         |altsyncram_i0m1:altsyncram1|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                              ; work         ;
;          |qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                          ; work         ;
;             |scfifo:wfifo|                                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                             ; work         ;
;                |scfifo_aq21:auto_generated|                                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                                                  ; work         ;
;                   |a_dpfifo_h031:dpfifo|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                     ; work         ;
;                         |cntr_4n7:count_usedw|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                ; work         ;
;                      |cntr_omb:rd_ptr_count|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                       ; work         ;
;                      |cntr_omb:wr_ptr|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                             ; work         ;
;                      |dpram_ek21:FIFOram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                          ; work         ;
;                         |altsyncram_i0m1:altsyncram1|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                              ; work         ;
;       |qsys_led:led|                                                                                           ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_led:led                                                                                                                                                                                                                                                                                          ; work         ;
;       |qsys_nios2cpu:nios2cpu|                                                                                 ; 959 (663)         ; 594 (321)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu                                                                                                                                                                                                                                                                                ; work         ;
;          |qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|                                                 ; 296 (42)          ; 272 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci                                                                                                                                                                                                                            ; work         ;
;             |qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|              ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper                                                                                                                                        ; work         ;
;                |qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|             ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk                                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|                   ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck                                                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy|                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy                                                                             ; work         ;
;             |qsys_nios2cpu_nios2_avalon_reg:the_qsys_nios2cpu_nios2_avalon_reg|                                ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_avalon_reg:the_qsys_nios2cpu_nios2_avalon_reg                                                                                                                                                          ; work         ;
;             |qsys_nios2cpu_nios2_oci_break:the_qsys_nios2cpu_nios2_oci_break|                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_break:the_qsys_nios2cpu_nios2_oci_break                                                                                                                                                            ; work         ;
;             |qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug|                                  ; 9 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug                                                                                                                                                            ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; work         ;
;             |qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|                                        ; 112 (112)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem                                                                                                                                                                  ; work         ;
;                |qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram|                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram                                                                                                   ; work         ;
;                   |altsyncram:the_altsyncram|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_nn71:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nn71:auto_generated                                          ; work         ;
;          |qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a|                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a                                                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                   ; work         ;
;                |altsyncram_jag1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_jag1:auto_generated                                                                                                                                                    ; work         ;
;          |qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b|                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b                                                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                   ; work         ;
;                |altsyncram_kag1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_kag1:auto_generated                                                                                                                                                    ; work         ;
;          |qsys_nios2cpu_test_bench:the_qsys_nios2cpu_test_bench|                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_test_bench:the_qsys_nios2cpu_test_bench                                                                                                                                                                                                                          ; work         ;
;       |qsys_pll:pll|                                                                                           ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_pll:pll                                                                                                                                                                                                                                                                                          ; work         ;
;          |qsys_pll_altpll_fbh2:sd1|                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_pll:pll|qsys_pll_altpll_fbh2:sd1                                                                                                                                                                                                                                                                 ; work         ;
;          |qsys_pll_stdsync_sv6:stdsync2|                                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_pll:pll|qsys_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                            ; work         ;
;             |qsys_pll_dffpipe_l2c:dffpipe3|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_pll:pll|qsys_pll_stdsync_sv6:stdsync2|qsys_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                              ; work         ;
;       |qsys_rsp_xbar_demux:rsp_xbar_demux_001|                                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                ; work         ;
;       |qsys_rsp_xbar_demux:rsp_xbar_demux_002|                                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                                ; work         ;
;       |qsys_rsp_xbar_demux:rsp_xbar_demux|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                    ; work         ;
;       |qsys_rsp_xbar_mux:rsp_xbar_mux|                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                        ; work         ;
;       |qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                 ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                ; work         ;
;       |qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|                                                                 ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002                                                                                                                                                                                                                                                                ; work         ;
;       |qsys_sdram:sdram|                                                                                       ; 280 (228)         ; 243 (157)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_sdram:sdram                                                                                                                                                                                                                                                                                      ; work         ;
;          |qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module|                                     ; 52 (52)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_sdram:sdram|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module                                                                                                                                                                                                                      ; work         ;
;       |qsys_seg7:seg7|                                                                                         ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_seg7:seg7                                                                                                                                                                                                                                                                                        ; work         ;
;       |qsys_switch:switch|                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_switch:switch                                                                                                                                                                                                                                                                                    ; work         ;
;       |qsys_sys_timer:floor_timer|                                                                             ; 117 (117)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_sys_timer:floor_timer                                                                                                                                                                                                                                                                            ; work         ;
;       |qsys_sys_timer:seg7_timer|                                                                              ; 117 (117)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_sys_timer:seg7_timer                                                                                                                                                                                                                                                                             ; work         ;
;       |qsys_sys_timer:sys_timer|                                                                               ; 117 (117)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|qsys:u0|qsys_sys_timer:sys_timer                                                                                                                                                                                                                                                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                          ; 160 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                              ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                           ; 159 (119)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                 ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                             ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                         ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                       ; work         ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+
; Name                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+
; qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                      ;
; qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                      ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nn71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; qsys_nios2cpu_ociram_default_contents.mif ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_jag1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; qsys_nios2cpu_rf_ram_a.mif                ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_kag1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; qsys_nios2cpu_rf_ram_b.mif                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                    ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                    ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                    ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                    ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                    ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|qsys:u0|qsys_sdram:sdram|m_next                                     ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|qsys:u0|qsys_sdram:sdram|m_state                                                                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |DE0_TOP|qsys:u0|qsys_sdram:sdram|i_next       ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|qsys:u0|qsys_sdram:sdram|i_state                                       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                     ; Reason for Removal                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..67]                             ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..67]                            ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..67]                             ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..67]                            ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..67]                             ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..67]                            ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..67]                             ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..67]                            ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..67]                             ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..67]                            ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..67]                             ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..67]                            ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..67]                             ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..67]                            ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..67]                             ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..67]                            ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,83,84]                                  ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,83,84]                                 ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                         ; Stuck at GND due to stuck port clock_enable ;
; qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                           ; Stuck at GND due to stuck port clock_enable ;
; qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_002|locked[0,1]                                                                                                            ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                            ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|av_readdata_pre[16..31]                                                                                 ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|av_chipselect_pre                                                                                       ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_chipselect_pre                                                                                     ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10..31]                                                                                  ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                        ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_slave_translator:seg7_timer_s1_translator|av_chipselect_pre                                                                                 ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_slave_translator:floor_timer_s1_translator|av_chipselect_pre                                                                                ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_slave_translator:sys_timer_s1_translator|av_chipselect_pre                                                                                  ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                          ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                   ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[2..31]                                                                            ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_button:button|readdata[2..31]                                                                                                                        ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_switch:switch|readdata[6..31]                                                                                                                        ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_nios2cpu:nios2cpu|W_ienable_reg[4..31]                                                                                                               ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_nios2cpu:nios2cpu|W_ipending_reg[4..31]                                                                                                              ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_nios2cpu:nios2cpu|R_ctrl_custom                                                                                                                      ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_im:the_qsys_nios2cpu_nios2_oci_im|trc_im_addr[0..6]    ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_im:the_qsys_nios2cpu_nios2_oci_im|trc_wrap             ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_dbrk:the_qsys_nios2cpu_nios2_oci_dbrk|dbrk_goto1       ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_dbrk:the_qsys_nios2cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_dbrk:the_qsys_nios2cpu_nios2_oci_dbrk|dbrk_goto0       ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_xbrk:the_qsys_nios2cpu_nios2_oci_xbrk|xbrk_break       ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_sdram:sdram|i_addr[4,5]                                                                                                                              ; Stuck at VCC due to stuck port data_in      ;
; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[2..31]                                                                                ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[6..31]                                                                                ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|qsys_nios2cpu:nios2cpu|W_control_rd_data[4..31]                                                                                                           ; Stuck at GND due to stuck port data_in      ;
; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                          ; Lost fanout                                 ;
; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                    ; Lost fanout                                 ;
; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[1]                                                                                     ; Lost fanout                                 ;
; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..2]                                                                                 ; Lost fanout                                 ;
; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[28]                                                                                       ; Lost fanout                                 ;
; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0,1]                                                                                         ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                               ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                               ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                               ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                               ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                               ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                               ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                             ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                             ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                             ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                             ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                             ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                             ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                             ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                             ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                             ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                             ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                             ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                             ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                         ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                         ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                         ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                         ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                         ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                         ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                        ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                        ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                        ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                        ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                        ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                        ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                          ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                          ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                          ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                          ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                          ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                          ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                           ; Lost fanout                                 ;
; qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                           ; Lost fanout                                 ;
; Total Number of Removed Registers = 1773                                                                                                                          ;                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                                  ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                 ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                 ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                 ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                 ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                 ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                 ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                 ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                 ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter|address_reg[25],                                                                                                                     ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter|address_reg[24],                                                                                                                     ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter|address_reg[23],                                                                                                                     ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                   ;
; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                       ; Stuck at GND              ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket,                                                                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                           ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                           ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                           ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                           ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                            ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                            ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                            ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                            ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                            ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                            ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                            ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                            ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                            ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                            ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                        ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[28],                                                                                                           ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[1],                                                                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                   ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                   ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                   ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55],                                                                                  ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                   ;
; qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                            ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],                                                                           ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                              ;
; qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                           ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],                                                                          ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                              ;
; qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                             ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],                                                                            ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                              ;
; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25] ; Lost Fanouts              ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                 ;
; qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|av_readdata_pre[31]                                                                                          ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                 ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[31]                                                                                                                                   ;
; qsys:u0|qsys_switch:switch|readdata[31]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[31],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; qsys:u0|qsys_button:button|readdata[10]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[10],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; qsys:u0|qsys_button:button|readdata[31]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[31],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[10]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[10],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|av_readdata_pre[23]                                                                                          ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[23]                                                                                                                                   ;
; qsys:u0|qsys_button:button|readdata[3]                                                                                                                                 ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[3],                                                                                                        ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                               ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                               ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                 ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                   ;
; qsys:u0|qsys_button:button|readdata[4]                                                                                                                                 ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[4],                                                                                                        ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                               ;
; qsys:u0|qsys_button:button|readdata[5]                                                                                                                                 ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[5],                                                                                                        ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                               ;
; qsys:u0|qsys_button:button|readdata[6]                                                                                                                                 ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[6],                                                                                                        ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                               ;
; qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[31]                                                                                           ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                  ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; qsys:u0|qsys_button:button|readdata[7]                                                                                                                                 ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[7],                                                                                                        ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                               ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                               ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                 ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:switch_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                   ;
; qsys:u0|qsys_button:button|readdata[8]                                                                                                                                 ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[8],                                                                                                        ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                               ;
; qsys:u0|qsys_button:button|readdata[9]                                                                                                                                 ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[9],                                                                                                        ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                               ;
; qsys:u0|qsys_button:button|readdata[21]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[21],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                              ;
; qsys:u0|qsys_button:button|readdata[11]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[11],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                              ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                               ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                    ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; qsys:u0|qsys_button:button|readdata[12]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[12],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                              ;
; qsys:u0|qsys_button:button|readdata[13]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[13],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                              ;
; qsys:u0|qsys_button:button|readdata[14]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[14],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                              ;
; qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10]                                                                                           ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                  ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[20]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[20],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                              ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                               ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:seg7_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; qsys:u0|qsys_button:button|readdata[15]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[15],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                              ;
; qsys:u0|qsys_button:button|readdata[16]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[16],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                              ;
; qsys:u0|qsys_button:button|readdata[17]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[17],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                              ;
; qsys:u0|qsys_button:button|readdata[18]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[18],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                              ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                               ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                            ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:floor_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]              ;
; qsys:u0|qsys_button:button|readdata[19]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[19],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                              ;
; qsys:u0|qsys_button:button|readdata[20]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[20],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                              ;
; qsys:u0|qsys_button:button|readdata[22]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[22],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                              ;
; qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                      ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11],                                                             ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                              ;
; qsys:u0|qsys_button:button|readdata[23]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[23],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                              ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                               ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:sys_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                ;
; qsys:u0|qsys_button:button|readdata[24]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[24],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                              ;
; qsys:u0|qsys_button:button|readdata[25]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[25],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                              ;
; qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                      ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                             ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; qsys:u0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[31]                                                                                    ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                           ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; qsys:u0|qsys_button:button|readdata[27]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[27],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                              ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                               ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; qsys:u0|qsys_button:button|readdata[28]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[28],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                              ;
; qsys:u0|qsys_button:button|readdata[29]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[29],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                              ;
; qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|av_readdata_pre[16]                                                                                          ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],                                                                                 ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                              ;
; qsys:u0|qsys_button:button|readdata[30]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[30],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                              ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                   ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                 ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|av_readdata_pre[30]                                                                                          ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[30]                                                                                                                                   ;
; qsys:u0|qsys_switch:switch|readdata[27]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[27],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                              ;
; qsys:u0|qsys_button:button|readdata[26]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[26],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                              ;
; qsys:u0|altera_merlin_slave_translator:pll_pll_slave_translator|av_readdata_pre[10]                                                                                    ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                           ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|av_readdata_pre[29]                                                                                          ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[29]                                                                                                                                   ;
; qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|av_readdata_pre[28]                                                                                          ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[28]                                                                                                                                   ;
; qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|av_readdata_pre[27]                                                                                          ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[27]                                                                                                                                   ;
; qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|av_readdata_pre[26]                                                                                          ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[26]                                                                                                                                   ;
; qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|av_readdata_pre[25]                                                                                          ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[25]                                                                                                                                   ;
; qsys:u0|qsys_switch:switch|readdata[26]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[26],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[25]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[25],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[24]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[24],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[23]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[23],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[22]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[22],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[21]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[21],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[28]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[28],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[19]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[19],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[18]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[18],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[17]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[17],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[16]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[16],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[15]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[15],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[14]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[14],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[13]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[13],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[12]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[12],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                              ;
; qsys:u0|qsys_switch:switch|readdata[11]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[11],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                              ;
; qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|av_readdata_pre[24]                                                                                          ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                             ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[24]                                                                                                                                   ;
; qsys:u0|qsys_switch:switch|readdata[9]                                                                                                                                 ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[9],                                                                                                        ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                               ;
; qsys:u0|qsys_switch:switch|readdata[8]                                                                                                                                 ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[8],                                                                                                        ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                               ;
; qsys:u0|qsys_switch:switch|readdata[7]                                                                                                                                 ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[7],                                                                                                        ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                               ;
; qsys:u0|qsys_switch:switch|readdata[6]                                                                                                                                 ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[6],                                                                                                        ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                               ;
; qsys:u0|qsys_switch:switch|readdata[29]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[29],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                              ;
; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                               ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                   ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_merlin_slave_agent:seg7_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ;
; qsys:u0|qsys_switch:switch|readdata[30]                                                                                                                                ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[30],                                                                                                       ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                              ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                              ;
; qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][84]                                                                     ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62],                                                                                    ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62],                                                                                    ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                     ;
; qsys:u0|qsys_button:button|readdata[2]                                                                                                                                 ; Stuck at GND              ; qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[2],                                                                                                        ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                               ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                               ;
; qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][97]                                                                     ; Stuck at GND              ; qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][97],                                                                                    ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][97],                                                                                    ;
;                                                                                                                                                                        ;                           ; qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                                     ;
; qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[18]                                                                                           ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                              ;
; qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[17]                                                                                           ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                              ;
; qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[16]                                                                                           ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                              ;
; qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[14]                                                                                           ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                              ;
; qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[13]                                                                                           ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                              ;
; qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[12]                                                                                           ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                              ;
; qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[11]                                                                                           ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                              ;
; qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                      ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                              ;
; qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[29]                                                                      ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                              ;
; qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                      ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                              ;
; qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                      ; Stuck at GND              ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                              ;
;                                                                                                                                                                        ; due to stuck port data_in ; qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3035  ;
; Number of registers using Synchronous Clear  ; 96    ;
; Number of registers using Synchronous Load   ; 287   ;
; Number of registers using Asynchronous Clear ; 2410  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1613  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qsys:u0|qsys_sys_timer:seg7_timer|internal_counter[0]                                                                                                               ; 3       ;
; qsys:u0|qsys_sys_timer:seg7_timer|internal_counter[3]                                                                                                               ; 3       ;
; qsys:u0|qsys_sys_timer:floor_timer|internal_counter[0]                                                                                                              ; 3       ;
; qsys:u0|qsys_sys_timer:floor_timer|internal_counter[3]                                                                                                              ; 3       ;
; qsys:u0|qsys_sys_timer:sys_timer|internal_counter[0]                                                                                                                ; 3       ;
; qsys:u0|qsys_sys_timer:sys_timer|internal_counter[3]                                                                                                                ; 3       ;
; qsys:u0|qsys_sdram:sdram|m_cmd[0]                                                                                                                                   ; 2       ;
; qsys:u0|qsys_sdram:sdram|m_cmd[1]                                                                                                                                   ; 2       ;
; qsys:u0|qsys_sdram:sdram|m_cmd[2]                                                                                                                                   ; 2       ;
; qsys:u0|qsys_sdram:sdram|m_cmd[3]                                                                                                                                   ; 1       ;
; qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; 1189    ;
; qsys:u0|qsys_sdram:sdram|i_addr[11]                                                                                                                                 ; 10      ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; 1097    ;
; qsys:u0|qsys_sdram:sdram|i_cmd[0]                                                                                                                                   ; 2       ;
; qsys:u0|qsys_sdram:sdram|i_cmd[1]                                                                                                                                   ; 2       ;
; qsys:u0|qsys_sdram:sdram|i_cmd[2]                                                                                                                                   ; 2       ;
; qsys:u0|qsys_sdram:sdram|i_cmd[3]                                                                                                                                   ; 2       ;
; qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; 1       ;
; qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|waitrequest_reset_override                                                                                ; 17      ;
; qsys:u0|qsys_nios2cpu:nios2cpu|F_pc[23]                                                                                                                             ; 6       ;
; qsys:u0|qsys_nios2cpu:nios2cpu|F_pc[21]                                                                                                                             ; 3       ;
; qsys:u0|qsys_nios2cpu:nios2cpu|i_read                                                                                                                               ; 7       ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; 1       ;
; qsys:u0|qsys_sdram:sdram|refresh_counter[14]                                                                                                                        ; 2       ;
; qsys:u0|qsys_sdram:sdram|refresh_counter[13]                                                                                                                        ; 2       ;
; qsys:u0|qsys_sdram:sdram|refresh_counter[11]                                                                                                                        ; 2       ;
; qsys:u0|qsys_sdram:sdram|refresh_counter[5]                                                                                                                         ; 2       ;
; qsys:u0|qsys_sdram:sdram|refresh_counter[3]                                                                                                                         ; 2       ;
; qsys:u0|qsys_sdram:sdram|refresh_counter[1]                                                                                                                         ; 2       ;
; qsys:u0|qsys_sdram:sdram|refresh_counter[0]                                                                                                                         ; 3       ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                   ; 38      ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                        ; 11      ;
; qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; 1       ;
; qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; 2       ;
; qsys:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                          ; 4       ;
; qsys:u0|altera_avalon_mm_bridge:apb|wr_reg_waitrequest                                                                                                              ; 5       ;
; qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; 1       ;
; qsys:u0|altera_merlin_slave_translator:pll_pll_slave_translator|waitrequest_reset_override                                                                          ; 4       ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                    ; 1       ;
; qsys:u0|qsys_nios2cpu:nios2cpu|hbreak_enabled                                                                                                                       ; 9       ;
; qsys:u0|qsys_jtag_uart:jtag_uart|t_dav                                                                                                                              ; 3       ;
; qsys:u0|altera_avalon_mm_bridge:apb|use_reg                                                                                                                         ; 25      ;
; qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                             ; 2       ;
; qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; 2       ;
; qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                    ; 1       ;
; qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rst2                                                                            ; 3       ;
; qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                   ; 2       ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_avalon_reg:the_qsys_nios2cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_avalon_reg:the_qsys_nios2cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_avalon_reg:the_qsys_nios2cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_avalon_reg:the_qsys_nios2cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; qsys:u0|qsys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                     ; 3       ;
; qsys:u0|qsys_pll:pll|pfdena_reg                                                                                                                                     ; 2       ;
; qsys:u0|qsys_sys_timer:sys_timer|period_l_register[3]                                                                                                               ; 2       ;
; qsys:u0|qsys_sys_timer:seg7_timer|period_l_register[3]                                                                                                              ; 2       ;
; qsys:u0|qsys_sys_timer:floor_timer|period_l_register[3]                                                                                                             ; 2       ;
; qsys:u0|qsys_sys_timer:sys_timer|period_l_register[0]                                                                                                               ; 2       ;
; qsys:u0|qsys_sys_timer:seg7_timer|period_l_register[0]                                                                                                              ; 2       ;
; qsys:u0|qsys_sys_timer:floor_timer|period_l_register[0]                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                        ; 3       ;
; Total number of inverted registers = 62                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:seg7_s1_translator|wait_latency_counter[1]                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_TOP|qsys:u0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE0_TOP|qsys:u0|altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|d_byteenable[1]                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|av_ld_byte0_data[7]                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|av_ld_byte1_data[0]                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|E_src2[4]                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|E_src1[31]                                                                                                                                                                                                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|E_src1[20]                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|E_shift_rot_result[13]                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|D_iw[30]                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:sys_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:floor_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:seg7_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                           ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|W_alu_result[4]                                                                                                                                                                                                            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|MonDReg[31]                                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|MonDReg[5]                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|E_src2[22]                                                                                                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|W_control_rd_data[3]                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|readdata[3]                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|d_writedata[28]                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|sr[6]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|sr[22] ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|F_pc[20]                                                                                                                                                                                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|W_alu_result[30]                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|MonAReg[10]                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|d_byteenable[3]                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_break:the_qsys_nios2cpu_nios2_oci_break|break_readreg[8]                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_sdram:sdram|i_count[3]                                                                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_sdram:sdram|m_addr[11]                                                                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_sdram:sdram|m_addr[5]                                                                                                                                                                                                                        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_sdram:sdram|m_addr[2]                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                           ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |DE0_TOP|qsys:u0|qsys_sdram:sdram|active_addr[3]                                                                                                                                                                                                                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE0_TOP|qsys:u0|qsys_sdram:sdram|m_count[0]                                                                                                                                                                                                                       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |DE0_TOP|qsys:u0|qsys_sdram:sdram|m_count[1]                                                                                                                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_sdram:sdram|m_data[11]                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|F_pc[21]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_TOP|qsys:u0|qsys_addr_router:addr_router|src_channel[2]                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|E_logic_result[12]                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_TOP|qsys:u0|qsys_addr_router_001:addr_router_001|src_channel[2]                                                                                                                                                                                               ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|W_rf_wr_data[13]                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|W_rf_wr_data[3]                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|qsys:u0|qsys_nios2cpu:nios2cpu|D_dst_regnum[4]                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE0_TOP|qsys:u0|qsys_addr_router_002:addr_router_002|src_channel[7]                                                                                                                                                                                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |DE0_TOP|qsys:u0|qsys_sdram:sdram|Selector35                                                                                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE0_TOP|qsys:u0|qsys_sdram:sdram|Selector29                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                        ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                 ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                          ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Source assignments for qsys:u0|qsys_pll:pll ;
+----------------+-------+------+-------------+
; Assignment     ; Value ; From ; To          ;
+----------------+-------+------+-------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg  ;
+----------------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_pll:pll|qsys_pll_stdsync_sv6:stdsync2|qsys_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_sdram:sdram               ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_jag1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_kag1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nn71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+----------------------------------+
; Assignment      ; Value ; From ; To                               ;
+-----------------+-------+------+----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                            ;
+-----------------+-------+------+----------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+------------------------------------------+
; Assignment      ; Value ; From ; To                                       ;
+-----------------+-------+------+------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                    ;
+-----------------+-------+------+------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+----------------------------------+
; Assignment      ; Value ; From ; To                               ;
+-----------------+-------+------+----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                            ;
+-----------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_rsp_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+--------------------------------------+
; Assignment      ; Value ; From ; To                                   ;
+-----------------+-------+------+--------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                ;
+-----------------+-------+------+--------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_rsp_xbar_demux_003:rsp_xbar_demux_003 ;
+-----------------+-------+------+------------------------------------------+
; Assignment      ; Value ; From ; To                                       ;
+-----------------+-------+------+------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                    ;
+-----------------+-------+------+------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_cmd_xbar_demux_002:cmd_xbar_demux_002 ;
+-----------------+-------+------+------------------------------------------+
; Assignment      ; Value ; From ; To                                       ;
+-----------------+-------+------+------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                    ;
+-----------------+-------+------+------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_004 ;
+-----------------+-------+------+------------------------------------------+
; Assignment      ; Value ; From ; To                                       ;
+-----------------+-------+------+------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                    ;
+-----------------+-------+------+------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_005 ;
+-----------------+-------+------+------------------------------------------+
; Assignment      ; Value ; From ; To                                       ;
+-----------------+-------+------+------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                    ;
+-----------------+-------+------+------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_006 ;
+-----------------+-------+------+------------------------------------------+
; Assignment      ; Value ; From ; To                                       ;
+-----------------+-------+------+------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                    ;
+-----------------+-------+------+------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_007 ;
+-----------------+-------+------+------------------------------------------+
; Assignment      ; Value ; From ; To                                       ;
+-----------------+-------+------+------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                    ;
+-----------------+-------+------+------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_008 ;
+-----------------+-------+------+------------------------------------------+
; Assignment      ; Value ; From ; To                                       ;
+-----------------+-------+------+------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                    ;
+-----------------+-------+------+------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_009 ;
+-----------------+-------+------+------------------------------------------+
; Assignment      ; Value ; From ; To                                       ;
+-----------------+-------+------+------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                    ;
+-----------------+-------+------+------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_010 ;
+-----------------+-------+------+------------------------------------------+
; Assignment      ; Value ; From ; To                                       ;
+-----------------+-------+------+------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                    ;
+-----------------+-------+------+------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_011 ;
+-----------------+-------+------+------------------------------------------+
; Assignment      ; Value ; From ; To                                       ;
+-----------------+-------+------+------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                    ;
+-----------------+-------+------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst0 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst1 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst2 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a ;
+----------------+----------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                      ; Type                                                                                             ;
+----------------+----------------------------+--------------------------------------------------------------------------------------------------+
; lpm_file       ; qsys_nios2cpu_rf_ram_a.mif ; String                                                                                           ;
+----------------+----------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                                                   ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                  ; Untyped                                                                                                ;
; WIDTH_A                            ; 32                         ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 5                          ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 32                         ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                                                ;
; WIDTH_B                            ; 32                         ; Signed Integer                                                                                         ;
; WIDTHAD_B                          ; 5                          ; Signed Integer                                                                                         ;
; NUMWORDS_B                         ; 32                         ; Signed Integer                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0                     ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                          ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                                                ;
; INIT_FILE                          ; qsys_nios2cpu_rf_ram_a.mif ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                          ; Signed Integer                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III                ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_jag1            ; Untyped                                                                                                ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b ;
+----------------+----------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                      ; Type                                                                                             ;
+----------------+----------------------------+--------------------------------------------------------------------------------------------------+
; lpm_file       ; qsys_nios2cpu_rf_ram_b.mif ; String                                                                                           ;
+----------------+----------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                                                   ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                  ; Untyped                                                                                                ;
; WIDTH_A                            ; 32                         ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 5                          ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 32                         ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                                                ;
; WIDTH_B                            ; 32                         ; Signed Integer                                                                                         ;
; WIDTHAD_B                          ; 5                          ; Signed Integer                                                                                         ;
; NUMWORDS_B                         ; 32                         ; Signed Integer                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0                     ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                          ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                                                ;
; INIT_FILE                          ; qsys_nios2cpu_rf_ram_b.mif ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                          ; Signed Integer                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III                ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_kag1            ; Untyped                                                                                                ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram ;
+----------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                     ; Type                                                                                                                                                                                        ;
+----------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; qsys_nios2cpu_ociram_default_contents.mif ; String                                                                                                                                                                                      ;
+----------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                                                                                                                                              ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                               ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                                        ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 8                                         ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 256                                       ; Signed Integer                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 1                                         ; Untyped                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                                         ; Signed Integer                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ; qsys_nios2cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                                         ; Signed Integer                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone III                               ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_nn71                           ; Untyped                                                                                                                                                                                           ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_mm_bridge:apb ;
+-------------------+-------+------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                 ;
+-------------------+-------+------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                       ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                       ;
; ADDRESS_WIDTH     ; 10    ; Signed Integer                                       ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                       ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                       ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                       ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                       ;
+-------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                        ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                        ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_master_translator:nios2cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                 ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                   ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                           ;
+--------------------------------+-------+----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                 ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                 ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                 ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                 ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                 ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                 ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                 ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                 ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                 ;
+--------------------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:apb_s0_translator ;
+--------------------------------+-------+--------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                         ;
+--------------------------------+-------+--------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                               ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                               ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                               ;
+--------------------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:pll_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                      ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_master_translator:apb_m0_translator ;
+-----------------------------+-------+------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                             ;
+-----------------------------+-------+------------------------------------------------------------------+
; AV_ADDRESS_W                ; 10    ; Signed Integer                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                   ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                   ;
; UAV_ADDRESS_W               ; 10    ; Signed Integer                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                   ;
+-----------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                    ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:sys_timer_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                     ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:floor_timer_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                       ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:seg7_timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                      ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                         ;
+--------------------------------+-------+--------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                               ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                               ;
+--------------------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:switch_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                  ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:button_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                  ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_translator:seg7_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                          ;
+--------------------------------+-------+---------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                ;
+--------------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                     ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                     ;
; PKT_CACHE_H               ; 94    ; Signed Integer                                                                                                     ;
; PKT_CACHE_L               ; 91    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_H           ; 87    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_L           ; 87    ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                              ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                              ;
; PKT_CACHE_H               ; 94    ; Signed Integer                                                                                              ;
; PKT_CACHE_L               ; 91    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_H           ; 87    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_L           ; 87    ; Signed Integer                                                                                              ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                              ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                              ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 68    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 72    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 70    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 80    ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 80    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 80    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                              ;
; ADDR_W                    ; 26    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 5     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 64    ; Signed Integer                                                                                ;
; PKT_QOS_L                 ; 64    ; Signed Integer                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 62    ; Signed Integer                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 62    ; Signed Integer                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 61    ; Signed Integer                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 61    ; Signed Integer                                                                                ;
; PKT_CACHE_H               ; 78    ; Signed Integer                                                                                ;
; PKT_CACHE_L               ; 75    ; Signed Integer                                                                                ;
; PKT_THREAD_ID_H           ; 71    ; Signed Integer                                                                                ;
; PKT_THREAD_ID_L           ; 71    ; Signed Integer                                                                                ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                ;
; PKT_ADDR_W                ; 10    ; Signed Integer                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:sys_timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:sys_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:floor_timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                      ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:floor_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:seg7_timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:seg7_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                              ;
; ADDR_W                    ; 10    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:switch_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                 ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:switch_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                 ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:seg7_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                               ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                               ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                               ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                               ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                               ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                               ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                               ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                               ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                               ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                               ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                               ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                               ;
; ST_DATA_W                 ; 81    ; Signed Integer                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                               ;
; ADDR_W                    ; 10    ; Signed Integer                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                               ;
; FIFO_DATA_W               ; 82    ; Signed Integer                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_slave_agent:seg7_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                          ;
; BITS_PER_SYMBOL     ; 82    ; Signed Integer                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                          ;
; DATA_WIDTH          ; 82    ; Signed Integer                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_addr_router:addr_router|qsys_addr_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                          ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_addr_router_001:addr_router_001|qsys_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                      ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router:id_router|qsys_id_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_001:id_router_001|qsys_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router:id_router_002|qsys_id_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_003:id_router_003|qsys_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_addr_router_002:addr_router_002|qsys_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                      ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_004|qsys_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_005|qsys_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_006|qsys_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_007|qsys_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_008|qsys_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_009|qsys_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_010|qsys_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_id_router_004:id_router_011|qsys_id_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+--------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                   ;
+---------------------------+-------+--------------------------------------------------------+
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                         ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                         ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                         ;
; ST_DATA_W                 ; 81    ; Signed Integer                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                         ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                         ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                         ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                         ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                         ;
; VALID_WIDTH               ; 8     ; Signed Integer                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                         ;
+---------------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                       ;
+---------------------------+-------+------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                             ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                             ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                             ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                             ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                             ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                             ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                             ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                             ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                             ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                             ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                             ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                             ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                             ;
; ST_DATA_W                 ; 79    ; Signed Integer                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                             ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                             ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                             ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                             ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                             ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                             ;
+---------------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 52    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_L ; 50    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                           ;
; ST_DATA_W      ; 79    ; Signed Integer                                                                                                                                                           ;
; ST_CHANNEL_W   ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller ;
+-------------------------+----------+--------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                   ;
+-------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                 ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                         ;
+-------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                       ;
+-------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                     ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                             ;
+-------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_002 ;
+-------------------------+----------+------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                       ;
+-------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                     ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                             ;
+-------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                    ;
; SCHEME         ; round-robin ; String                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                        ;
; SCHEME         ; round-robin ; String                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                        ;
; SCHEME         ; round-robin ; String                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                         ;
; SCHEME         ; no-arb ; String                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+--------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                   ;
+-------------------------------+-------+--------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                         ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                         ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                         ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                         ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                         ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                         ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                         ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 95    ; Signed Integer                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 96    ; Signed Integer                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                         ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                         ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                         ;
; IN_ST_DATA_W                  ; 97    ; Signed Integer                                         ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                         ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                         ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                         ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                         ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                         ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                         ;
; OUT_PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                         ;
; OUT_PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                         ;
; OUT_PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 77    ; Signed Integer                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 78    ; Signed Integer                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                         ;
; OUT_PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                         ;
; OUT_PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                         ;
; OUT_ST_DATA_W                 ; 79    ; Signed Integer                                         ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                         ;
; PACKING                       ; 1     ; Signed Integer                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                         ;
+-------------------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                       ;
+-------------------------------+-------+------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                             ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                             ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                             ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                             ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                             ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                             ;
; IN_PKT_BYTE_CNT_H             ; 52    ; Signed Integer                                             ;
; IN_PKT_BURSTWRAP_L            ; 53    ; Signed Integer                                             ;
; IN_PKT_BURSTWRAP_H            ; 55    ; Signed Integer                                             ;
; IN_PKT_BURST_SIZE_L           ; 56    ; Signed Integer                                             ;
; IN_PKT_BURST_SIZE_H           ; 58    ; Signed Integer                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 77    ; Signed Integer                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 78    ; Signed Integer                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                             ;
; IN_PKT_BURST_TYPE_L           ; 59    ; Signed Integer                                             ;
; IN_PKT_BURST_TYPE_H           ; 60    ; Signed Integer                                             ;
; IN_ST_DATA_W                  ; 79    ; Signed Integer                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                             ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                             ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                             ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                             ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                             ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                             ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                             ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                             ;
; OUT_ST_DATA_W                 ; 97    ; Signed Integer                                             ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                             ;
; PACKING                       ; 1     ; Signed Integer                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                             ;
+-------------------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------+
; DATA_WIDTH          ; 97    ; Signed Integer                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                          ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                          ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                          ;
; USE_ERROR           ; 0     ; Signed Integer                                                          ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                          ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                          ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                          ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                          ;
+---------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 97    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017 ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH          ; 81    ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 81    ; Signed Integer                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+-------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                              ;
+--------------------+-------+-------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                    ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                    ;
+--------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                            ;
; depth          ; 3     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-----------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                        ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                        ;
+--------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002 ;
+--------------------+-------+-----------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                        ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                        ;
+--------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003 ;
+--------------------+-------+-----------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                        ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                        ;
+--------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                                                                                     ;
; Entity Instance                           ; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                             ;
; Entity Instance                           ; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                             ;
; Entity Instance                           ; qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                 ;
; Entity Instance            ; qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+----------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                  ;
+-----------+--------+----------+----------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                   ;
+-----------+--------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                              ;
+-----------+--------+----------+------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                         ;
; in_error  ; Input  ; Info     ; Stuck at GND                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                               ;
+-----------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                              ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                         ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                         ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                         ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                         ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                               ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                               ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                               ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+-----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                 ;
+----------------------+-------+----------+-----------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                            ;
+----------------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+-------------------------------------+
; Port                 ; Type  ; Severity ; Details                             ;
+----------------------+-------+----------+-------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                        ;
+----------------------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                           ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller_002" ;
+------------+--------+----------+-----------------------------------------------+
; Port       ; Type   ; Severity ; Details                                       ;
+------------+--------+----------+-----------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                        ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+------------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller_001" ;
+------------+--------+----------+-----------------------------------------------+
; Port       ; Type   ; Severity ; Details                                       ;
+------------+--------+----------+-----------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                        ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+------------+--------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_reset_controller:rst_controller" ;
+------------+--------+----------+-------------------------------------------+
; Port       ; Type   ; Severity ; Details                                   ;
+------------+--------+----------+-------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                    ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                              ;
+------------+--------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_id_router_004:id_router_004|qsys_id_router_004_default_decode:the_default_decode"        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_addr_router_002:addr_router_002|qsys_addr_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                 ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_id_router_003:id_router_003|qsys_id_router_003_default_decode:the_default_decode"        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_id_router_001:id_router_001|qsys_id_router_001_default_decode:the_default_decode"        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_id_router:id_router|qsys_id_router_default_decode:the_default_decode"                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_addr_router_001:addr_router_001|qsys_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                 ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_addr_router:addr_router|qsys_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:seg7_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                      ;
+-------------------------+--------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:switch_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:switch_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                          ;
+-------------------------+--------+----------+------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                     ;
+-------------------------+--------+----------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:seg7_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:seg7_timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                            ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:floor_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:floor_timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                  ;
+-------------------------+--------+----------+--------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                             ;
+-------------------------+--------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:sys_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:sys_timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                            ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                             ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                       ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                             ;
+-------------------------+--------+----------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                            ;
+-------------------------+--------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                          ;
+-------------------------+--------+----------+------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                     ;
+-------------------------+--------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                            ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                       ;
+-------------------------+--------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                              ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                         ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:seg7_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------+
; Port                     ; Type   ; Severity ; Details                                ;
+--------------------------+--------+----------+----------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                 ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                 ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                           ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                           ;
+--------------------------+--------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:button_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                  ;
+--------------------------+--------+----------+------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                             ;
+--------------------------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:switch_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                  ;
+--------------------------+--------+----------+------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                   ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                             ;
+--------------------------+--------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:led_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------+
; Port                     ; Type   ; Severity ; Details                               ;
+--------------------------+--------+----------+---------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                ;
; av_response              ; Input  ; Info     ; Stuck at GND                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                          ;
+--------------------------+--------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:seg7_timer_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                      ;
+--------------------------+--------+----------+----------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                       ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                 ;
+--------------------------+--------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:floor_timer_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                       ;
+--------------------------+--------+----------+-----------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                        ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                  ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                  ;
+--------------------------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:sys_timer_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                     ;
+--------------------------+--------+----------+---------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                      ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                      ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                ;
+--------------------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                               ;
+--------------------------+--------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_master_translator:apb_m0_translator" ;
+--------------------------+--------+----------+----------------------------------------+
; Port                     ; Type   ; Severity ; Details                                ;
+--------------------------+--------+----------+----------------------------------------+
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                           ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                           ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                           ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                           ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                 ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                           ;
; uav_response             ; Input  ; Info     ; Stuck at GND                           ;
; av_response              ; Output ; Info     ; Explicitly unconnected                 ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                 ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                           ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                           ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                 ;
+--------------------------+--------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:pll_pll_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                      ;
+--------------------------+--------+----------+----------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                       ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                       ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                 ;
+--------------------------+--------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:apb_s0_translator" ;
+--------------------------+--------+----------+---------------------------------------+
; Port                     ; Type   ; Severity ; Details                               ;
+--------------------------+--------+----------+---------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                ;
; av_response              ; Input  ; Info     ; Stuck at GND                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                          ;
+--------------------------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:sdram_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------+
; Port                     ; Type   ; Severity ; Details                                 ;
+--------------------------+--------+----------+-----------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                            ;
+--------------------------+--------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                   ;
+--------------------------+--------+----------+-----------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                    ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                              ;
+--------------------------+--------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_master_translator:nios2cpu_data_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                              ;
+--------------------------+--------+----------+------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                         ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                         ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                         ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                         ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                               ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                         ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                               ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                         ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                         ;
; av_response              ; Output ; Info     ; Explicitly unconnected                               ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                               ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                         ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                         ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                               ;
+--------------------------+--------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                     ;
+--------------------------+--------+----------+-------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                      ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                      ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                      ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                      ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                      ;
+--------------------------+--------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic"                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_jtag_uart:jtag_uart"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_pib:the_qsys_nios2cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo|qsys_nios2cpu_nios2_oci_fifowp_inc:qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_dtrace:the_qsys_nios2cpu_nios2_oci_dtrace|qsys_nios2cpu_nios2_oci_td_mode:qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_itrace:the_qsys_nios2cpu_nios2_oci_itrace"                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_dbrk:the_qsys_nios2cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_xbrk:the_qsys_nios2cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci"               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_test_bench:the_qsys_nios2cpu_test_bench" ;
+-----------------+-------+----------+-----------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                     ;
+-----------------+-------+----------+-----------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_nios2cpu:nios2cpu" ;
+--------------+--------+----------+-------------------------+
; Port         ; Type   ; Severity ; Details                 ;
+--------------+--------+----------+-------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected  ;
+--------------+--------+----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_sdram:sdram|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0|qsys_pll:pll|qsys_pll_altpll_fbh2:sd1"                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys:u0"                                                                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset_export     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset_export[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked_export     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; phasedone_export  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; sdram_addr        ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst2" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst1" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst0" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 18 09:47:28 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file dec_7seg.v
    Info (12023): Found entity 1: DEC_7SEG
Info (12021): Found 1 design units, including 1 entities, in source file de0_top.v
    Info (12023): Found entity 1: DE0_TOP
Info (12021): Found 1 design units, including 1 entities, in source file button_debouncer.v
    Info (12023): Found entity 1: button_debouncer
Info (12127): Elaborating entity "DE0_TOP" for the top level hierarchy
Warning (10034): Output port "FL_ADDR" at DE0_TOP.v(164) has no driver
Warning (10034): Output port "VGA_R" at DE0_TOP.v(192) has no driver
Warning (10034): Output port "VGA_G" at DE0_TOP.v(193) has no driver
Warning (10034): Output port "VGA_B" at DE0_TOP.v(194) has no driver
Warning (10034): Output port "GPIO0_CLKOUT" at DE0_TOP.v(197) has no driver
Warning (10034): Output port "GPIO1_CLKOUT" at DE0_TOP.v(200) has no driver
Warning (10034): Output port "UART_TXD" at DE0_TOP.v(144) has no driver
Warning (10034): Output port "UART_CTS" at DE0_TOP.v(146) has no driver
Warning (10034): Output port "FL_WE_N" at DE0_TOP.v(165) has no driver
Warning (10034): Output port "FL_RST_N" at DE0_TOP.v(166) has no driver
Warning (10034): Output port "FL_OE_N" at DE0_TOP.v(167) has no driver
Warning (10034): Output port "FL_CE_N" at DE0_TOP.v(168) has no driver
Warning (10034): Output port "FL_WP_N" at DE0_TOP.v(169) has no driver
Warning (10034): Output port "FL_BYTE_N" at DE0_TOP.v(170) has no driver
Warning (10034): Output port "LCD_BLON" at DE0_TOP.v(174) has no driver
Warning (10034): Output port "LCD_RW" at DE0_TOP.v(175) has no driver
Warning (10034): Output port "LCD_EN" at DE0_TOP.v(176) has no driver
Warning (10034): Output port "LCD_RS" at DE0_TOP.v(177) has no driver
Warning (10034): Output port "SD_CLK" at DE0_TOP.v(182) has no driver
Warning (10034): Output port "VGA_HS" at DE0_TOP.v(190) has no driver
Warning (10034): Output port "VGA_VS" at DE0_TOP.v(191) has no driver
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:button_debouncer_inst0"
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21)
Warning (12125): Using design file qsys/qsys/synthesis/qsys.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys
Info (12128): Elaborating entity "qsys" for hierarchy "qsys:u0"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_pll.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info (12023): Found entity 1: qsys_pll_dffpipe_l2c
    Info (12023): Found entity 2: qsys_pll_stdsync_sv6
    Info (12023): Found entity 3: qsys_pll_altpll_fbh2
    Info (12023): Found entity 4: qsys_pll
Info (12128): Elaborating entity "qsys_pll" for hierarchy "qsys:u0|qsys_pll:pll"
Info (12128): Elaborating entity "qsys_pll_stdsync_sv6" for hierarchy "qsys:u0|qsys_pll:pll|qsys_pll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "qsys_pll_dffpipe_l2c" for hierarchy "qsys:u0|qsys_pll:pll|qsys_pll_stdsync_sv6:stdsync2|qsys_pll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "qsys_pll_altpll_fbh2" for hierarchy "qsys:u0|qsys_pll:pll|qsys_pll_altpll_fbh2:sd1"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: qsys_sdram_input_efifo_module
    Info (12023): Found entity 2: qsys_sdram
Info (12128): Elaborating entity "qsys_sdram" for hierarchy "qsys:u0|qsys_sdram:sdram"
Info (12128): Elaborating entity "qsys_sdram_input_efifo_module" for hierarchy "qsys:u0|qsys_sdram:sdram|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_nios2cpu.v, which is not specified as a design file for the current project, but contains definitions for 21 design units and 21 entities in project
    Info (12023): Found entity 1: qsys_nios2cpu_register_bank_a_module
    Info (12023): Found entity 2: qsys_nios2cpu_register_bank_b_module
    Info (12023): Found entity 3: qsys_nios2cpu_nios2_oci_debug
    Info (12023): Found entity 4: qsys_nios2cpu_ociram_sp_ram_module
    Info (12023): Found entity 5: qsys_nios2cpu_nios2_ocimem
    Info (12023): Found entity 6: qsys_nios2cpu_nios2_avalon_reg
    Info (12023): Found entity 7: qsys_nios2cpu_nios2_oci_break
    Info (12023): Found entity 8: qsys_nios2cpu_nios2_oci_xbrk
    Info (12023): Found entity 9: qsys_nios2cpu_nios2_oci_dbrk
    Info (12023): Found entity 10: qsys_nios2cpu_nios2_oci_itrace
    Info (12023): Found entity 11: qsys_nios2cpu_nios2_oci_td_mode
    Info (12023): Found entity 12: qsys_nios2cpu_nios2_oci_dtrace
    Info (12023): Found entity 13: qsys_nios2cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: qsys_nios2cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: qsys_nios2cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: qsys_nios2cpu_nios2_oci_fifo
    Info (12023): Found entity 17: qsys_nios2cpu_nios2_oci_pib
    Info (12023): Found entity 18: qsys_nios2cpu_nios2_oci_im
    Info (12023): Found entity 19: qsys_nios2cpu_nios2_performance_monitors
    Info (12023): Found entity 20: qsys_nios2cpu_nios2_oci
    Info (12023): Found entity 21: qsys_nios2cpu
Info (12128): Elaborating entity "qsys_nios2cpu" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_nios2cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_nios2cpu_test_bench
Info (12128): Elaborating entity "qsys_nios2cpu_test_bench" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_test_bench:the_qsys_nios2cpu_test_bench"
Info (12128): Elaborating entity "qsys_nios2cpu_register_bank_a_module" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "qsys_nios2cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jag1.tdf
    Info (12023): Found entity 1: altsyncram_jag1
Info (12128): Elaborating entity "altsyncram_jag1" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_jag1:auto_generated"
Info (12128): Elaborating entity "qsys_nios2cpu_register_bank_b_module" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "qsys_nios2cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kag1.tdf
    Info (12023): Found entity 1: altsyncram_kag1
Info (12128): Elaborating entity "altsyncram_kag1" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_kag1:auto_generated"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci_debug" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_ocimem" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem"
Info (12128): Elaborating entity "qsys_nios2cpu_ociram_sp_ram_module" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "qsys_nios2cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nn71.tdf
    Info (12023): Found entity 1: altsyncram_nn71
Info (12128): Elaborating entity "altsyncram_nn71" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nn71:auto_generated"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_avalon_reg" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_avalon_reg:the_qsys_nios2cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci_break" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_break:the_qsys_nios2cpu_nios2_oci_break"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci_xbrk" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_xbrk:the_qsys_nios2cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci_dbrk" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_dbrk:the_qsys_nios2cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci_itrace" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_itrace:the_qsys_nios2cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci_dtrace" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_dtrace:the_qsys_nios2cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci_td_mode" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_dtrace:the_qsys_nios2cpu_nios2_oci_dtrace|qsys_nios2cpu_nios2_oci_td_mode:qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci_fifo" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci_compute_tm_count" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo|qsys_nios2cpu_nios2_oci_compute_tm_count:qsys_nios2cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci_fifowp_inc" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo|qsys_nios2cpu_nios2_oci_fifowp_inc:qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci_fifocount_inc" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo|qsys_nios2cpu_nios2_oci_fifocount_inc:qsys_nios2cpu_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_nios2cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_nios2cpu_oci_test_bench
Info (12128): Elaborating entity "qsys_nios2cpu_oci_test_bench" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo|qsys_nios2cpu_oci_test_bench:the_qsys_nios2cpu_oci_test_bench"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci_pib" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_pib:the_qsys_nios2cpu_nios2_oci_pib"
Info (12128): Elaborating entity "qsys_nios2cpu_nios2_oci_im" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_nios2_oci_im:the_qsys_nios2cpu_nios2_oci_im"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_nios2cpu_jtag_debug_module_wrapper
Info (12128): Elaborating entity "qsys_nios2cpu_jtag_debug_module_wrapper" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_nios2cpu_jtag_debug_module_tck
Info (12128): Elaborating entity "qsys_nios2cpu_jtag_debug_module_tck" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_nios2cpu_jtag_debug_module_sysclk
Info (12128): Elaborating entity "qsys_nios2cpu_jtag_debug_module_sysclk" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "qsys:u0|qsys_nios2cpu:nios2cpu|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_avalon_mm_bridge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_avalon_mm_bridge
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "qsys:u0|altera_avalon_mm_bridge:apb"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: qsys_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: qsys_jtag_uart_scfifo_w
    Info (12023): Found entity 3: qsys_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: qsys_jtag_uart_scfifo_r
    Info (12023): Found entity 5: qsys_jtag_uart
Info (12128): Elaborating entity "qsys_jtag_uart" for hierarchy "qsys:u0|qsys_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "qsys_jtag_uart_scfifo_w" for hierarchy "qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info (12023): Found entity 1: scfifo_aq21
Info (12128): Elaborating entity "scfifo_aq21" for hierarchy "qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info (12023): Found entity 1: a_dpfifo_h031
Info (12128): Elaborating entity "a_dpfifo_h031" for hierarchy "qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info (12023): Found entity 1: dpram_ek21
Info (12128): Elaborating entity "dpram_ek21" for hierarchy "qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info (12023): Found entity 1: altsyncram_i0m1
Info (12128): Elaborating entity "altsyncram_i0m1" for hierarchy "qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info (12023): Found entity 1: cntr_omb
Info (12128): Elaborating entity "cntr_omb" for hierarchy "qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info (12128): Elaborating entity "qsys_jtag_uart_scfifo_r" for hierarchy "qsys:u0|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "qsys:u0|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_sys_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_sys_timer
Info (12128): Elaborating entity "qsys_sys_timer" for hierarchy "qsys:u0|qsys_sys_timer:sys_timer"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_led
Info (12128): Elaborating entity "qsys_led" for hierarchy "qsys:u0|qsys_led:led"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_switch
Info (12128): Elaborating entity "qsys_switch" for hierarchy "qsys:u0|qsys_switch:switch"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_button.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_button
Info (12128): Elaborating entity "qsys_button" for hierarchy "qsys:u0|qsys_button:button"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_seg7
Info (12128): Elaborating entity "qsys_seg7" for hierarchy "qsys:u0|qsys_seg7:seg7"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_merlin_master_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys:u0|altera_merlin_master_translator:nios2cpu_data_master_translator"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_merlin_slave_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|altera_merlin_slave_translator:apb_s0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|altera_merlin_slave_translator:pll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys:u0|altera_merlin_master_translator:apb_m0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|altera_merlin_slave_translator:sys_timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys:u0|altera_merlin_slave_translator:led_s1_translator"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_merlin_master_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_avalon_sc_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys:u0|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_addr_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: qsys_addr_router_default_decode
    Info (12023): Found entity 2: qsys_addr_router
Info (12128): Elaborating entity "qsys_addr_router" for hierarchy "qsys:u0|qsys_addr_router:addr_router"
Info (12128): Elaborating entity "qsys_addr_router_default_decode" for hierarchy "qsys:u0|qsys_addr_router:addr_router|qsys_addr_router_default_decode:the_default_decode"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_addr_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: qsys_addr_router_001_default_decode
    Info (12023): Found entity 2: qsys_addr_router_001
Info (12128): Elaborating entity "qsys_addr_router_001" for hierarchy "qsys:u0|qsys_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "qsys_addr_router_001_default_decode" for hierarchy "qsys:u0|qsys_addr_router_001:addr_router_001|qsys_addr_router_001_default_decode:the_default_decode"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_id_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: qsys_id_router_default_decode
    Info (12023): Found entity 2: qsys_id_router
Info (12128): Elaborating entity "qsys_id_router" for hierarchy "qsys:u0|qsys_id_router:id_router"
Info (12128): Elaborating entity "qsys_id_router_default_decode" for hierarchy "qsys:u0|qsys_id_router:id_router|qsys_id_router_default_decode:the_default_decode"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_id_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: qsys_id_router_001_default_decode
    Info (12023): Found entity 2: qsys_id_router_001
Info (12128): Elaborating entity "qsys_id_router_001" for hierarchy "qsys:u0|qsys_id_router_001:id_router_001"
Info (12128): Elaborating entity "qsys_id_router_001_default_decode" for hierarchy "qsys:u0|qsys_id_router_001:id_router_001|qsys_id_router_001_default_decode:the_default_decode"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_id_router_003.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: qsys_id_router_003_default_decode
    Info (12023): Found entity 2: qsys_id_router_003
Info (12128): Elaborating entity "qsys_id_router_003" for hierarchy "qsys:u0|qsys_id_router_003:id_router_003"
Info (12128): Elaborating entity "qsys_id_router_003_default_decode" for hierarchy "qsys:u0|qsys_id_router_003:id_router_003|qsys_id_router_003_default_decode:the_default_decode"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_addr_router_002.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: qsys_addr_router_002_default_decode
    Info (12023): Found entity 2: qsys_addr_router_002
Info (12128): Elaborating entity "qsys_addr_router_002" for hierarchy "qsys:u0|qsys_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "qsys_addr_router_002_default_decode" for hierarchy "qsys:u0|qsys_addr_router_002:addr_router_002|qsys_addr_router_002_default_decode:the_default_decode"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_id_router_004.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: qsys_id_router_004_default_decode
    Info (12023): Found entity 2: qsys_id_router_004
Info (12128): Elaborating entity "qsys_id_router_004" for hierarchy "qsys:u0|qsys_id_router_004:id_router_004"
Info (12128): Elaborating entity "qsys_id_router_004_default_decode" for hierarchy "qsys:u0|qsys_id_router_004:id_router_004|qsys_id_router_004_default_decode:the_default_decode"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "qsys:u0|altera_merlin_traffic_limiter:limiter"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "qsys:u0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_reset_controller
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsys:u0|altera_reset_controller:rst_controller"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsys:u0|altera_reset_controller:rst_controller_001"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_cmd_xbar_demux
Info (12128): Elaborating entity "qsys_cmd_xbar_demux" for hierarchy "qsys:u0|qsys_cmd_xbar_demux:cmd_xbar_demux"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_cmd_xbar_demux_001
Info (12128): Elaborating entity "qsys_cmd_xbar_demux_001" for hierarchy "qsys:u0|qsys_cmd_xbar_demux_001:cmd_xbar_demux_001"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_cmd_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_cmd_xbar_mux
Info (12128): Elaborating entity "qsys_cmd_xbar_mux" for hierarchy "qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys:u0|qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_rsp_xbar_demux
Info (12128): Elaborating entity "qsys_rsp_xbar_demux" for hierarchy "qsys:u0|qsys_rsp_xbar_demux:rsp_xbar_demux"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux_003.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_rsp_xbar_demux_003
Info (12128): Elaborating entity "qsys_rsp_xbar_demux_003" for hierarchy "qsys:u0|qsys_rsp_xbar_demux_003:rsp_xbar_demux_003"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_rsp_xbar_mux
Info (12128): Elaborating entity "qsys_rsp_xbar_mux" for hierarchy "qsys:u0|qsys_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys:u0|qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys:u0|qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_rsp_xbar_mux_001
Info (12128): Elaborating entity "qsys_rsp_xbar_mux_001" for hierarchy "qsys:u0|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys:u0|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys:u0|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_cmd_xbar_demux_002
Info (12128): Elaborating entity "qsys_cmd_xbar_demux_002" for hierarchy "qsys:u0|qsys_cmd_xbar_demux_002:cmd_xbar_demux_002"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux_004.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_rsp_xbar_demux_004
Info (12128): Elaborating entity "qsys_rsp_xbar_demux_004" for hierarchy "qsys:u0|qsys_rsp_xbar_demux_004:rsp_xbar_demux_004"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_rsp_xbar_mux_002
Info (12128): Elaborating entity "qsys_rsp_xbar_mux_002" for hierarchy "qsys:u0|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys:u0|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys:u0|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsys:u0|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsys:u0|altera_merlin_width_adapter:width_adapter_001"
Warning (10858): Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object "aligned_byte_cnt" assigned a value but never read
Warning (10030): Net "in_burstwrap_field" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/qsys_irq_mapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: qsys_irq_mapper
Info (12128): Elaborating entity "qsys_irq_mapper" for hierarchy "qsys:u0|qsys_irq_mapper:irq_mapper"
Warning (12125): Using design file qsys/qsys/synthesis/submodules/altera_irq_clock_crosser.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "qsys:u0|altera_irq_clock_crosser:irq_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12130): Elaborated megafunction instantiation "qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12133): Instantiated megafunction "qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter:
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12128): Elaborating entity "DEC_7SEG" for hierarchy "DEC_7SEG:seg0"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "qsys:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "FL_DQ[8]" has no driver
    Warning (13040): Bidir "FL_DQ[9]" has no driver
    Warning (13040): Bidir "FL_DQ[10]" has no driver
    Warning (13040): Bidir "FL_DQ[11]" has no driver
    Warning (13040): Bidir "FL_DQ[12]" has no driver
    Warning (13040): Bidir "FL_DQ[13]" has no driver
    Warning (13040): Bidir "FL_DQ[14]" has no driver
    Warning (13040): Bidir "FL_DQ15_AM1" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_DAT0" has no driver
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "PS2_KBDAT" has no driver
    Warning (13040): Bidir "PS2_KBCLK" has no driver
    Warning (13040): Bidir "PS2_MSDAT" has no driver
    Warning (13040): Bidir "PS2_MSCLK" has no driver
    Warning (13040): Bidir "GPIO0_D[0]" has no driver
    Warning (13040): Bidir "GPIO0_D[1]" has no driver
    Warning (13040): Bidir "GPIO0_D[2]" has no driver
    Warning (13040): Bidir "GPIO0_D[3]" has no driver
    Warning (13040): Bidir "GPIO0_D[4]" has no driver
    Warning (13040): Bidir "GPIO0_D[5]" has no driver
    Warning (13040): Bidir "GPIO0_D[6]" has no driver
    Warning (13040): Bidir "GPIO0_D[7]" has no driver
    Warning (13040): Bidir "GPIO0_D[8]" has no driver
    Warning (13040): Bidir "GPIO0_D[9]" has no driver
    Warning (13040): Bidir "GPIO0_D[10]" has no driver
    Warning (13040): Bidir "GPIO0_D[11]" has no driver
    Warning (13040): Bidir "GPIO0_D[12]" has no driver
    Warning (13040): Bidir "GPIO0_D[13]" has no driver
    Warning (13040): Bidir "GPIO0_D[14]" has no driver
    Warning (13040): Bidir "GPIO0_D[15]" has no driver
    Warning (13040): Bidir "GPIO0_D[16]" has no driver
    Warning (13040): Bidir "GPIO0_D[17]" has no driver
    Warning (13040): Bidir "GPIO0_D[18]" has no driver
    Warning (13040): Bidir "GPIO0_D[19]" has no driver
    Warning (13040): Bidir "GPIO0_D[20]" has no driver
    Warning (13040): Bidir "GPIO0_D[21]" has no driver
    Warning (13040): Bidir "GPIO0_D[22]" has no driver
    Warning (13040): Bidir "GPIO0_D[23]" has no driver
    Warning (13040): Bidir "GPIO0_D[24]" has no driver
    Warning (13040): Bidir "GPIO0_D[25]" has no driver
    Warning (13040): Bidir "GPIO0_D[26]" has no driver
    Warning (13040): Bidir "GPIO0_D[27]" has no driver
    Warning (13040): Bidir "GPIO0_D[28]" has no driver
    Warning (13040): Bidir "GPIO0_D[29]" has no driver
    Warning (13040): Bidir "GPIO0_D[30]" has no driver
    Warning (13040): Bidir "GPIO0_D[31]" has no driver
    Warning (13040): Bidir "GPIO1_D[0]" has no driver
    Warning (13040): Bidir "GPIO1_D[1]" has no driver
    Warning (13040): Bidir "GPIO1_D[2]" has no driver
    Warning (13040): Bidir "GPIO1_D[3]" has no driver
    Warning (13040): Bidir "GPIO1_D[4]" has no driver
    Warning (13040): Bidir "GPIO1_D[5]" has no driver
    Warning (13040): Bidir "GPIO1_D[6]" has no driver
    Warning (13040): Bidir "GPIO1_D[7]" has no driver
    Warning (13040): Bidir "GPIO1_D[8]" has no driver
    Warning (13040): Bidir "GPIO1_D[9]" has no driver
    Warning (13040): Bidir "GPIO1_D[10]" has no driver
    Warning (13040): Bidir "GPIO1_D[11]" has no driver
    Warning (13040): Bidir "GPIO1_D[12]" has no driver
    Warning (13040): Bidir "GPIO1_D[13]" has no driver
    Warning (13040): Bidir "GPIO1_D[14]" has no driver
    Warning (13040): Bidir "GPIO1_D[15]" has no driver
    Warning (13040): Bidir "GPIO1_D[16]" has no driver
    Warning (13040): Bidir "GPIO1_D[17]" has no driver
    Warning (13040): Bidir "GPIO1_D[18]" has no driver
    Warning (13040): Bidir "GPIO1_D[19]" has no driver
    Warning (13040): Bidir "GPIO1_D[20]" has no driver
    Warning (13040): Bidir "GPIO1_D[21]" has no driver
    Warning (13040): Bidir "GPIO1_D[22]" has no driver
    Warning (13040): Bidir "GPIO1_D[23]" has no driver
    Warning (13040): Bidir "GPIO1_D[24]" has no driver
    Warning (13040): Bidir "GPIO1_D[25]" has no driver
    Warning (13040): Bidir "GPIO1_D[26]" has no driver
    Warning (13040): Bidir "GPIO1_D[27]" has no driver
    Warning (13040): Bidir "GPIO1_D[28]" has no driver
    Warning (13040): Bidir "GPIO1_D[29]" has no driver
    Warning (13040): Bidir "GPIO1_D[30]" has no driver
    Warning (13040): Bidir "GPIO1_D[31]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0_DP" is stuck at VCC
    Warning (13410): Pin "HEX1_DP" is stuck at VCC
    Warning (13410): Pin "HEX2_DP" is stuck at VCC
    Warning (13410): Pin "HEX3_DP" is stuck at VCC
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "FL_BYTE_N" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[1]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[1]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 321 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50_2"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[1]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[1]"
Info (21057): Implemented 5212 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 119 output pins
    Info (21060): Implemented 111 bidirectional pins
    Info (21061): Implemented 4842 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 251 warnings
    Info: Peak virtual memory: 4816 megabytes
    Info: Processing ended: Mon Dec 18 09:47:40 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.map.smsg.


