library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity fsm_tb is
end fsm_tb;

architecture behavior of fsm_tb is
    -- Component Declaration for the Unit Under Test (UUT)
    component fsm
        port (
            RESET         : in  std_logic;
            CLK           : in  std_logic;
            motor_up      : in  std_logic;
            motor_down    : in  std_logic;
            planta_actual : out std_logic_vector(1 downto 0)
        );
    end component;

    -- Signals for simulation
    signal RESET_tb       : std_logic := '0';
    signal CLK_tb         : std_logic := '0';
    signal motor_up_tb    : std_logic := '0';
    signal motor_down_tb  : std_logic := '0';
    signal planta_actual_tb : std_logic_vector(1 downto 0);

    constant clk_period : time := 10 ns;
    signal stop_simulation : boolean := false;

begin
    -- Instantiate the Unit Under Test (UUT)
    uut: fsm
        port map (
            RESET => RESET_tb,
            CLK => CLK_tb,
            motor_up => motor_up_tb,
            motor_down => motor_down_tb,
            planta_actual => planta_actual_tb
        );

    -- Clock process definition
    clk_process : process
    begin
        while not stop_simulation loop
            CLK_tb <= '0';
            wait for clk_period / 2;
            CLK_tb <= '1';
            wait for clk_period / 2;
        end loop;
        wait;
    end process;

    -- Stimulus process
    stim_proc: process
    begin
        -- Reset FSM
        RESET_tb <= '1';
        wait for 20 ns;
        RESET_tb <= '0';
        wait for 20 ns;

        -- Move up sequence
        motor_up_tb <= '1';
        wait for 50 ns;
        motor_up_tb <= '0';

        -- Move down sequence
        motor_down_tb <= '1';
        wait for 50 ns;
        motor_down_tb <= '0';

        -- Stop simulation
        stop_simulation <= true;
        wait;
    end process;

end behavior;


