#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff920e05150 .scope module, "tb" "tb" 2 9;
 .timescale -9 -9;
v0x7ff920e1c590_0 .var "inA", 0 0;
v0x7ff920e1c630_0 .var "inB", 0 0;
v0x7ff920e1c6e0_0 .net "outY", 0 2, v0x7ff920e1c480_0;  1 drivers
S_0x7ff920e052c0 .scope module, "DUT" "comp11" 2 14, 2 57 0, S_0x7ff920e05150;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 3 "out_y";
v0x7ff920e017d0_0 .net "in_a", 0 0, v0x7ff920e1c590_0;  1 drivers
v0x7ff920e1c3e0_0 .net "in_b", 0 0, v0x7ff920e1c630_0;  1 drivers
v0x7ff920e1c480_0 .var "out_y", 0 2;
E_0x7ff920e02240 .event edge, v0x7ff920e017d0_0, v0x7ff920e1c3e0_0;
    .scope S_0x7ff920e052c0;
T_0 ;
    %wait E_0x7ff920e02240;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff920e1c480_0, 0, 3;
    %load/vec4 v0x7ff920e017d0_0;
    %load/vec4 v0x7ff920e1c3e0_0;
    %cmp/u;
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff920e1c480_0, 4, 1;
T_0.0 ;
    %load/vec4 v0x7ff920e017d0_0;
    %load/vec4 v0x7ff920e1c3e0_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff920e1c480_0, 4, 1;
T_0.2 ;
    %load/vec4 v0x7ff920e1c3e0_0;
    %load/vec4 v0x7ff920e017d0_0;
    %cmp/u;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff920e1c480_0, 4, 1;
T_0.4 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ff920e05150;
T_1 ;
    %vpi_call 2 21 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff920e05150 {0 0 0};
    %vpi_call 2 23 "$write", "\012test 1 to 1 comparator\012\012" {0 0 0};
    %vpi_call 2 24 "$write", " a  b  |  a<b  a=b  a>b\012" {0 0 0};
    %vpi_call 2 25 "$write", "------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff920e1c590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff920e1c630_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 29 "$write", " %b  %b  |   %b    %b    %b\012", v0x7ff920e1c590_0, v0x7ff920e1c630_0, &PV<v0x7ff920e1c6e0_0, 2, 1>, &PV<v0x7ff920e1c6e0_0, 1, 1>, &PV<v0x7ff920e1c6e0_0, 0, 1> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff920e1c590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff920e1c630_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 34 "$write", " %b  %b  |   %b    %b    %b\012", v0x7ff920e1c590_0, v0x7ff920e1c630_0, &PV<v0x7ff920e1c6e0_0, 2, 1>, &PV<v0x7ff920e1c6e0_0, 1, 1>, &PV<v0x7ff920e1c6e0_0, 0, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff920e1c590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff920e1c630_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 39 "$write", " %b  %b  |   %b    %b    %b\012", v0x7ff920e1c590_0, v0x7ff920e1c630_0, &PV<v0x7ff920e1c6e0_0, 2, 1>, &PV<v0x7ff920e1c6e0_0, 1, 1>, &PV<v0x7ff920e1c6e0_0, 0, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff920e1c590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff920e1c630_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 44 "$write", " %b  %b  |   %b    %b    %b\012", v0x7ff920e1c590_0, v0x7ff920e1c630_0, &PV<v0x7ff920e1c6e0_0, 2, 1>, &PV<v0x7ff920e1c6e0_0, 1, 1>, &PV<v0x7ff920e1c6e0_0, 0, 1> {0 0 0};
    %delay 10, 0;
    %vpi_call 2 48 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~ \012\012" {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "pre2.v";
