{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541991235917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541991235917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 00:53:55 2018 " "Processing started: Mon Nov 12 00:53:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541991235917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541991235917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off operational_unit -c operational_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off operational_unit -c operational_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541991235917 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541991236989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/packages/log_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/packages/log_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_package " "Found design unit 1: log_package" {  } { { "../common/packages/log_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/packages/log_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237422 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 log_package-body " "Found design unit 2: log_package-body" {  } { { "../common/packages/log_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/packages/log_package.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/superb_pwm/superb_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/superb_pwm/superb_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 superb_pwm-behavioral " "Found design unit 1: superb_pwm-behavioral" {  } { { "../common/superb_pwm/superb_pwm.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/superb_pwm/superb_pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237425 ""} { "Info" "ISGN_ENTITY_NAME" "1 superb_pwm " "Found entity 1: superb_pwm" {  } { { "../common/superb_pwm/superb_pwm.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/superb_pwm/superb_pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_trigger_counter-behavioral " "Found design unit 1: n_trigger_counter-behavioral" {  } { { "../common/n_trigger_counter/n_trigger_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237428 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_trigger_counter " "Found entity 1: n_trigger_counter" {  } { { "../common/n_trigger_counter/n_trigger_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_register/n_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_register/n_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_register-behavioral " "Found design unit 1: n_register-behavioral" {  } { { "../common/n_register/n_register.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_register/n_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237431 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_register " "Found entity 1: n_register" {  } { { "../common/n_register/n_register.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_register/n_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_mux/mux_n_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_mux/mux_n_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_n_1-behavioral " "Found design unit 1: mux_n_1-behavioral" {  } { { "../common/n_mux/mux_n_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_mux/mux_n_1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237432 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_n_1 " "Found entity 1: mux_n_1" {  } { { "../common/n_mux/mux_n_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_mux/mux_n_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_counter/n_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_counter/n_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_counter-behavioral " "Found design unit 1: n_counter-behavioral" {  } { { "../common/n_counter/n_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_counter/n_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237434 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_counter " "Found entity 1: n_counter" {  } { { "../common/n_counter/n_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_counter/n_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_adder_sub-behavioral " "Found design unit 1: n_adder_sub-behavioral" {  } { { "../common/n_adder_sub/n_adder_sub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237436 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_adder_sub " "Found entity 1: n_adder_sub" {  } { { "../common/n_adder_sub/n_adder_sub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/int2fp/int2fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/int2fp/int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int2fp-behavioral " "Found design unit 1: int2fp-behavioral" {  } { { "../common/int2fp/int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/int2fp.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237438 ""} { "Info" "ISGN_ENTITY_NAME" "1 int2fp " "Found entity 1: int2fp" {  } { { "../common/int2fp/int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/int2fp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/int2fp/alt_int2fp.vhd 24 12 " "Found 24 design units, including 12 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/int2fp/alt_int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_int2fp_altbarrel_shift_brf-RTL " "Found design unit 1: alt_int2fp_altbarrel_shift_brf-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_int2fp_altpriority_encoder_3e8-RTL " "Found design unit 2: alt_int2fp_altpriority_encoder_3e8-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_int2fp_altpriority_encoder_6e8-RTL " "Found design unit 3: alt_int2fp_altpriority_encoder_6e8-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_int2fp_altpriority_encoder_be8-RTL " "Found design unit 4: alt_int2fp_altpriority_encoder_be8-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 447 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_int2fp_altpriority_encoder_rf8-RTL " "Found design unit 5: alt_int2fp_altpriority_encoder_rf8-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 507 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_int2fp_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_int2fp_altpriority_encoder_3v7-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_int2fp_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_int2fp_altpriority_encoder_6v7-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 602 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_int2fp_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_int2fp_altpriority_encoder_bv7-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 659 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_int2fp_altpriority_encoder_r08-RTL " "Found design unit 9: alt_int2fp_altpriority_encoder_r08-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 722 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_int2fp_altpriority_encoder_qb6-RTL " "Found design unit 10: alt_int2fp_altpriority_encoder_qb6-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_int2fp_altfp_convert_hvn-RTL " "Found design unit 11: alt_int2fp_altfp_convert_hvn-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 854 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_int2fp-RTL " "Found design unit 12: alt_int2fp-RTL" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1450 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_int2fp_altbarrel_shift_brf " "Found entity 1: alt_int2fp_altbarrel_shift_brf" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_int2fp_altpriority_encoder_3e8 " "Found entity 2: alt_int2fp_altpriority_encoder_3e8" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_int2fp_altpriority_encoder_6e8 " "Found entity 3: alt_int2fp_altpriority_encoder_6e8" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_int2fp_altpriority_encoder_be8 " "Found entity 4: alt_int2fp_altpriority_encoder_be8" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_int2fp_altpriority_encoder_rf8 " "Found entity 5: alt_int2fp_altpriority_encoder_rf8" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_int2fp_altpriority_encoder_3v7 " "Found entity 6: alt_int2fp_altpriority_encoder_3v7" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_int2fp_altpriority_encoder_6v7 " "Found entity 7: alt_int2fp_altpriority_encoder_6v7" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_int2fp_altpriority_encoder_bv7 " "Found entity 8: alt_int2fp_altpriority_encoder_bv7" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_int2fp_altpriority_encoder_r08 " "Found entity 9: alt_int2fp_altpriority_encoder_r08" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_int2fp_altpriority_encoder_qb6 " "Found entity 10: alt_int2fp_altpriority_encoder_qb6" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_int2fp_altfp_convert_hvn " "Found entity 11: alt_int2fp_altfp_convert_hvn" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_int2fp " "Found entity 12: alt_int2fp" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fpsum/fpsum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fpsum/fpsum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpsum-behavioral " "Found design unit 1: fpsum-behavioral" {  } { { "../common/fpsum/fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237493 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpsum " "Found entity 1: fpsum" {  } { { "../common/fpsum/fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fpsum/alt_fpaddsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fpaddsub_altbarrel_shift_h0e-RTL " "Found design unit 1: alt_fpaddsub_altbarrel_shift_h0e-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fpaddsub_altbarrel_shift_6hb-RTL " "Found design unit 2: alt_fpaddsub_altbarrel_shift_6hb-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8-RTL " "Found design unit 3: alt_fpaddsub_altpriority_encoder_3e8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8-RTL " "Found design unit 4: alt_fpaddsub_altpriority_encoder_6e8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_fpaddsub_altpriority_encoder_be8-RTL " "Found design unit 5: alt_fpaddsub_altpriority_encoder_be8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_fpaddsub_altpriority_encoder_3v7-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_fpaddsub_altpriority_encoder_6v7-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_fpaddsub_altpriority_encoder_bv7-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_fpaddsub_altpriority_encoder_r08-RTL " "Found design unit 9: alt_fpaddsub_altpriority_encoder_r08-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8-RTL " "Found design unit 10: alt_fpaddsub_altpriority_encoder_rf8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6-RTL " "Found design unit 11: alt_fpaddsub_altpriority_encoder_qb6-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8-RTL " "Found design unit 12: alt_fpaddsub_altpriority_encoder_nh8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8-RTL " "Found design unit 13: alt_fpaddsub_altpriority_encoder_qh8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8-RTL " "Found design unit 14: alt_fpaddsub_altpriority_encoder_vh8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8-RTL " "Found design unit 15: alt_fpaddsub_altpriority_encoder_fj8-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 alt_fpaddsub_altpriority_encoder_n28-RTL " "Found design unit 16: alt_fpaddsub_altpriority_encoder_n28-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 alt_fpaddsub_altpriority_encoder_q28-RTL " "Found design unit 17: alt_fpaddsub_altpriority_encoder_q28-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 alt_fpaddsub_altpriority_encoder_v28-RTL " "Found design unit 18: alt_fpaddsub_altpriority_encoder_v28-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 alt_fpaddsub_altpriority_encoder_f48-RTL " "Found design unit 19: alt_fpaddsub_altpriority_encoder_f48-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 alt_fpaddsub_altpriority_encoder_e48-RTL " "Found design unit 20: alt_fpaddsub_altpriority_encoder_e48-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 alt_fpaddsub_altfp_add_sub_n1o-RTL " "Found design unit 21: alt_fpaddsub_altfp_add_sub_n1o-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1552 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 alt_fpaddsub-RTL " "Found design unit 22: alt_fpaddsub-RTL" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4929 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fpaddsub_altbarrel_shift_h0e " "Found entity 1: alt_fpaddsub_altbarrel_shift_h0e" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fpaddsub_altbarrel_shift_6hb " "Found entity 2: alt_fpaddsub_altbarrel_shift_6hb" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8 " "Found entity 3: alt_fpaddsub_altpriority_encoder_3e8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8 " "Found entity 4: alt_fpaddsub_altpriority_encoder_6e8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_fpaddsub_altpriority_encoder_be8 " "Found entity 5: alt_fpaddsub_altpriority_encoder_be8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7 " "Found entity 6: alt_fpaddsub_altpriority_encoder_3v7" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7 " "Found entity 7: alt_fpaddsub_altpriority_encoder_6v7" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7 " "Found entity 8: alt_fpaddsub_altpriority_encoder_bv7" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_fpaddsub_altpriority_encoder_r08 " "Found entity 9: alt_fpaddsub_altpriority_encoder_r08" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8 " "Found entity 10: alt_fpaddsub_altpriority_encoder_rf8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6 " "Found entity 11: alt_fpaddsub_altpriority_encoder_qb6" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8 " "Found entity 12: alt_fpaddsub_altpriority_encoder_nh8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8 " "Found entity 13: alt_fpaddsub_altpriority_encoder_qh8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8 " "Found entity 14: alt_fpaddsub_altpriority_encoder_vh8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8 " "Found entity 15: alt_fpaddsub_altpriority_encoder_fj8" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "16 alt_fpaddsub_altpriority_encoder_n28 " "Found entity 16: alt_fpaddsub_altpriority_encoder_n28" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "17 alt_fpaddsub_altpriority_encoder_q28 " "Found entity 17: alt_fpaddsub_altpriority_encoder_q28" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "18 alt_fpaddsub_altpriority_encoder_v28 " "Found entity 18: alt_fpaddsub_altpriority_encoder_v28" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "19 alt_fpaddsub_altpriority_encoder_f48 " "Found entity 19: alt_fpaddsub_altpriority_encoder_f48" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "20 alt_fpaddsub_altpriority_encoder_e48 " "Found entity 20: alt_fpaddsub_altpriority_encoder_e48" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "21 alt_fpaddsub_altfp_add_sub_n1o " "Found entity 21: alt_fpaddsub_altfp_add_sub_n1o" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""} { "Info" "ISGN_ENTITY_NAME" "22 alt_fpaddsub " "Found entity 22: alt_fpaddsub" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fpmult/fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fpmult/fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpmult-behavioral " "Found design unit 1: fpmult-behavioral" {  } { { "../common/fpmult/fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/fpmult.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237556 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpmult " "Found entity 1: fpmult" {  } { { "../common/fpmult/fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/fpmult.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fpmult/alt_fpmult.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fpmult/alt_fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fpmult_altfp_mult_0gr-RTL " "Found design unit 1: alt_fpmult_altfp_mult_0gr-RTL" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237606 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fpmult-RTL " "Found design unit 2: alt_fpmult-RTL" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1498 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237606 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fpmult_altfp_mult_0gr " "Found entity 1: alt_fpmult_altfp_mult_0gr" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237606 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fpmult " "Found entity 2: alt_fpmult" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fp2int/fp2int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fp2int/fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp2int-behavioral " "Found design unit 1: fp2int-behavioral" {  } { { "../common/fp2int/fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237609 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp2int " "Found entity 1: fp2int" {  } { { "../common/fp2int/fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fp2int/alt_fp2int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fp2int/alt_fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fp2int_altbarrel_shift_arf-RTL " "Found design unit 1: alt_fp2int_altbarrel_shift_arf-RTL" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fp2int_altfp_convert_04q-RTL " "Found design unit 2: alt_fp2int_altfp_convert_04q-RTL" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 359 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_fp2int-RTL " "Found design unit 3: alt_fp2int-RTL" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1743 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237662 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fp2int_altbarrel_shift_arf " "Found entity 1: alt_fp2int_altbarrel_shift_arf" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237662 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fp2int_altfp_convert_04q " "Found entity 2: alt_fp2int_altfp_convert_04q" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237662 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_fp2int " "Found entity 3: alt_fp2int" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operational_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operational_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational_unit-behavioral " "Found design unit 1: operational_unit-behavioral" {  } { { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237665 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational_unit " "Found entity 1: operational_unit" {  } { { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_operational_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_operational_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_operational_unit-behavioral " "Found design unit 1: tb_operational_unit-behavioral" {  } { { "tb_operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/tb_operational_unit.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237668 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_operational_unit " "Found entity 1: tb_operational_unit" {  } { { "tb_operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/tb_operational_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991237668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991237668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "operational_unit " "Elaborating entity \"operational_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541991237921 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pwm_complement_ovf operational_unit.vhd(85) " "VHDL Signal Declaration warning at operational_unit.vhd(85): used implicit default value for signal \"pwm_complement_ovf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541991237936 "|operational_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_counter n_counter:encoder_pps_counter " "Elaborating entity \"n_counter\" for hierarchy \"n_counter:encoder_pps_counter\"" {  } { { "operational_unit.vhd" "encoder_pps_counter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991237994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_register n_register:reg_current_pps " "Elaborating entity \"n_register\" for hierarchy \"n_register:reg_current_pps\"" {  } { { "operational_unit.vhd" "reg_current_pps" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991237997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp int2fp:encoder_pps_conversion " "Elaborating entity \"int2fp\" for hierarchy \"int2fp:encoder_pps_conversion\"" {  } { { "operational_unit.vhd" "encoder_pps_conversion" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991237999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst " "Elaborating entity \"alt_int2fp\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\"" {  } { { "../common/int2fp/int2fp.vhd" "alt_int2fp_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/int2fp.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altfp_convert_hvn int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component " "Elaborating entity \"alt_int2fp_altfp_convert_hvn\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "alt_int2fp_altfp_convert_hvn_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altbarrel_shift_brf int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altbarrel_shift_brf:altbarrel_shift5 " "Elaborating entity \"alt_int2fp_altbarrel_shift_brf\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altbarrel_shift_brf:altbarrel_shift5\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altbarrel_shift5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_qb6 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"alt_int2fp_altpriority_encoder_qb6\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_rf8 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"alt_int2fp_altpriority_encoder_rf8\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder10" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_be8 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"alt_int2fp_altpriority_encoder_be8\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder11" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_6e8 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"alt_int2fp_altpriority_encoder_6e8\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder13" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_3e8 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\|alt_int2fp_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"alt_int2fp_altpriority_encoder_3e8\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\|alt_int2fp_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder15" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_r08 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"alt_int2fp_altpriority_encoder_r08\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_bv7 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"alt_int2fp_altpriority_encoder_bv7\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder17" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_6v7 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"alt_int2fp_altpriority_encoder_6v7\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder19" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_3v7 int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\|alt_int2fp_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"alt_int2fp_altpriority_encoder_3v7\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\|alt_int2fp_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "altpriority_encoder21" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "add_sub1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991238156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238156 ""}  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991238156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kui " "Found entity 1: add_sub_kui" {  } { { "db/add_sub_kui.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_kui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991238216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991238216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kui int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\|add_sub_kui:auto_generated " "Elaborating entity \"add_sub_kui\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\|add_sub_kui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "add_sub3" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1364 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991238223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238224 ""}  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1364 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991238224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ui " "Found entity 1: add_sub_9ui" {  } { { "db/add_sub_9ui.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_9ui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991238282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991238282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ui int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\|add_sub_9ui:auto_generated " "Elaborating entity \"add_sub_9ui\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\|add_sub_9ui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "add_sub6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1376 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991238290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238290 ""}  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1376 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991238290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_edj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_edj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_edj " "Found entity 1: add_sub_edj" {  } { { "db/add_sub_edj.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_edj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991238347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991238347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_edj int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated " "Elaborating entity \"add_sub_edj\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "add_sub7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1389 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991238355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238355 ""}  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1389 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991238355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "add_sub8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1402 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991238361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238362 ""}  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1402 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991238362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ti " "Found entity 1: add_sub_8ti" {  } { { "db/add_sub_8ti.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_8ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991238419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991238419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ti int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\|add_sub_8ti:auto_generated " "Elaborating entity \"add_sub_8ti\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\|add_sub_8ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "cmpr4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\"" {  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1420 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991238444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238444 ""}  } { { "../common/int2fp/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd" 1420 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991238444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vth " "Found entity 1: cmpr_vth" {  } { { "db/cmpr_vth.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cmpr_vth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991238500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991238500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vth int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\|cmpr_vth:auto_generated " "Elaborating entity \"cmpr_vth\" for hierarchy \"int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\|cmpr_vth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsum fpsum:pps_difference " "Elaborating entity \"fpsum\" for hierarchy \"fpsum:pps_difference\"" {  } { { "operational_unit.vhd" "pps_difference" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst " "Elaborating entity \"alt_fpaddsub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\"" {  } { { "../common/fpsum/fpsum.vhd" "alt_fpaddsub_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altfp_add_sub_n1o fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component " "Elaborating entity \"alt_fpaddsub_altfp_add_sub_n1o\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "alt_fpaddsub_altfp_add_sub_n1o_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altbarrel_shift_h0e fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"alt_fpaddsub_altbarrel_shift_h0e\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "lbarrel_shift" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altbarrel_shift_6hb fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_6hb:rbarrel_shift " "Elaborating entity \"alt_fpaddsub_altbarrel_shift_6hb\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_6hb:rbarrel_shift\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "rbarrel_shift" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_qb6 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_qb6\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "leading_zeroes_cnt" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_r08 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_r08\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_be8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_be8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder10" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_6e8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_6e8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder11" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_3e8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\|alt_fpaddsub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_3e8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\|alt_fpaddsub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder13" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_bv7 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_bv7\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_6v7 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_6v7\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder15" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_3v7 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\|alt_fpaddsub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_3v7\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\|alt_fpaddsub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder17" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_rf8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_rf8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_e48 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_e48\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "trailing_zeros_cnt" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_fj8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_fj8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder21" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_vh8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_vh8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder23" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_qh8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_qh8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder25" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_nh8 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\|alt_fpaddsub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_nh8\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\|alt_fpaddsub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder27" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_f48 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_f48\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder22" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_v28 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_v28\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder30" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_q28 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_q28\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder32" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_n28 fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\|alt_fpaddsub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_n28\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\|alt_fpaddsub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "altpriority_encoder34" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "add_sub1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991238769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238769 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991238769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_38g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_38g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_38g " "Found entity 1: add_sub_38g" {  } { { "db/add_sub_38g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_38g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991238828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991238828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_38g fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated " "Elaborating entity \"add_sub_38g\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "add_sub2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991238835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238835 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991238835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "add_sub3" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991238844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238844 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991238844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_08g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_08g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_08g " "Found entity 1: add_sub_08g" {  } { { "db/add_sub_08g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_08g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991238909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991238909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_08g fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated " "Elaborating entity \"add_sub_08g\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "add_sub4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991238916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238916 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991238916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_27g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_27g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_27g " "Found entity 1: add_sub_27g" {  } { { "db/add_sub_27g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_27g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991238978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991238978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_27g fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated " "Elaborating entity \"add_sub_27g\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "add_sub5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991238985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991238985 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991238985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bsi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bsi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bsi " "Found entity 1: add_sub_bsi" {  } { { "db/add_sub_bsi.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_bsi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991239046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991239046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bsi fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\|add_sub_bsi:auto_generated " "Elaborating entity \"add_sub_bsi\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\|add_sub_bsi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "add_sub6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4724 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239055 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4724 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_2comp_res_lower" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4745 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239062 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4745 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qsk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qsk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qsk " "Found entity 1: add_sub_qsk" {  } { { "db/add_sub_qsk.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_qsk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991239120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991239120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qsk fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_qsk:auto_generated " "Elaborating entity \"add_sub_qsk\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_qsk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_2comp_res_upper0" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4763 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239130 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4763 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vdk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vdk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vdk " "Found entity 1: add_sub_vdk" {  } { { "db/add_sub_vdk.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_vdk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991239188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991239188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vdk fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_vdk:auto_generated " "Elaborating entity \"add_sub_vdk\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_vdk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_2comp_res_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4780 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239197 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4780 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_add_sub_upper0" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4825 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239213 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4825 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_add_sub_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4842 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239222 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4842 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_res_rounding_add_sub_lower" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4869 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239229 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4869 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ng " "Found entity 1: add_sub_8ng" {  } { { "db/add_sub_8ng.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_8ng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991239301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991239301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ng fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated " "Elaborating entity \"add_sub_8ng\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "man_res_rounding_add_sub_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4881 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239313 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4881 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hvg " "Found entity 1: add_sub_hvg" {  } { { "db/add_sub_hvg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_hvg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991239373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991239373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hvg fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated " "Elaborating entity \"add_sub_hvg\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "trailing_zeros_limit_comparator" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4893 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239382 ""}  } { { "../common/fpsum/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd" 4893 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lmh " "Found entity 1: cmpr_lmh" {  } { { "db/cmpr_lmh.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cmpr_lmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991239442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991239442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lmh fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated " "Elaborating entity \"cmpr_lmh\" for hierarchy \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpmult fpmult:const_mult " "Elaborating entity \"fpmult\" for hierarchy \"fpmult:const_mult\"" {  } { { "operational_unit.vhd" "const_mult" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpmult fpmult:const_mult\|alt_fpmult:alt_fpmult_inst " "Elaborating entity \"alt_fpmult\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\"" {  } { { "../common/fpmult/fpmult.vhd" "alt_fpmult_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/fpmult.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpmult_altfp_mult_0gr fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component " "Elaborating entity \"alt_fpmult_altfp_mult_0gr\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "alt_fpmult_altfp_mult_0gr_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "exp_add_adder" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239465 ""}  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgi " "Found entity 1: add_sub_kgi" {  } { { "db/add_sub_kgi.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_kgi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991239522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991239522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kgi fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\|add_sub_kgi:auto_generated " "Elaborating entity \"add_sub_kgi\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\|add_sub_kgi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "exp_adj_adder" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1384 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239531 ""}  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1384 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_01h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_01h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_01h " "Found entity 1: add_sub_01h" {  } { { "db/add_sub_01h.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_01h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991239590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991239590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_01h fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated " "Elaborating entity \"add_sub_01h\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "exp_bias_subtr" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239597 ""}  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_egg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_egg " "Found entity 1: add_sub_egg" {  } { { "db/add_sub_egg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_egg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991239654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991239654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_egg fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated " "Elaborating entity \"add_sub_egg\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "man_round_adder" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1410 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239661 ""}  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1410 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmg " "Found entity 1: add_sub_cmg" {  } { { "db/add_sub_cmg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_cmg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991239719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991239719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmg fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated " "Elaborating entity \"add_sub_cmg\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "man_product2_mult" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\"" {  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1455 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991239748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239748 ""}  } { { "../common/fpmult/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd" 1455 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991239748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ft " "Found entity 1: mult_2ft" {  } { { "db/mult_2ft.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/mult_2ft.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991239809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991239809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2ft fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated " "Elaborating entity \"mult_2ft\" for hierarchy \"fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_trigger_counter n_trigger_counter:pps_trigger_counter " "Elaborating entity \"n_trigger_counter\" for hierarchy \"n_trigger_counter:pps_trigger_counter\"" {  } { { "operational_unit.vhd" "pps_trigger_counter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_register n_register:user_rpm_reg " "Elaborating entity \"n_register\" for hierarchy \"n_register:user_rpm_reg\"" {  } { { "operational_unit.vhd" "user_rpm_reg" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991239821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_trigger_counter n_trigger_counter:delay_counter " "Elaborating entity \"n_trigger_counter\" for hierarchy \"n_trigger_counter:delay_counter\"" {  } { { "operational_unit.vhd" "delay_counter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp2int fp2int:pid_converter " "Elaborating entity \"fp2int\" for hierarchy \"fp2int:pid_converter\"" {  } { { "operational_unit.vhd" "pid_converter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst " "Elaborating entity \"alt_fp2int\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\"" {  } { { "../common/fp2int/fp2int.vhd" "alt_fp2int_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int_altfp_convert_04q fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component " "Elaborating entity \"alt_fp2int_altfp_convert_04q\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "alt_fp2int_altfp_convert_04q_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int_altbarrel_shift_arf fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6 " "Elaborating entity \"alt_fp2int_altbarrel_shift_arf\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "altbarrel_shift6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "add_sub4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1611 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991241720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241720 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1611 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991241720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "add_sub5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991241726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241726 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991241726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ti " "Found entity 1: add_sub_5ti" {  } { { "db/add_sub_5ti.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_5ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991241784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991241784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5ti fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated " "Elaborating entity \"add_sub_5ti\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "add_sub7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1635 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991241794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241795 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1635 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991241795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3cj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3cj " "Found entity 1: add_sub_3cj" {  } { { "db/add_sub_3cj.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_3cj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991241856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991241856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3cj fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\|add_sub_3cj:auto_generated " "Elaborating entity \"add_sub_3cj\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\|add_sub_3cj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "add_sub8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1655 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991241863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241863 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1655 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991241863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vbj " "Found entity 1: add_sub_vbj" {  } { { "db/add_sub_vbj.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_vbj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991241928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991241928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vbj fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\|add_sub_vbj:auto_generated " "Elaborating entity \"add_sub_vbj\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\|add_sub_vbj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "add_sub9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1668 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991241936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241936 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1668 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991241936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ti " "Found entity 1: add_sub_4ti" {  } { { "db/add_sub_4ti.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_4ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991241996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991241996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ti fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated " "Elaborating entity \"add_sub_4ti\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991241997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "cmpr1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991242003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242003 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991242003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_28i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_28i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_28i " "Found entity 1: cmpr_28i" {  } { { "db/cmpr_28i.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cmpr_28i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991242073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991242073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_28i fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated " "Elaborating entity \"cmpr_28i\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "cmpr2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1690 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991242085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242085 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1690 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991242085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_oth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_oth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_oth " "Found entity 1: cmpr_oth" {  } { { "db/cmpr_oth.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cmpr_oth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991242154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991242154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_oth fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated " "Elaborating entity \"cmpr_oth\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "max_shift_compare" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\"" {  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1710 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991242167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242167 ""}  } { { "../common/fp2int/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd" 1710 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991242167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nth " "Found entity 1: cmpr_nth" {  } { { "db/cmpr_nth.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cmpr_nth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991242237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991242237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nth fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated " "Elaborating entity \"cmpr_nth\" for hierarchy \"fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n_1 mux_n_1:boundaries_protection " "Elaborating entity \"mux_n_1\" for hierarchy \"mux_n_1:boundaries_protection\"" {  } { { "operational_unit.vhd" "boundaries_protection" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "superb_pwm superb_pwm:pwm_module " "Elaborating entity \"superb_pwm\" for hierarchy \"superb_pwm:pwm_module\"" {  } { { "operational_unit.vhd" "pwm_module" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991242252 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "632 " "Ignored 632 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "632 " "Ignored 632 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1541991244875 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1541991244875 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpsum:current_error_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpsum:current_error_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpsum:ki_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpsum:ki_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpsum:kd_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpsum:kd_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpsum:ki_kd_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpsum:ki_kd_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541991248477 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991248477 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1541991248477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991248533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991248533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991248533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541991248533 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541991248533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_51n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_51n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_51n " "Found entity 1: shift_taps_51n" {  } { { "db/shift_taps_51n.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/shift_taps_51n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991248594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991248594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7461 " "Found entity 1: altsyncram_7461" {  } { { "db/altsyncram_7461.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/altsyncram_7461.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991248659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991248659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991248719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991248719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991248782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991248782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991248848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991248848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_74h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_74h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_74h " "Found entity 1: cntr_74h" {  } { { "db/cntr_74h.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/cntr_74h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541991248912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541991248912 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_51n.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/db/shift_taps_51n.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1541991250286 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1541991250286 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pwm_complement_ovf GND " "Pin \"pwm_complement_ovf\" is stuck at GND" {  } { { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541991253621 "|operational_unit|pwm_complement_ovf"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1541991253621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1541991256670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541991258725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991258725 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en_pwm_complement " "No output dependent on input pin \"en_pwm_complement\"" {  } { { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541991259429 "|operational_unit|en_pwm_complement"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1541991259429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8010 " "Implemented 8010 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Implemented 76 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541991259429 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541991259429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7690 " "Implemented 7690 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541991259429 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1541991259429 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1541991259429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541991259429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541991259497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 00:54:19 2018 " "Processing ended: Mon Nov 12 00:54:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541991259497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541991259497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541991259497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541991259497 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541991260671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541991260672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 00:54:20 2018 " "Processing started: Mon Nov 12 00:54:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541991260672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541991260672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off operational_unit -c operational_unit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off operational_unit -c operational_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541991260672 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541991260763 ""}
{ "Info" "0" "" "Project  = operational_unit" {  } {  } 0 0 "Project  = operational_unit" 0 0 "Fitter" 0 0 1541991260763 ""}
{ "Info" "0" "" "Revision = operational_unit" {  } {  } 0 0 "Revision = operational_unit" 0 0 "Fitter" 0 0 1541991260763 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1541991261181 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "operational_unit EP2C35F672I8 " "Selected device EP2C35F672I8 for design \"operational_unit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541991261248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541991261285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541991261285 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541991261476 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541991261489 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541991262064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541991262064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541991262064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C8 " "Device EP2C70F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541991262064 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541991262064 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541991262064 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 17850 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541991262075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 17851 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541991262075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 17852 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541991262075 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541991262075 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1541991262109 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "220 220 " "No exact pin location assignment(s) for 220 pins of 220 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_pwm_complement " "Pin en_pwm_complement not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_pwm_complement } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_pwm_complement } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 937 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_complement_ovf " "Pin pwm_complement_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pwm_complement_ovf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 85 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pwm_complement_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 945 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_diff_ovf " "Pin pps_diff_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_diff_ovf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 87 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_diff_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 946 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_diff_udf " "Pin pps_diff_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_diff_udf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 88 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_diff_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 947 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_diff_nan " "Pin pps_diff_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_diff_nan } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_diff_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 948 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_diff_zero " "Pin pps_diff_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_diff_zero } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 90 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_diff_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 949 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const_mult_ovf " "Pin const_mult_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const_mult_ovf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 91 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const_mult_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 950 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const_mult_udf " "Pin const_mult_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const_mult_udf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 92 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const_mult_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 951 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const_mult_nan " "Pin const_mult_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const_mult_nan } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 93 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const_mult_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 952 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "const_mult_zero " "Pin const_mult_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { const_mult_zero } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 94 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { const_mult_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 953 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_error_ovf " "Pin current_error_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_error_ovf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 95 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_error_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 954 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_error_udf " "Pin current_error_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_error_udf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_error_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 955 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_error_nan " "Pin current_error_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_error_nan } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 97 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_error_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 956 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_error_zero " "Pin current_error_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_error_zero } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 98 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_error_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_mult_ovf " "Pin kp_mult_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_mult_ovf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 99 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_mult_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 958 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_mult_udf " "Pin kp_mult_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_mult_udf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 100 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_mult_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 959 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_mult_nan " "Pin kp_mult_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_mult_nan } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 101 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_mult_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 960 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_mult_zero " "Pin kp_mult_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_mult_zero } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 102 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_mult_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 961 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_mult_ovf " "Pin ki_mult_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_mult_ovf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 103 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_mult_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 962 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_mult_udf " "Pin ki_mult_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_mult_udf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 104 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_mult_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 963 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_mult_nan " "Pin ki_mult_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_mult_nan } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 105 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_mult_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 964 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_mult_zero " "Pin ki_mult_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_mult_zero } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_mult_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 965 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_mult_ovf " "Pin kd_mult_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_mult_ovf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_mult_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 966 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_mult_udf " "Pin kd_mult_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_mult_udf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 108 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_mult_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 967 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_mult_nan " "Pin kd_mult_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_mult_nan } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 109 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_mult_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 968 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_mult_zero " "Pin kd_mult_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_mult_zero } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 110 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_mult_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 969 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_sum_ovf " "Pin ki_sum_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_sum_ovf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 111 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_sum_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 970 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_sum_udf " "Pin ki_sum_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_sum_udf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 112 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_sum_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 971 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_sum_nan " "Pin ki_sum_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_sum_nan } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 113 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_sum_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_sum_zero " "Pin ki_sum_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_sum_zero } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 114 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_sum_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_diff_ovf " "Pin kd_diff_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_diff_ovf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_diff_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 974 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_diff_udf " "Pin kd_diff_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_diff_udf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 116 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_diff_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 975 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_diff_nan " "Pin kd_diff_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_diff_nan } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 117 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_diff_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kd_diff_zero " "Pin kd_diff_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kd_diff_zero } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 118 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kd_diff_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_kd_sum_ovf " "Pin ki_kd_sum_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_kd_sum_ovf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 119 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_kd_sum_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 978 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_kd_sum_udf " "Pin ki_kd_sum_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_kd_sum_udf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_kd_sum_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_kd_sum_nan " "Pin ki_kd_sum_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_kd_sum_nan } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 121 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_kd_sum_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 980 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ki_kd_sum_zero " "Pin ki_kd_sum_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ki_kd_sum_zero } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 122 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ki_kd_sum_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 981 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_ki_kd_sum_ovf " "Pin kp_ki_kd_sum_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_ki_kd_sum_ovf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 123 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_ki_kd_sum_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 982 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_ki_kd_sum_udf " "Pin kp_ki_kd_sum_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_ki_kd_sum_udf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 124 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_ki_kd_sum_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 983 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_ki_kd_sum_nan " "Pin kp_ki_kd_sum_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_ki_kd_sum_nan } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 125 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_ki_kd_sum_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 984 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kp_ki_kd_sum_zero " "Pin kp_ki_kd_sum_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { kp_ki_kd_sum_zero } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kp_ki_kd_sum_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_fpconversion_ovf " "Pin pid_fpconversion_ovf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_fpconversion_ovf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 127 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_fpconversion_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 986 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_fpconversion_udf " "Pin pid_fpconversion_udf not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_fpconversion_udf } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 128 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_fpconversion_udf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 987 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_fpconversion_nan " "Pin pid_fpconversion_nan not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_fpconversion_nan } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 129 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_fpconversion_nan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 988 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_fpconversion_neg " "Pin pid_fpconversion_neg not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_fpconversion_neg } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 130 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_fpconversion_neg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 989 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_trigger " "Pin pps_interrupt_trigger not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_trigger } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 133 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 990 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_trigger " "Pin delay_counter_trigger not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_trigger } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 134 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 991 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[0\] " "Pin current_rpm\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[0] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 821 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[1\] " "Pin current_rpm\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[1] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 822 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[2\] " "Pin current_rpm\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[2] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 823 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[3\] " "Pin current_rpm\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[3] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 824 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[4\] " "Pin current_rpm\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[4] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 825 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[5\] " "Pin current_rpm\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[5] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 826 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[6\] " "Pin current_rpm\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[6] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 827 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[7\] " "Pin current_rpm\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[7] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 828 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[8\] " "Pin current_rpm\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[8] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 829 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[9\] " "Pin current_rpm\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[9] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 830 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[10\] " "Pin current_rpm\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[10] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 831 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[11\] " "Pin current_rpm\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[11] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 832 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[12\] " "Pin current_rpm\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[12] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 833 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[13\] " "Pin current_rpm\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[13] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 834 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[14\] " "Pin current_rpm\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[14] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 835 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[15\] " "Pin current_rpm\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[15] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 836 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[16\] " "Pin current_rpm\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[16] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 837 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[17\] " "Pin current_rpm\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[17] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 838 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[18\] " "Pin current_rpm\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[18] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 839 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[19\] " "Pin current_rpm\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[19] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 840 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[20\] " "Pin current_rpm\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[20] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 841 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[21\] " "Pin current_rpm\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[21] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 842 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[22\] " "Pin current_rpm\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[22] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 843 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[23\] " "Pin current_rpm\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[23] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 844 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[24\] " "Pin current_rpm\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[24] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 845 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[25\] " "Pin current_rpm\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[25] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 846 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[26\] " "Pin current_rpm\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[26] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 847 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[27\] " "Pin current_rpm\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[27] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 848 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[28\] " "Pin current_rpm\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[28] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 849 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[29\] " "Pin current_rpm\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[29] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 850 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[30\] " "Pin current_rpm\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[30] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 851 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_rpm\[31\] " "Pin current_rpm\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { current_rpm[31] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_rpm[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 852 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[0\] " "Pin pid_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[0] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 853 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[1\] " "Pin pid_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[1] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[2\] " "Pin pid_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[2] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 855 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[3\] " "Pin pid_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[3] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 856 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[4\] " "Pin pid_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[4] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 857 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[5\] " "Pin pid_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[5] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 858 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[6\] " "Pin pid_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[6] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 859 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[7\] " "Pin pid_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[7] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 860 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[8\] " "Pin pid_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[8] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 861 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[9\] " "Pin pid_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[9] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 862 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[10\] " "Pin pid_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[10] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 863 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[11\] " "Pin pid_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[11] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 864 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[12\] " "Pin pid_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[12] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 865 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[13\] " "Pin pid_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[13] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 866 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[14\] " "Pin pid_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[14] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 867 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[15\] " "Pin pid_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[15] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 868 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[16\] " "Pin pid_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[16] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 869 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[17\] " "Pin pid_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[17] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 870 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[18\] " "Pin pid_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[18] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 871 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[19\] " "Pin pid_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[19] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 872 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[20\] " "Pin pid_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[20] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 873 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[21\] " "Pin pid_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[21] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 874 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[22\] " "Pin pid_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[22] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 875 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[23\] " "Pin pid_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[23] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 876 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[24\] " "Pin pid_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[24] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 877 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[25\] " "Pin pid_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[25] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 878 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[26\] " "Pin pid_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[26] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 879 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[27\] " "Pin pid_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[27] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 880 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[28\] " "Pin pid_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[28] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 881 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[29\] " "Pin pid_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[29] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 882 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[30\] " "Pin pid_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[30] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 883 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pid_out\[31\] " "Pin pid_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pid_out[31] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 138 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[0\] " "Pin encoder_count\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[0] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 885 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[1\] " "Pin encoder_count\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[1] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 886 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[2\] " "Pin encoder_count\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[2] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 887 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[3\] " "Pin encoder_count\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[3] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 888 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[4\] " "Pin encoder_count\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[4] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 889 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[5\] " "Pin encoder_count\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[5] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 890 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[6\] " "Pin encoder_count\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[6] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 891 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[7\] " "Pin encoder_count\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[7] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 892 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[8\] " "Pin encoder_count\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[8] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 893 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[9\] " "Pin encoder_count\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[9] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 894 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[10\] " "Pin encoder_count\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[10] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 895 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[11\] " "Pin encoder_count\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[11] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 896 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[12\] " "Pin encoder_count\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[12] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 897 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[13\] " "Pin encoder_count\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[13] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 898 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[14\] " "Pin encoder_count\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[14] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 899 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[15\] " "Pin encoder_count\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[15] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 900 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[16\] " "Pin encoder_count\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[16] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 901 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[17\] " "Pin encoder_count\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[17] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 902 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[18\] " "Pin encoder_count\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[18] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 903 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[19\] " "Pin encoder_count\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[19] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 904 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[20\] " "Pin encoder_count\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[20] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 905 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[21\] " "Pin encoder_count\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[21] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 906 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[22\] " "Pin encoder_count\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[22] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 907 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[23\] " "Pin encoder_count\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[23] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 908 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[24\] " "Pin encoder_count\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[24] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 909 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[25\] " "Pin encoder_count\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[25] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 910 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[26\] " "Pin encoder_count\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[26] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 911 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[27\] " "Pin encoder_count\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[27] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 912 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[28\] " "Pin encoder_count\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[28] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 913 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[29\] " "Pin encoder_count\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[29] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 914 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[30\] " "Pin encoder_count\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[30] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_count\[31\] " "Pin encoder_count\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_count[31] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 139 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_count[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 916 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_out " "Pin pwm_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pwm_out } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 142 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pwm_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 992 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[0\] " "Pin delay_counter_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[0] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 773 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[1\] " "Pin delay_counter_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[1] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 774 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[2\] " "Pin delay_counter_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[2] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 775 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[3\] " "Pin delay_counter_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[3] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 776 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[4\] " "Pin delay_counter_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[4] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[5\] " "Pin delay_counter_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[5] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[6\] " "Pin delay_counter_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[6] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_counter_in\[7\] " "Pin delay_counter_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { delay_counter_in[7] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_counter_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 917 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 918 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_pps_diff " "Pin en_pps_diff not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_pps_diff } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_pps_diff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 924 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_const_mult " "Pin en_const_mult not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_const_mult } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_const_mult } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 925 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_diff_current_error " "Pin en_diff_current_error not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_diff_current_error } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 52 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_diff_current_error } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 930 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_mult " "Pin en_mult not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_mult } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 55 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_mult } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 933 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_sum_ki " "Pin en_sum_ki not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_sum_ki } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 53 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_sum_ki } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 931 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_diff_kd " "Pin en_diff_kd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_diff_kd } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 54 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_diff_kd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 932 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_sum_ki_kd " "Pin en_sum_ki_kd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_sum_ki_kd } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 56 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_sum_ki_kd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 934 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_sum_kp_ki_kd " "Pin en_sum_kp_ki_kd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_sum_kp_ki_kd } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 57 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_sum_kp_ki_kd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 935 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_pid_fpconversion " "Pin en_pid_fpconversion not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_pid_fpconversion } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_pid_fpconversion } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 936 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[0\] " "Pin pps_interrupt_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[0] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 789 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_pps_interrupt_in " "Pin load_pps_interrupt_in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_pps_interrupt_in } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_pps_interrupt_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 939 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[1\] " "Pin pps_interrupt_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[1] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_pps_interrupt " "Pin rst_pps_interrupt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst_pps_interrupt } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_pps_interrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_pps_interrupt " "Pin en_pps_interrupt not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_pps_interrupt } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_pps_interrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 923 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[2\] " "Pin pps_interrupt_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[2] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 791 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[3\] " "Pin pps_interrupt_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[3] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[4\] " "Pin pps_interrupt_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[4] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 793 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[5\] " "Pin pps_interrupt_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[5] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 794 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[6\] " "Pin pps_interrupt_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[6] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 795 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[7\] " "Pin pps_interrupt_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[7] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 796 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[8\] " "Pin pps_interrupt_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[8] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 797 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[9\] " "Pin pps_interrupt_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[9] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[10\] " "Pin pps_interrupt_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[10] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[11\] " "Pin pps_interrupt_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[11] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 800 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[12\] " "Pin pps_interrupt_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[12] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 801 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[13\] " "Pin pps_interrupt_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[13] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 802 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[14\] " "Pin pps_interrupt_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[14] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 803 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[15\] " "Pin pps_interrupt_in\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[15] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 804 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[16\] " "Pin pps_interrupt_in\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[16] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 805 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[17\] " "Pin pps_interrupt_in\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[17] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 806 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[18\] " "Pin pps_interrupt_in\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[18] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 807 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[19\] " "Pin pps_interrupt_in\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[19] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 808 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[20\] " "Pin pps_interrupt_in\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[20] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 809 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[21\] " "Pin pps_interrupt_in\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[21] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[22\] " "Pin pps_interrupt_in\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[22] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 811 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[23\] " "Pin pps_interrupt_in\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[23] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 812 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[24\] " "Pin pps_interrupt_in\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[24] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 813 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[25\] " "Pin pps_interrupt_in\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[25] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 814 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[26\] " "Pin pps_interrupt_in\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[26] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 815 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[27\] " "Pin pps_interrupt_in\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[27] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 816 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[28\] " "Pin pps_interrupt_in\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[28] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 817 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[29\] " "Pin pps_interrupt_in\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[29] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 818 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[30\] " "Pin pps_interrupt_in\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[30] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 819 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pps_interrupt_in\[31\] " "Pin pps_interrupt_in\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pps_interrupt_in[31] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pps_interrupt_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 820 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_delay_counter " "Pin en_delay_counter not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_delay_counter } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_delay_counter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 922 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_current_rpm " "Pin load_current_rpm not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_current_rpm } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_current_rpm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 940 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_current_pps " "Pin load_current_pps not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_current_pps } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_current_pps } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 927 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_pid_res " "Pin load_pid_res not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_pid_res } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_pid_res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 944 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_in " "Pin encoder_in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_in } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 921 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_encoder_pulse_counter " "Pin rst_encoder_pulse_counter not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst_encoder_pulse_counter } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_encoder_pulse_counter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 920 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_prev_pps " "Pin load_prev_pps not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_prev_pps } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_prev_pps } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 928 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_pps_conversion " "Pin en_pps_conversion not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_pps_conversion } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_pps_conversion } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_user_rpm_conversion " "Pin en_user_rpm_conversion not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en_user_rpm_conversion } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_user_rpm_conversion } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 929 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_total_error " "Pin load_total_error not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_total_error } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_total_error } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 941 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_last_error " "Pin load_last_error not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_last_error } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_last_error } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 942 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_kp_mult_reg " "Pin load_kp_mult_reg not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_kp_mult_reg } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 66 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_kp_mult_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 943 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "user_rpm\[7\] " "Pin user_rpm\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { user_rpm[7] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_rpm[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 788 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_user_rpm " "Pin load_user_rpm not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_user_rpm } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_user_rpm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 938 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "user_rpm\[6\] " "Pin user_rpm\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { user_rpm[6] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_rpm[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "user_rpm\[5\] " "Pin user_rpm\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { user_rpm[5] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_rpm[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "user_rpm\[4\] " "Pin user_rpm\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { user_rpm[4] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_rpm[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "user_rpm\[3\] " "Pin user_rpm\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { user_rpm[3] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_rpm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 784 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "user_rpm\[2\] " "Pin user_rpm\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { user_rpm[2] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_rpm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 783 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "user_rpm\[1\] " "Pin user_rpm\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { user_rpm[1] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_rpm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 782 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "user_rpm\[0\] " "Pin user_rpm\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { user_rpm[0] } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_rpm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 781 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541991262376 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1541991262376 ""}
{ "Info" "ISTA_SDC_FOUND" "operational_unit.sdc " "Reading SDC File: 'operational_unit.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1541991263030 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "encoder_in " "Node: encoder_in was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1541991263096 "|operational_unit|encoder_in"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1541991263151 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1541991263151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1541991263151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1541991263151 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1541991263151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541991263734 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 917 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541991263734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "encoder_in (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node encoder_in (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541991263734 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_in } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 921 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541991263734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node rst (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541991263734 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 918 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541991263734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_encoder_pulse_counter (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node rst_encoder_pulse_counter (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541991263735 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst_encoder_pulse_counter } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_encoder_pulse_counter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 920 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541991263735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_pps_interrupt (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node rst_pps_interrupt (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541991263735 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst_pps_interrupt } } } { "operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_pps_interrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541991263735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541991264564 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541991264573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541991264574 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541991264587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541991264602 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541991264611 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541991264943 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1541991264957 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541991264957 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "215 unused 3.3V 71 144 0 " "Number of I/O pins in group: 215 (unused VREF, 3.3V VCCIO, 71 input, 144 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1541991264963 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1541991264963 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1541991264963 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541991264965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541991264965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541991264965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541991264965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541991264965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541991264965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541991264965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541991264965 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1541991264965 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1541991264965 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541991265157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541991267438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541991272685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541991272736 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541991278088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541991278088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541991279188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1541991283070 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541991283070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541991283879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1541991283883 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1541991283883 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541991283883 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.38 " "Total time spent on timing analysis during the Fitter is 3.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1541991284097 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541991284124 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541991285823 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541991285835 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "144 " "Found 144 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm_complement_ovf 0 " "Pin \"pwm_complement_ovf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pps_diff_ovf 0 " "Pin \"pps_diff_ovf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pps_diff_udf 0 " "Pin \"pps_diff_udf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pps_diff_nan 0 " "Pin \"pps_diff_nan\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pps_diff_zero 0 " "Pin \"pps_diff_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const_mult_ovf 0 " "Pin \"const_mult_ovf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const_mult_udf 0 " "Pin \"const_mult_udf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const_mult_nan 0 " "Pin \"const_mult_nan\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "const_mult_zero 0 " "Pin \"const_mult_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_error_ovf 0 " "Pin \"current_error_ovf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_error_udf 0 " "Pin \"current_error_udf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_error_nan 0 " "Pin \"current_error_nan\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_error_zero 0 " "Pin \"current_error_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kp_mult_ovf 0 " "Pin \"kp_mult_ovf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kp_mult_udf 0 " "Pin \"kp_mult_udf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kp_mult_nan 0 " "Pin \"kp_mult_nan\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kp_mult_zero 0 " "Pin \"kp_mult_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ki_mult_ovf 0 " "Pin \"ki_mult_ovf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ki_mult_udf 0 " "Pin \"ki_mult_udf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ki_mult_nan 0 " "Pin \"ki_mult_nan\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ki_mult_zero 0 " "Pin \"ki_mult_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kd_mult_ovf 0 " "Pin \"kd_mult_ovf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kd_mult_udf 0 " "Pin \"kd_mult_udf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kd_mult_nan 0 " "Pin \"kd_mult_nan\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kd_mult_zero 0 " "Pin \"kd_mult_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ki_sum_ovf 0 " "Pin \"ki_sum_ovf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ki_sum_udf 0 " "Pin \"ki_sum_udf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ki_sum_nan 0 " "Pin \"ki_sum_nan\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ki_sum_zero 0 " "Pin \"ki_sum_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kd_diff_ovf 0 " "Pin \"kd_diff_ovf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kd_diff_udf 0 " "Pin \"kd_diff_udf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kd_diff_nan 0 " "Pin \"kd_diff_nan\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kd_diff_zero 0 " "Pin \"kd_diff_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ki_kd_sum_ovf 0 " "Pin \"ki_kd_sum_ovf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ki_kd_sum_udf 0 " "Pin \"ki_kd_sum_udf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ki_kd_sum_nan 0 " "Pin \"ki_kd_sum_nan\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ki_kd_sum_zero 0 " "Pin \"ki_kd_sum_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kp_ki_kd_sum_ovf 0 " "Pin \"kp_ki_kd_sum_ovf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kp_ki_kd_sum_udf 0 " "Pin \"kp_ki_kd_sum_udf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kp_ki_kd_sum_nan 0 " "Pin \"kp_ki_kd_sum_nan\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kp_ki_kd_sum_zero 0 " "Pin \"kp_ki_kd_sum_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_fpconversion_ovf 0 " "Pin \"pid_fpconversion_ovf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_fpconversion_udf 0 " "Pin \"pid_fpconversion_udf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_fpconversion_nan 0 " "Pin \"pid_fpconversion_nan\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_fpconversion_neg 0 " "Pin \"pid_fpconversion_neg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pps_interrupt_trigger 0 " "Pin \"pps_interrupt_trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delay_counter_trigger 0 " "Pin \"delay_counter_trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[0\] 0 " "Pin \"current_rpm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[1\] 0 " "Pin \"current_rpm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[2\] 0 " "Pin \"current_rpm\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[3\] 0 " "Pin \"current_rpm\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[4\] 0 " "Pin \"current_rpm\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[5\] 0 " "Pin \"current_rpm\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[6\] 0 " "Pin \"current_rpm\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[7\] 0 " "Pin \"current_rpm\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[8\] 0 " "Pin \"current_rpm\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[9\] 0 " "Pin \"current_rpm\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[10\] 0 " "Pin \"current_rpm\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[11\] 0 " "Pin \"current_rpm\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[12\] 0 " "Pin \"current_rpm\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[13\] 0 " "Pin \"current_rpm\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[14\] 0 " "Pin \"current_rpm\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[15\] 0 " "Pin \"current_rpm\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[16\] 0 " "Pin \"current_rpm\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[17\] 0 " "Pin \"current_rpm\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[18\] 0 " "Pin \"current_rpm\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[19\] 0 " "Pin \"current_rpm\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[20\] 0 " "Pin \"current_rpm\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[21\] 0 " "Pin \"current_rpm\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[22\] 0 " "Pin \"current_rpm\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[23\] 0 " "Pin \"current_rpm\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[24\] 0 " "Pin \"current_rpm\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[25\] 0 " "Pin \"current_rpm\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[26\] 0 " "Pin \"current_rpm\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[27\] 0 " "Pin \"current_rpm\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[28\] 0 " "Pin \"current_rpm\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[29\] 0 " "Pin \"current_rpm\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[30\] 0 " "Pin \"current_rpm\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "current_rpm\[31\] 0 " "Pin \"current_rpm\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[0\] 0 " "Pin \"pid_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[1\] 0 " "Pin \"pid_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[2\] 0 " "Pin \"pid_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[3\] 0 " "Pin \"pid_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[4\] 0 " "Pin \"pid_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[5\] 0 " "Pin \"pid_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[6\] 0 " "Pin \"pid_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[7\] 0 " "Pin \"pid_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[8\] 0 " "Pin \"pid_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[9\] 0 " "Pin \"pid_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[10\] 0 " "Pin \"pid_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[11\] 0 " "Pin \"pid_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[12\] 0 " "Pin \"pid_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[13\] 0 " "Pin \"pid_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[14\] 0 " "Pin \"pid_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[15\] 0 " "Pin \"pid_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[16\] 0 " "Pin \"pid_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[17\] 0 " "Pin \"pid_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[18\] 0 " "Pin \"pid_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[19\] 0 " "Pin \"pid_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[20\] 0 " "Pin \"pid_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[21\] 0 " "Pin \"pid_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[22\] 0 " "Pin \"pid_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[23\] 0 " "Pin \"pid_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[24\] 0 " "Pin \"pid_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[25\] 0 " "Pin \"pid_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[26\] 0 " "Pin \"pid_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[27\] 0 " "Pin \"pid_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[28\] 0 " "Pin \"pid_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[29\] 0 " "Pin \"pid_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[30\] 0 " "Pin \"pid_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pid_out\[31\] 0 " "Pin \"pid_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[0\] 0 " "Pin \"encoder_count\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[1\] 0 " "Pin \"encoder_count\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[2\] 0 " "Pin \"encoder_count\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[3\] 0 " "Pin \"encoder_count\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[4\] 0 " "Pin \"encoder_count\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[5\] 0 " "Pin \"encoder_count\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[6\] 0 " "Pin \"encoder_count\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[7\] 0 " "Pin \"encoder_count\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[8\] 0 " "Pin \"encoder_count\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[9\] 0 " "Pin \"encoder_count\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[10\] 0 " "Pin \"encoder_count\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[11\] 0 " "Pin \"encoder_count\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[12\] 0 " "Pin \"encoder_count\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[13\] 0 " "Pin \"encoder_count\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[14\] 0 " "Pin \"encoder_count\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[15\] 0 " "Pin \"encoder_count\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[16\] 0 " "Pin \"encoder_count\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[17\] 0 " "Pin \"encoder_count\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[18\] 0 " "Pin \"encoder_count\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[19\] 0 " "Pin \"encoder_count\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[20\] 0 " "Pin \"encoder_count\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[21\] 0 " "Pin \"encoder_count\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[22\] 0 " "Pin \"encoder_count\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[23\] 0 " "Pin \"encoder_count\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[24\] 0 " "Pin \"encoder_count\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[25\] 0 " "Pin \"encoder_count\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[26\] 0 " "Pin \"encoder_count\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[27\] 0 " "Pin \"encoder_count\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[28\] 0 " "Pin \"encoder_count\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[29\] 0 " "Pin \"encoder_count\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[30\] 0 " "Pin \"encoder_count\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "encoder_count\[31\] 0 " "Pin \"encoder_count\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm_out 0 " "Pin \"pwm_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541991285998 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1541991285998 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541991287702 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541991287836 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1541991287955 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1541991288212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/output_files/operational_unit.fit.smsg " "Generated suppressed messages file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/output_files/operational_unit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541991288897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541991290515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 00:54:50 2018 " "Processing ended: Mon Nov 12 00:54:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541991290515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541991290515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541991290515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541991290515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1541991291590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541991291591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 00:54:51 2018 " "Processing started: Mon Nov 12 00:54:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541991291591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1541991291591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off operational_unit -c operational_unit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off operational_unit -c operational_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1541991291591 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1541991293208 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1541991293268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541991293899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 00:54:53 2018 " "Processing ended: Mon Nov 12 00:54:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541991293899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541991293899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541991293899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1541991293899 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1541991294582 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1541991295092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541991295093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 00:54:54 2018 " "Processing started: Mon Nov 12 00:54:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541991295093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541991295093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta operational_unit -c operational_unit " "Command: quartus_sta operational_unit -c operational_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541991295093 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1541991295197 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541991295551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1541991295589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1541991295589 ""}
{ "Info" "ISTA_SDC_FOUND" "operational_unit.sdc " "Reading SDC File: 'operational_unit.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1541991296178 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "encoder_in " "Node: encoder_in was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1541991296246 "|operational_unit|encoder_in"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1541991296284 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1541991296304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.875 " "Worst-case setup slack is 3.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.875         0.000 clock  " "    3.875         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541991296384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clock  " "    0.499         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541991296409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.183 " "Worst-case recovery slack is 16.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.183         0.000 clock  " "   16.183         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541991296414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.692 " "Worst-case removal slack is 2.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.692         0.000 clock  " "    2.692         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541991296419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.933 " "Worst-case minimum pulse width slack is 6.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.933         0.000 clock  " "    6.933         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541991296425 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1541991296667 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1541991296669 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "encoder_in " "Node: encoder_in was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1541991296876 "|operational_unit|encoder_in"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.239 " "Worst-case setup slack is 15.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.239         0.000 clock  " "   15.239         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541991296913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 clock  " "    0.203         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541991296942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.569 " "Worst-case recovery slack is 18.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.569         0.000 clock  " "   18.569         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541991296948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.048 " "Worst-case removal slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048         0.000 clock  " "    1.048         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541991296954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.873 " "Worst-case minimum pulse width slack is 7.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873         0.000 clock  " "    7.873         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541991296962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541991296962 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1541991297158 ""}
