#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bc8ee10090 .scope module, "four_bit_adder_tb" "four_bit_adder_tb" 2 4;
 .timescale -9 -12;
v000001bc8ee68690_0 .var "a", 3 0;
v000001bc8ee687d0_0 .var "b", 3 0;
v000001bc8ee68910_0 .var "cin", 0 0;
v000001bc8ee68a50_0 .net "cout", 0 0, L_000001bc8ee033f0;  1 drivers
v000001bc8ee68b90_0 .net "sum", 3 0, L_000001bc8ee6ba50;  1 drivers
S_000001bc8eede560 .scope task, "test_four_bit_adder" "test_four_bit_adder" 2 19, 2 19 0, S_000001bc8ee10090;
 .timescale -9 -12;
v000001bc8edfd3b0_0 .var "a_t", 3 0;
v000001bc8edfd9f0_0 .var "b_t", 3 0;
v000001bc8edfcf50_0 .var "cin_t", 0 0;
v000001bc8edfcff0_0 .var "expected_cout", 0 0;
v000001bc8edfd090_0 .var "expected_sum", 3 0;
TD_four_bit_adder_tb.test_four_bit_adder ;
    %load/vec4 v000001bc8edfd3b0_0;
    %store/vec4 v000001bc8ee68690_0, 0, 4;
    %load/vec4 v000001bc8edfd9f0_0;
    %store/vec4 v000001bc8ee687d0_0, 0, 4;
    %load/vec4 v000001bc8edfcf50_0;
    %store/vec4 v000001bc8ee68910_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000001bc8ee68b90_0;
    %load/vec4 v000001bc8edfd090_0;
    %cmp/ne;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v000001bc8ee68a50_0;
    %load/vec4 v000001bc8edfcff0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 31 "$display", "FAIL: %b + %b + %b = %b (got %b)", v000001bc8edfd3b0_0, v000001bc8edfd9f0_0, v000001bc8edfcf50_0, v000001bc8edfd090_0, v000001bc8ee68b90_0 {0 0 0};
    %vpi_call 2 32 "$fatal" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 34 "$display", "PASS: %b + %b + %b = %b", v000001bc8edfd3b0_0, v000001bc8edfd9f0_0, v000001bc8edfcf50_0, v000001bc8ee68b90_0 {0 0 0};
T_0.1 ;
    %end;
S_000001bc8eede6f0 .scope module, "uut" "four_bit_adder" 2 11, 3 3 0, S_000001bc8ee10090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v000001bc8ee694f0_0 .net "a", 3 0, v000001bc8ee68690_0;  1 drivers
v000001bc8ee693b0_0 .net "b", 3 0, v000001bc8ee687d0_0;  1 drivers
v000001bc8ee6a0d0_0 .net "carry", 2 0, L_000001bc8ee6ae70;  1 drivers
v000001bc8ee6a490_0 .net "cin", 0 0, v000001bc8ee68910_0;  1 drivers
v000001bc8ee69630_0 .net "cout", 0 0, L_000001bc8ee033f0;  alias, 1 drivers
v000001bc8ee69810_0 .net "sum", 3 0, L_000001bc8ee6ba50;  alias, 1 drivers
L_000001bc8ee68c30 .part v000001bc8ee68690_0, 0, 1;
L_000001bc8ee68cd0 .part v000001bc8ee687d0_0, 0, 1;
L_000001bc8ee68eb0 .part v000001bc8ee68690_0, 1, 1;
L_000001bc8ee6ad30 .part v000001bc8ee687d0_0, 1, 1;
L_000001bc8ee6b2d0 .part L_000001bc8ee6ae70, 0, 1;
L_000001bc8ee6af10 .part v000001bc8ee68690_0, 2, 1;
L_000001bc8ee6b4b0 .part v000001bc8ee687d0_0, 2, 1;
L_000001bc8ee6add0 .part L_000001bc8ee6ae70, 1, 1;
L_000001bc8ee6ae70 .concat8 [ 1 1 1 0], L_000001bc8ee02c80, L_000001bc8ee032a0, L_000001bc8ee03690;
L_000001bc8ee6c3b0 .part v000001bc8ee68690_0, 3, 1;
L_000001bc8ee6b910 .part v000001bc8ee687d0_0, 3, 1;
L_000001bc8ee6b370 .part L_000001bc8ee6ae70, 2, 1;
L_000001bc8ee6ba50 .concat8 [ 1 1 1 1], L_000001bc8ee02dd0, L_000001bc8ee03460, L_000001bc8ee03620, L_000001bc8ee02f90;
S_000001bc8edd2510 .scope module, "fa0" "full_adder" 3 13, 4 3 0, S_000001bc8eede6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001bc8ee034d0 .functor XOR 1, L_000001bc8ee68c30, L_000001bc8ee68cd0, C4<0>, C4<0>;
L_000001bc8ee02dd0 .functor XOR 1, L_000001bc8ee034d0, v000001bc8ee68910_0, C4<0>, C4<0>;
L_000001bc8ee02c10 .functor AND 1, L_000001bc8ee68c30, L_000001bc8ee68cd0, C4<1>, C4<1>;
L_000001bc8ee03070 .functor XOR 1, L_000001bc8ee68c30, L_000001bc8ee68cd0, C4<0>, C4<0>;
L_000001bc8ee03230 .functor AND 1, v000001bc8ee68910_0, L_000001bc8ee03070, C4<1>, C4<1>;
L_000001bc8ee02c80 .functor OR 1, L_000001bc8ee02c10, L_000001bc8ee03230, C4<0>, C4<0>;
v000001bc8ee69770_0 .net *"_ivl_0", 0 0, L_000001bc8ee034d0;  1 drivers
v000001bc8ee69090_0 .net *"_ivl_4", 0 0, L_000001bc8ee02c10;  1 drivers
v000001bc8ee691d0_0 .net *"_ivl_6", 0 0, L_000001bc8ee03070;  1 drivers
v000001bc8ee68870_0 .net *"_ivl_8", 0 0, L_000001bc8ee03230;  1 drivers
v000001bc8ee6a170_0 .net "a", 0 0, L_000001bc8ee68c30;  1 drivers
v000001bc8ee6a350_0 .net "b", 0 0, L_000001bc8ee68cd0;  1 drivers
v000001bc8ee69130_0 .net "cin", 0 0, v000001bc8ee68910_0;  alias, 1 drivers
v000001bc8ee69590_0 .net "cout", 0 0, L_000001bc8ee02c80;  1 drivers
v000001bc8ee6a530_0 .net "sum", 0 0, L_000001bc8ee02dd0;  1 drivers
S_000001bc8edd26a0 .scope module, "fa1" "full_adder" 3 14, 4 3 0, S_000001bc8eede6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001bc8ee02900 .functor XOR 1, L_000001bc8ee68eb0, L_000001bc8ee6ad30, C4<0>, C4<0>;
L_000001bc8ee03460 .functor XOR 1, L_000001bc8ee02900, L_000001bc8ee6b2d0, C4<0>, C4<0>;
L_000001bc8ee03540 .functor AND 1, L_000001bc8ee68eb0, L_000001bc8ee6ad30, C4<1>, C4<1>;
L_000001bc8ee02cf0 .functor XOR 1, L_000001bc8ee68eb0, L_000001bc8ee6ad30, C4<0>, C4<0>;
L_000001bc8ee02ba0 .functor AND 1, L_000001bc8ee6b2d0, L_000001bc8ee02cf0, C4<1>, C4<1>;
L_000001bc8ee032a0 .functor OR 1, L_000001bc8ee03540, L_000001bc8ee02ba0, C4<0>, C4<0>;
v000001bc8ee69270_0 .net *"_ivl_0", 0 0, L_000001bc8ee02900;  1 drivers
v000001bc8ee69ef0_0 .net *"_ivl_4", 0 0, L_000001bc8ee03540;  1 drivers
v000001bc8ee6a210_0 .net *"_ivl_6", 0 0, L_000001bc8ee02cf0;  1 drivers
v000001bc8ee698b0_0 .net *"_ivl_8", 0 0, L_000001bc8ee02ba0;  1 drivers
v000001bc8ee69450_0 .net "a", 0 0, L_000001bc8ee68eb0;  1 drivers
v000001bc8ee69c70_0 .net "b", 0 0, L_000001bc8ee6ad30;  1 drivers
v000001bc8ee69950_0 .net "cin", 0 0, L_000001bc8ee6b2d0;  1 drivers
v000001bc8ee68e10_0 .net "cout", 0 0, L_000001bc8ee032a0;  1 drivers
v000001bc8ee69d10_0 .net "sum", 0 0, L_000001bc8ee03460;  1 drivers
S_000001bc8edd2830 .scope module, "fa2" "full_adder" 3 15, 4 3 0, S_000001bc8eede6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001bc8ee035b0 .functor XOR 1, L_000001bc8ee6af10, L_000001bc8ee6b4b0, C4<0>, C4<0>;
L_000001bc8ee03620 .functor XOR 1, L_000001bc8ee035b0, L_000001bc8ee6add0, C4<0>, C4<0>;
L_000001bc8ee02f20 .functor AND 1, L_000001bc8ee6af10, L_000001bc8ee6b4b0, C4<1>, C4<1>;
L_000001bc8ee03000 .functor XOR 1, L_000001bc8ee6af10, L_000001bc8ee6b4b0, C4<0>, C4<0>;
L_000001bc8ee02890 .functor AND 1, L_000001bc8ee6add0, L_000001bc8ee03000, C4<1>, C4<1>;
L_000001bc8ee03690 .functor OR 1, L_000001bc8ee02f20, L_000001bc8ee02890, C4<0>, C4<0>;
v000001bc8ee69b30_0 .net *"_ivl_0", 0 0, L_000001bc8ee035b0;  1 drivers
v000001bc8ee689b0_0 .net *"_ivl_4", 0 0, L_000001bc8ee02f20;  1 drivers
v000001bc8ee68d70_0 .net *"_ivl_6", 0 0, L_000001bc8ee03000;  1 drivers
v000001bc8ee69f90_0 .net *"_ivl_8", 0 0, L_000001bc8ee02890;  1 drivers
v000001bc8ee68730_0 .net "a", 0 0, L_000001bc8ee6af10;  1 drivers
v000001bc8ee68f50_0 .net "b", 0 0, L_000001bc8ee6b4b0;  1 drivers
v000001bc8ee68af0_0 .net "cin", 0 0, L_000001bc8ee6add0;  1 drivers
v000001bc8ee696d0_0 .net "cout", 0 0, L_000001bc8ee03690;  1 drivers
v000001bc8ee699f0_0 .net "sum", 0 0, L_000001bc8ee03620;  1 drivers
S_000001bc8ee6a650 .scope module, "fa3" "full_adder" 3 16, 4 3 0, S_000001bc8eede6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001bc8ee02d60 .functor XOR 1, L_000001bc8ee6c3b0, L_000001bc8ee6b910, C4<0>, C4<0>;
L_000001bc8ee02f90 .functor XOR 1, L_000001bc8ee02d60, L_000001bc8ee6b370, C4<0>, C4<0>;
L_000001bc8ee030e0 .functor AND 1, L_000001bc8ee6c3b0, L_000001bc8ee6b910, C4<1>, C4<1>;
L_000001bc8ee03310 .functor XOR 1, L_000001bc8ee6c3b0, L_000001bc8ee6b910, C4<0>, C4<0>;
L_000001bc8ee03380 .functor AND 1, L_000001bc8ee6b370, L_000001bc8ee03310, C4<1>, C4<1>;
L_000001bc8ee033f0 .functor OR 1, L_000001bc8ee030e0, L_000001bc8ee03380, C4<0>, C4<0>;
v000001bc8ee69310_0 .net *"_ivl_0", 0 0, L_000001bc8ee02d60;  1 drivers
v000001bc8ee69bd0_0 .net *"_ivl_4", 0 0, L_000001bc8ee030e0;  1 drivers
v000001bc8ee69e50_0 .net *"_ivl_6", 0 0, L_000001bc8ee03310;  1 drivers
v000001bc8ee6a2b0_0 .net *"_ivl_8", 0 0, L_000001bc8ee03380;  1 drivers
v000001bc8ee6a3f0_0 .net "a", 0 0, L_000001bc8ee6c3b0;  1 drivers
v000001bc8ee69a90_0 .net "b", 0 0, L_000001bc8ee6b910;  1 drivers
v000001bc8ee69db0_0 .net "cin", 0 0, L_000001bc8ee6b370;  1 drivers
v000001bc8ee68ff0_0 .net "cout", 0 0, L_000001bc8ee033f0;  alias, 1 drivers
v000001bc8ee6a030_0 .net "sum", 0 0, L_000001bc8ee02f90;  1 drivers
    .scope S_000001bc8ee10090;
T_1 ;
    %vpi_call 2 40 "$dumpfile", "four_bit_adder.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001bc8ee10090 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bc8edfd3b0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bc8edfd9f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc8edfcf50_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001bc8edfd090_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc8edfcff0_0, 0, 1;
    %fork TD_four_bit_adder_tb.test_four_bit_adder, S_000001bc8eede560;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001bc8edfd3b0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bc8edfd9f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc8edfcf50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bc8edfd090_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc8edfcff0_0, 0, 1;
    %fork TD_four_bit_adder_tb.test_four_bit_adder, S_000001bc8eede560;
    %join;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bc8edfd3b0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001bc8edfd9f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc8edfcf50_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001bc8edfd090_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc8edfcff0_0, 0, 1;
    %fork TD_four_bit_adder_tb.test_four_bit_adder, S_000001bc8eede560;
    %join;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\four_bit_adder_tb.v";
    ".\four_bit_adder.v";
    ".\full_adder.v";
