<stg><name>floydWarshall</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %graph) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @floydWarshall_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
:2  %A = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln16 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln16, label %.preheader2.preheader, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader3.preheader:0  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="5">
<![CDATA[
.preheader3.preheader:1  %zext_ln17 = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:2  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3:0  %j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:1  %icmp_ln17 = icmp eq i3 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:3  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln17, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln18 = zext i3 %j_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln18 = add i6 %zext_ln17, %zext_ln18

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln18_1 = zext i6 %add_ln18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %graph_addr = getelementptr [16 x i32]* %graph, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="graph_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
:5  %graph_load = load i32* %graph_addr, align 4

]]></Node>
<StgValue><ssdm name="graph_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr = getelementptr [16 x i32]* %A, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
:5  %graph_load = load i32* %graph_addr, align 4

]]></Node>
<StgValue><ssdm name="graph_load"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store i32 %graph_load, i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:0  %k_0 = phi i3 [ %k, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:1  %icmp_ln20 = icmp eq i3 %k_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3  %k = add i3 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln20, label %4, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="3">
<![CDATA[
.preheader1.preheader:0  %zext_ln26 = zext i3 %k_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader1.preheader:1  %tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="5">
<![CDATA[
.preheader1.preheader:2  %zext_ln22 = zext i5 %tmp_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:3  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln32"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %i_1 = phi i3 [ 0, %.preheader1.preheader ], [ %i_2, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1  %icmp_ln22 = icmp eq i3 %i_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %i_2 = add i3 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln22, label %.preheader2.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %zext_ln26_1 = zext i5 %tmp_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:2  %add_ln26_1 = add i6 %zext_ln26, %zext_ln26_1

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:3  %zext_ln26_2 = zext i6 %add_ln26_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %A_addr_1 = getelementptr [16 x i32]* %A, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.loopexit:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %j_1 = phi i3 [ %j_2, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln24 = icmp eq i3 %j_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %j_2 = add i3 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln24, label %.preheader1.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
:0  %A_load = load i32* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="3">
<![CDATA[
:1  %zext_ln26_3 = zext i3 %j_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln26_2 = add i6 %zext_ln22, %zext_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln26_2"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln26_4 = zext i6 %add_ln26_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_2 = getelementptr [16 x i32]* %A, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %add_ln26_3 = add i6 %zext_ln26_1, %zext_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln26_3"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="6">
<![CDATA[
:6  %zext_ln26_5 = zext i6 %add_ln26_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_addr_3 = getelementptr [16 x i32]* %A, i64 0, i64 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
:8  %A_load_1 = load i32* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
:0  %A_load = load i32* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
:8  %A_load_1 = load i32* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln26 = add nsw i32 %A_load_1, %A_load

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_load_2 = load i32* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="79" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_load_2 = load i32* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %icmp_ln26 = icmp slt i32 %add_ln26, %A_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %icmp_ln26, label %3, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  store i32 %add_ln26, i32* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="100" name="graph" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="graph"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="101" toId="10">
</dataflow>
<dataflow id="103" from="graph" to="specbitsmap_ln0" fromId="100" toId="10">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="104" toId="11">
</dataflow>
<dataflow id="107" from="floydWarshall_str" to="spectopmodule_ln0" fromId="106" toId="11">
</dataflow>
<dataflow id="109" from="StgValue_108" to="A" fromId="108" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_110" to="i_0" fromId="110" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="112" from="br_ln16" to="i_0" fromId="13" toId="14">
</dataflow>
<dataflow id="113" from="i" to="i_0" fromId="17" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="114" from="br_ln0" to="i_0" fromId="33" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="115" from="i_0" to="icmp_ln16" fromId="14" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_116" to="icmp_ln16" fromId="116" toId="15">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="118" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_120" to="empty" fromId="120" toId="16">
</dataflow>
<dataflow id="122" from="StgValue_120" to="empty" fromId="120" toId="16">
</dataflow>
<dataflow id="123" from="StgValue_120" to="empty" fromId="120" toId="16">
</dataflow>
<dataflow id="124" from="i_0" to="i" fromId="14" toId="17">
</dataflow>
<dataflow id="126" from="StgValue_125" to="i" fromId="125" toId="17">
</dataflow>
<dataflow id="127" from="icmp_ln16" to="br_ln16" fromId="15" toId="18">
</dataflow>
<dataflow id="129" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp" fromId="128" toId="19">
</dataflow>
<dataflow id="130" from="i_0" to="tmp" fromId="14" toId="19">
</dataflow>
<dataflow id="132" from="StgValue_131" to="tmp" fromId="131" toId="19">
</dataflow>
<dataflow id="133" from="tmp" to="zext_ln17" fromId="19" toId="20">
</dataflow>
<dataflow id="134" from="j" to="j_0" fromId="26" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="br_ln17" to="j_0" fromId="37" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="136" from="StgValue_110" to="j_0" fromId="110" toId="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="137" from="br_ln17" to="j_0" fromId="21" toId="23">
</dataflow>
<dataflow id="138" from="j_0" to="icmp_ln17" fromId="23" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_116" to="icmp_ln17" fromId="116" toId="24">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="118" toId="25">
</dataflow>
<dataflow id="141" from="StgValue_120" to="empty_3" fromId="120" toId="25">
</dataflow>
<dataflow id="142" from="StgValue_120" to="empty_3" fromId="120" toId="25">
</dataflow>
<dataflow id="143" from="StgValue_120" to="empty_3" fromId="120" toId="25">
</dataflow>
<dataflow id="144" from="j_0" to="j" fromId="23" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_125" to="j" fromId="125" toId="26">
</dataflow>
<dataflow id="146" from="icmp_ln17" to="br_ln17" fromId="24" toId="27">
</dataflow>
<dataflow id="147" from="j_0" to="zext_ln18" fromId="23" toId="28">
</dataflow>
<dataflow id="148" from="zext_ln17" to="add_ln18" fromId="20" toId="29">
</dataflow>
<dataflow id="149" from="zext_ln18" to="add_ln18" fromId="28" toId="29">
</dataflow>
<dataflow id="150" from="add_ln18" to="zext_ln18_1" fromId="29" toId="30">
</dataflow>
<dataflow id="151" from="graph" to="graph_addr" fromId="100" toId="31">
</dataflow>
<dataflow id="153" from="StgValue_152" to="graph_addr" fromId="152" toId="31">
</dataflow>
<dataflow id="154" from="zext_ln18_1" to="graph_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="155" from="graph_addr" to="graph_load" fromId="31" toId="32">
</dataflow>
<dataflow id="156" from="A" to="A_addr" fromId="12" toId="34">
</dataflow>
<dataflow id="157" from="StgValue_152" to="A_addr" fromId="152" toId="34">
</dataflow>
<dataflow id="158" from="zext_ln18_1" to="A_addr" fromId="30" toId="34">
</dataflow>
<dataflow id="159" from="graph_addr" to="graph_load" fromId="31" toId="35">
</dataflow>
<dataflow id="160" from="graph_load" to="store_ln18" fromId="35" toId="36">
</dataflow>
<dataflow id="161" from="A_addr" to="store_ln18" fromId="34" toId="36">
</dataflow>
<dataflow id="162" from="k" to="k_0" fromId="41" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="br_ln0" to="k_0" fromId="59" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="164" from="StgValue_110" to="k_0" fromId="110" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="br_ln20" to="k_0" fromId="22" toId="38">
</dataflow>
<dataflow id="166" from="k_0" to="icmp_ln20" fromId="38" toId="39">
</dataflow>
<dataflow id="167" from="StgValue_116" to="icmp_ln20" fromId="116" toId="39">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="118" toId="40">
</dataflow>
<dataflow id="169" from="StgValue_120" to="empty_4" fromId="120" toId="40">
</dataflow>
<dataflow id="170" from="StgValue_120" to="empty_4" fromId="120" toId="40">
</dataflow>
<dataflow id="171" from="StgValue_120" to="empty_4" fromId="120" toId="40">
</dataflow>
<dataflow id="172" from="k_0" to="k" fromId="38" toId="41">
</dataflow>
<dataflow id="173" from="StgValue_125" to="k" fromId="125" toId="41">
</dataflow>
<dataflow id="174" from="icmp_ln20" to="br_ln20" fromId="39" toId="42">
</dataflow>
<dataflow id="175" from="k_0" to="zext_ln26" fromId="38" toId="43">
</dataflow>
<dataflow id="176" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_1" fromId="128" toId="44">
</dataflow>
<dataflow id="177" from="k_0" to="tmp_1" fromId="38" toId="44">
</dataflow>
<dataflow id="178" from="StgValue_131" to="tmp_1" fromId="131" toId="44">
</dataflow>
<dataflow id="179" from="tmp_1" to="zext_ln22" fromId="44" toId="45">
</dataflow>
<dataflow id="180" from="StgValue_110" to="i_1" fromId="110" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="181" from="br_ln22" to="i_1" fromId="46" toId="48">
</dataflow>
<dataflow id="182" from="i_2" to="i_1" fromId="51" toId="48">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="183" from="br_ln0" to="i_1" fromId="74" toId="48">
<BackEdge/>
</dataflow>
<dataflow id="184" from="i_1" to="icmp_ln22" fromId="48" toId="49">
</dataflow>
<dataflow id="185" from="StgValue_116" to="icmp_ln22" fromId="116" toId="49">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="118" toId="50">
</dataflow>
<dataflow id="187" from="StgValue_120" to="empty_5" fromId="120" toId="50">
</dataflow>
<dataflow id="188" from="StgValue_120" to="empty_5" fromId="120" toId="50">
</dataflow>
<dataflow id="189" from="StgValue_120" to="empty_5" fromId="120" toId="50">
</dataflow>
<dataflow id="190" from="i_1" to="i_2" fromId="48" toId="51">
</dataflow>
<dataflow id="191" from="StgValue_125" to="i_2" fromId="125" toId="51">
</dataflow>
<dataflow id="192" from="icmp_ln22" to="br_ln22" fromId="49" toId="52">
</dataflow>
<dataflow id="193" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_2" fromId="128" toId="53">
</dataflow>
<dataflow id="194" from="i_1" to="tmp_2" fromId="48" toId="53">
</dataflow>
<dataflow id="195" from="StgValue_131" to="tmp_2" fromId="131" toId="53">
</dataflow>
<dataflow id="196" from="tmp_2" to="zext_ln26_1" fromId="53" toId="54">
</dataflow>
<dataflow id="197" from="zext_ln26" to="add_ln26_1" fromId="43" toId="55">
</dataflow>
<dataflow id="198" from="zext_ln26_1" to="add_ln26_1" fromId="54" toId="55">
</dataflow>
<dataflow id="199" from="add_ln26_1" to="zext_ln26_2" fromId="55" toId="56">
</dataflow>
<dataflow id="200" from="A" to="A_addr_1" fromId="12" toId="57">
</dataflow>
<dataflow id="201" from="StgValue_152" to="A_addr_1" fromId="152" toId="57">
</dataflow>
<dataflow id="202" from="zext_ln26_2" to="A_addr_1" fromId="56" toId="57">
</dataflow>
<dataflow id="203" from="j_2" to="j_1" fromId="63" toId="60">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="204" from="br_ln24" to="j_1" fromId="84" toId="60">
<BackEdge/>
</dataflow>
<dataflow id="205" from="StgValue_110" to="j_1" fromId="110" toId="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="br_ln24" to="j_1" fromId="58" toId="60">
</dataflow>
<dataflow id="207" from="j_1" to="icmp_ln24" fromId="60" toId="61">
</dataflow>
<dataflow id="208" from="StgValue_116" to="icmp_ln24" fromId="116" toId="61">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="118" toId="62">
</dataflow>
<dataflow id="210" from="StgValue_120" to="empty_6" fromId="120" toId="62">
</dataflow>
<dataflow id="211" from="StgValue_120" to="empty_6" fromId="120" toId="62">
</dataflow>
<dataflow id="212" from="StgValue_120" to="empty_6" fromId="120" toId="62">
</dataflow>
<dataflow id="213" from="j_1" to="j_2" fromId="60" toId="63">
</dataflow>
<dataflow id="214" from="StgValue_125" to="j_2" fromId="125" toId="63">
</dataflow>
<dataflow id="215" from="icmp_ln24" to="br_ln24" fromId="61" toId="64">
</dataflow>
<dataflow id="216" from="A_addr_1" to="A_load" fromId="57" toId="65">
</dataflow>
<dataflow id="217" from="j_1" to="zext_ln26_3" fromId="60" toId="66">
</dataflow>
<dataflow id="218" from="zext_ln22" to="add_ln26_2" fromId="45" toId="67">
</dataflow>
<dataflow id="219" from="zext_ln26_3" to="add_ln26_2" fromId="66" toId="67">
</dataflow>
<dataflow id="220" from="add_ln26_2" to="zext_ln26_4" fromId="67" toId="68">
</dataflow>
<dataflow id="221" from="A" to="A_addr_2" fromId="12" toId="69">
</dataflow>
<dataflow id="222" from="StgValue_152" to="A_addr_2" fromId="152" toId="69">
</dataflow>
<dataflow id="223" from="zext_ln26_4" to="A_addr_2" fromId="68" toId="69">
</dataflow>
<dataflow id="224" from="zext_ln26_1" to="add_ln26_3" fromId="54" toId="70">
</dataflow>
<dataflow id="225" from="zext_ln26_3" to="add_ln26_3" fromId="66" toId="70">
</dataflow>
<dataflow id="226" from="add_ln26_3" to="zext_ln26_5" fromId="70" toId="71">
</dataflow>
<dataflow id="227" from="A" to="A_addr_3" fromId="12" toId="72">
</dataflow>
<dataflow id="228" from="StgValue_152" to="A_addr_3" fromId="152" toId="72">
</dataflow>
<dataflow id="229" from="zext_ln26_5" to="A_addr_3" fromId="71" toId="72">
</dataflow>
<dataflow id="230" from="A_addr_2" to="A_load_1" fromId="69" toId="73">
</dataflow>
<dataflow id="231" from="A_addr_1" to="A_load" fromId="57" toId="75">
</dataflow>
<dataflow id="232" from="A_addr_2" to="A_load_1" fromId="69" toId="76">
</dataflow>
<dataflow id="233" from="A_load_1" to="add_ln26" fromId="76" toId="77">
</dataflow>
<dataflow id="234" from="A_load" to="add_ln26" fromId="75" toId="77">
</dataflow>
<dataflow id="235" from="A_addr_3" to="A_load_2" fromId="72" toId="78">
</dataflow>
<dataflow id="236" from="A_addr_3" to="A_load_2" fromId="72" toId="79">
</dataflow>
<dataflow id="237" from="add_ln26" to="icmp_ln26" fromId="77" toId="80">
</dataflow>
<dataflow id="238" from="A_load_2" to="icmp_ln26" fromId="79" toId="80">
</dataflow>
<dataflow id="239" from="icmp_ln26" to="br_ln26" fromId="80" toId="81">
</dataflow>
<dataflow id="240" from="add_ln26" to="store_ln27" fromId="77" toId="82">
</dataflow>
<dataflow id="241" from="A_addr_3" to="store_ln27" fromId="72" toId="82">
</dataflow>
<dataflow id="242" from="icmp_ln16" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="243" from="icmp_ln17" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="244" from="icmp_ln20" to="StgValue_5" fromId="39" toId="5">
</dataflow>
<dataflow id="245" from="icmp_ln22" to="StgValue_6" fromId="49" toId="6">
</dataflow>
<dataflow id="246" from="icmp_ln24" to="StgValue_7" fromId="61" toId="7">
</dataflow>
<dataflow id="247" from="icmp_ln26" to="StgValue_9" fromId="80" toId="9">
</dataflow>
</dataflows>


</stg>
