% This file was created with JabRef 2.5.
% Encoding: UTF-8

@ARTICLE{Aksoy2012OAM,
  author = {Aksoy, Levent and Costa, Eduardo and Flores, Paulo and Monteiro,
	Jose},
  title = {Optimization Algorithms for the Multiplierless Realization of Linear
	Transforms},
  journal = {ACM Trans. Des. Autom. Electron. Syst.},
  year = {2012},
  volume = {17},
  pages = {3:1--3:27},
  number = {1},
  month = jan,
  acmid = {2071359},
  address = {New York, NY, USA},
  articleno = {3},
  doi = {10.1145/2071356.2071359},
  issn = {1084-4309},
  issue_date = {January 2012},
  keywords = {0-1 integer linear programming, Constant matrix-vector multiplication,
	common subexpression elimination, numerical difference method},
  numpages = {27},
  publisher = {ACM},
  url = {http://doi.acm.org/10.1145/2071356.2071359}
}

@INPROCEEDINGS{AliasDartePlesco2010,
  author = {Alias, Christophe and Darte, Alain and Plesco, Alexandru},
  title = {Optimizing DDR-SDRAM communications at C-level for automatically-generated
	hardware accelerators an experience with the Altera C2H HLS tool},
  booktitle = {Application-specific Systems Architectures and Processors (ASAP),
	2010 21st IEEE International Conference on},
  year = {2010},
  pages = {329 -332},
  month = {july},
  doi = {10.1109/ASAP.2010.5540967},
  issn = {1063-6268}
}

@INPROCEEDINGS{5227153,
  author = {Arfaee, A. and Irturk, A. and Laptev, N. and Fallah, F. and Kastner,
	R.},
  title = {Xquasher: A tool for efficient computation of multiple linear expressions},
  booktitle = {Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE},
  year = {2009},
  pages = {254 -257},
  month = {july},
  issn = {0738-100X},
  keywords = {Xquasher software tool;computation optimization method;digital signal
	processing application;linear systems computation;multiple linear
	expression;power set encoding concept;computational complexity;linear
	systems;optimisation;signal processing;software tools;}
}

@INCOLLECTION{Ayguade2007EEN,
  author = {Ayguad\'{e}, Eduard and Duran, Alejandro and Hoeflinger, Jay and
	Massaioli, Federico and Teruel, Xavier},
  title = {Languages and Compilers for Parallel Computing},
  booktitle = {Lecture Notes in Computer Science: Proceedings of the 20th International
	Workshop on Languages and Compilers for Parallel Computing},
  publisher = {Springer-Verlag},
  year = {2008},
  editor = {Adve, Vikram and Garzar\'{a}n, Mar\'{\i}a Jes\'{u}s and Petersen,
	Paul},
  chapter = {An Experimental Evaluation of the New OpenMP Tasking Model},
  pages = {63--77},
  address = {Berlin, Heidelberg},
  acmid = {1433057},
  doi = {http://dx.doi.org/10.1007/978-3-540-85261-2_5},
  isbn = {978-3-540-85260-5},
  numpages = {15},
  url = {http://dx.doi.org/10.1007/978-3-540-85261-2_5}
}

@INPROCEEDINGS{lcpc07,
  author = {Eduard Ayguad{\'e} and Alejandro Duran and Jay Hoeflinger and Federico
	Massaioli and Xavier Teruel},
  title = {An Experimental Evaluation of the New OpenMP Tasking Model},
  booktitle = {Lecture Notes in Computer Science: Proceedings of the 20th International
	Workshop on Languages and Compilers for Parallel Computing},
  year = {2007},
  editor = {Vikram S. Adve and Mar{\'\i}a Jes{\'u}s Garzar{\'a}n and Paul Petersen},
  volume = {5234},
  pages = {63-77},
  month = {October},
  organization = {Springer},
  publisher = {Springer},
  isbn = {978-3-540-85260-5}
}

@ARTICLE{abadawy,
  author = {Abdel-Hameed A. Badawy and Aneesh Aggarwal and Donald Yeung and Chau-Wen
	Tseng},
  title = {The Efficacy of Software Prefetching and Locality Optimizations on
	Future Memory Systems.},
  journal = {J. Instruction-Level Parallelism},
  year = {2004}
}

@ARTICLE{Baudet1978AIM,
  author = {Baudet, G\'{e}rard M.},
  title = {Asynchronous Iterative Methods for Multiprocessors},
  journal = {J. ACM},
  year = {1978},
  volume = {25},
  pages = {226--244},
  month = {April},
  acmid = {322067},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/322063.322067},
  issn = {0004-5411},
  issue = {2},
  numpages = {19},
  publisher = {ACM},
  url = {http://doi.acm.org/10.1145/322063.322067}
}

@INPROCEEDINGS{Bridges2007RSP,
  author = {Bridges, Matthew and Vachharajani, Neil and Zhang, Yun and Jablin,
	Thomas and August, David},
  title = {Revisiting the Sequential Programming Model for Multi-Core},
  booktitle = {Proceedings of the 40th Annual IEEE/ACM International Symposium on
	Microarchitecture},
  year = {2007},
  series = {MICRO 40},
  pages = {69--84},
  address = {Washington, DC, USA},
  publisher = {IEEE Computer Society},
  acmid = {1331709},
  doi = {http://dx.doi.org/10.1109/MICRO.2007.35},
  isbn = {0-7695-3047-8},
  numpages = {16},
  url = {http://dx.doi.org/10.1109/MICRO.2007.35}
}

@INPROCEEDINGS{Darte2005LAO,
  author = {Darte, Alain and Schreiber, Robert},
  title = {A Linear-time Algorithm for Optimal Barrier Placement},
  booktitle = {Proceedings of the tenth ACM SIGPLAN symposium on Principles and
	practice of parallel programming},
  year = {2005},
  series = {PPoPP '05},
  pages = {26--35},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1065949},
  doi = {http://doi.acm.org/10.1145/1065944.1065949},
  isbn = {1-59593-080-9},
  keywords = {SPMD code, barrier synchronization, circular arc graph, nested circular
	interval graph, nested loops},
  location = {Chicago, IL, USA},
  numpages = {10},
  url = {http://doi.acm.org/10.1145/1065944.1065949}
}

@ARTICLE{Darte2002CEL,
  author = {Darte, Alain and Schreiber, Robert and Rau, B. Ramakrishna and Vivien,
	Fr\'{e}d\'{e}ric},
  title = {Constructing and Exploiting Linear Schedules with Prescribed Parallelism},
  journal = {ACM Trans. Des. Autom. Electron. Syst.},
  year = {2002},
  volume = {7},
  pages = {159--172},
  month = {January},
  acmid = {504921},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/504914.504921},
  issn = {1084-4309},
  issue = {1},
  keywords = {Linear schedule, multicluster VLIW, systolic array},
  numpages = {14},
  publisher = {ACM},
  url = {http://doi.acm.org/10.1145/504914.504921}
}

@INCOLLECTION{Devos2007FAL,
  author = {Devos, Harald and Beyls, Kristof and Christiaens, Mark and Campenhout,
	Jan and D'Hollander, Erik H. and Stroobandt, Dirk},
  title = {Finding and Applying Loop Transformations for Generating Optimized
	FPGA Implementations},
  booktitle = {Transactions on High-Performance Embedded Architectures and Compilers
	I},
  publisher = {Springer-Verlag},
  year = {2007},
  editor = {Stenstr\"{o}m, Per},
  pages = {159--178},
  address = {Berlin, Heidelberg},
  acmid = {1506117},
  doi = {http://dx.doi.org/10.1007/978-3-540-71528-3_11},
  isbn = {978-3-540-71527-6},
  numpages = {20},
  url = {http://dx.doi.org/10.1007/978-3-540-71528-3_11}
}

@ARTICLE{GVBCPST06,
  author = {Girbal, Sylvain and Vasilache, Nicolas and Bastoul, C\'{e}dric and
	Cohen, Albert and Parello, David and Sigler, Marc and Temam, Olivier},
  title = {Semi-Automatic Composition of Loop Transformations for Deep Parallelism
	and Memory Hierarchies},
  journal = {International Journal of Parallel Programming},
  year = {2006},
  volume = {34},
  pages = {261--317},
  number = {3},
  month = jun,
  note = {Classement CORE~:~A},
  keywords = {Iterative Polyhedral Transformations},
  publisher = {Springer}
}

@BOOK{ConcreteMathematics,
  title = {Concrete Mathematics: A Foundation for Computer Science (2nd Edition)},
  publisher = {Addison-Wesley Professional},
  year = {1994},
  author = {Ronald L. Graham and Donald E. Knuth and Oren Patashnik},
  isbn = {0201558025},
  url = {http://ebookee.org/Concrete-Mathematics-A-Foundation-for-Computer-Science_80171.html}
}

@INPROCEEDINGS{1212828,
  author = {Guillou, A.-C. and Quinton, P. and Risset, T.},
  title = {Hardware Synthesis for Multi-dimensional Time},
  booktitle = {Application-Specific Systems, Architectures, and Processors, 2003.
	Proceedings. IEEE International Conference on},
  year = {2003},
  pages = { 40 - 50},
  month = {june},
  doi = {10.1109/ASAP.2003.1212828},
  issn = {1063-6862 },
  keywords = { FPGA; VLSI; high-level hardware synthesis; multi-dimensional time;
	multidimensional scheduling; systolic architecture; VLSI; field programmable
	gate arrays; hardware description languages; hardware-software codesign;
	memory architecture; parallel programming; processor scheduling;
	resource allocation; systolic arrays;}
}

@INPROCEEDINGS{1046461,
  author = {Gustafsson, O. and Wanhammar, L.},
  title = {ILP modelling of the common subexpression sharing problem},
  booktitle = {Electronics, Circuits and Systems, 2002. 9th International Conference
	on},
  year = {2002},
  volume = {3},
  pages = { 1171 - 1174 vol.3},
  doi = {10.1109/ICECS.2002.1046461},
  issn = { },
  keywords = { DSP algorithms; ILP modelling of common subexpression sharing problem;
	data multiple-constant multiplication; graph representation; integer
	linear programming; linear design constraints; linear-phase FIR filters;
	optimal adder graph methods; optimization techniques; products sum
	computation; FIR filters; digital filters; integer programming; linear
	phase filters; linear programming; optimisation;}
}

@INPROCEEDINGS{756775,
  author = {Huang, J.C. and Leng, T.},
  title = {Generalized Loop Unrolling: a Method for Program Speedup},
  booktitle = {Application-Specific Systems and Software Engineering and Technology,
	1999. ASSET '99. Proceedings. 1999 IEEE Symposium on},
  year = {1999},
  pages = {244 -248},
  doi = {10.1109/ASSET.1999.756775},
  keywords = {FOR-loops;experimental results;generalized loop-unrolling;loop constructs;program
	optimization;program speedup;optimising compilers;program control
	structures;}
}

@INPROCEEDINGS{4696992,
  author = {Chi-Hua Lai and Kun-Yuan Hsieh and Shang-Hon Lai and Jenq Kuen Lee},
  title = {Parallelization of belief propagation method on embedded multicore
	processors for stereo vision},
  booktitle = {Embedded Systems for Real-Time Multimedia, 2008. ESTImedia 2008.
	IEEE/ACM/IFIP Workshop on},
  year = {2008},
  pages = {39 -44},
  month = {oct.},
  doi = {10.1109/ESTMED.2008.4696992},
  keywords = {Markov random field models;belief propagation algorithm;embedded multicore
	processors;parallelisms;stereo vision;Markov processes;embedded systems;multiprocessing
	systems;parallel algorithms;stereo image processing;}
}

@MISC{slides_hipeac_dark_silicon,
  author = {M. DURANTON, D. BLACK-SHAFFER, S. YEHIA, K. DE BOSSCHERE},
  title = {Computing Systems: Research Challenges Ahead},
  year = {2012},
  owner = {amorvan},
  timestamp = {2012.07.04}
}

@ARTICLE{AMD_Embedded_GPGPU,
  author = {Mandl, Peter and Bordoloi, Udeepta},
  title = {General-purpose Graphics Processing Units Deliver New Capabilities
	to the Embedded Markets},
  journal = {Electronics Products \& Design Eastern Europe},
  year = {2012},
  volume = {1},
  month = {February}
}

@INPROCEEDINGS{TomGom,
  author = {Pierre-Etienne Moreau and Christophe Ringeissen and Marian Vittek},
  title = {A Pattern Matching Compiler for Multiple Target Languages},
  booktitle = {Proceedings of the 12th Conference on Compiler Construction},
  year = {2003},
  volume = {2622},
  pages = {61-76},
  month = {may},
  owner = {amorvan},
  timestamp = {2011.10.10}
}

@PHDTHESIS{AlexandruPlescoThesis,
  author = {Alexandru Plesco},
  title = {Program Transformations and Memory Architecture Optimizations for
	High-Level Synthesis of Hardware Accelerators},
  school = {Ecole normale sup{\'e}rieure de Lyon},
  year = {2010}
}

@BOOK{livre1,
  title = {Algorithmes et architectures systoliques},
  publisher = {Masson},
  year = {1989},
  author = {P. Quinton and Y. Robert},
  series = {Etudes et Recherches en Informatique},
  note = {English translation: Systolic algorithms and architectures, Prentice
	Hall (1991)}
}

@TECHREPORT{RAIMBAULT1993INRIA,
  author = {Raimbault, Fr{\'e}d{\'e}ric and Quinton, Patrice and Lavenier, Dominique},
  title = {Architectures Systoliques et Parall{\'e}lisme de Donn{\'e}es ; l'environment
	de programmation ReLaCS},
  institution = {INRIA},
  year = {1993},
  type = {Research Report},
  number = {RR-1982},
  abstract = {{Nous rappelons les concepts du calcul systolique et nous examinons
	les probl{\`e}mes de mise en oeuvre des solutions systoliques. Nous
	montrons comment adapter le mod{\`e}le du parall{\'e}lisme de donn{\'e}es
	pour faciliter la programmation des algorithmes systoliques. Nous
	pr{\'e}sentons le langage ReLaCS, en particulier ses op{\'e}rateurs
	de communication synchrone avec lesquels les flots de donn{\'e}es
	systoliques peuvent {\^e}tre d{\'e}crits simplement. Enfin, nous
	d{\'e}crivons l'organisation du compilateur de ReLaCS qui permet
	la g{\'e}n{\'e}ration de code pour des architectures SIMD, MIMD et
	s{\'e}quentielles.}},
  affiliation = {API - INRIA - IRISA - CNRS : UMR6074 - INRIA - Institut National des
	Sciences Appliqu{\'e}es de Rennes - Universit{\'e} de Rennes I},
  hal_id = {inria-00074690},
  language = {French},
  pdf = {http://hal.inria.fr/inria-00074690/PDF/RR-1982.pdf},
  url = {http://hal.inria.fr/inria-00074690/en/}
}

@INPROCEEDINGS{Rajopadhye96memoryreuse,
  author = {S. Rajopadhye and D. Wilde},
  title = {Memory Reuse Analysis in the Polyhedral Model},
  booktitle = {Parallel Processing Letters},
  year = {1996},
  pages = {389--397},
  publisher = {Springer-Verlag}
}

@PHDTHESIS{RijpkemaThesis,
  author = {Edwin Rijpkema},
  title = {Modeling Task Level Parallelism in Piecewise Regular Programs},
  school = {Leiden University},
  year = {2000}
}

@ARTICLE{RISSET2008HAL,
  author = {Risset, Tanguy and Quinton, Patrice and Guillou, Anne-Claire},
  title = {Hardware Synthesis for Systems of Recurrence Equations with Multidimensional
	Schedule},
  journal = {International Journal of Embedded Systems},
  year = {2008},
  volume = {3},
  pages = {271-284},
  number = {4 },
  abstract = {{This paper introduces methods for extending the classical systolic
	synthesis methodology to multi-dimensional time which implies the
	use of memories in the resulting architecture. Memory functions are
	used to define where the data are stored during execution, the targeted
	architecture is a distributed memory VLSI circuit. We describe a
	structural VHDL program for the matrix multiplication algorithm synthesised
	for a FPGA platform using these design principles. Our results show
	that the complexity added in each processor by the memories and the
	control is moderate and justifies in practice the use of such architectures.}},
  affiliation = {ARES - CITI Insa Lyon / INRIA Grenoble Rh{\^o}ne-Alpes - INRIA - Institut
	National des Sciences Appliqu{\'e}es de Lyon - Centre d'Innovation
	en T{\'e}l{\'e}communications et Int{\'e}gration de services - EA
	3720 - INRIA - Institut National des Sciences Appliqu{\'e}es de Lyon
	- R2D2 - INRIA - IRISA - CNRS : UMR6074 - INRIA - Institut National
	des Sciences Appliqu{\'e}es de Rennes - Ecole Nationale Sup{\'e}rieure
	des Sciences Appliqu{\'e}es et de Technologie - Universit{\'e} de
	Rennes I},
  audience = {internationale },
  hal_id = {hal-00410754},
  language = {Anglais},
  url = {http://hal.archives-ouvertes.fr/hal-00410754/en/}
}

@INPROCEEDINGS{SuB2005CMO,
  author = {S\"{u}\ss, Michael and Leopold, Claudia},
  title = {Common mistakes in OpenMP and how to avoid them: a collection of
	best practices},
  booktitle = {Proceedings of the 2005 and 2006 international conference on OpenMP
	shared memory parallel programming},
  year = {2008},
  series = {IWOMP'05/IWOMP'06},
  pages = {312--323},
  address = {Berlin, Heidelberg},
  publisher = {Springer-Verlag},
  acmid = {1892863},
  isbn = {3-540-68554-5, 978-3-540-68554-8},
  location = {Eugene, OR, USA},
  numpages = {12},
  url = {http://dl.acm.org/citation.cfm?id=1892830.1892863}
}

@ARTICLE{Savari1996FTA,
  author = {Savari, S. A. and Bertsekas, D. P.},
  title = {Finite Termination of Asynchronous Iterative Algorithms},
  journal = {Parallel Comput.},
  year = {1996},
  volume = {22},
  pages = {39--56},
  month = {January},
  acmid = {231676},
  address = {Amsterdam, The Netherlands, The Netherlands},
  doi = {http://dx.doi.org/10.1016/0167-8191(95)00059-3},
  issn = {0167-8191},
  issue = {1},
  keywords = {Asynchronous iterative methods, Distributed memory multiprocessor,
	Linear algebra, Message-passing system, Termination detection},
  numpages = {18},
  publisher = {Elsevier Science Publishers B. V.},
  url = {http://dx.doi.org/10.1016/0167-8191(95)00059-3}
}

@INPROCEEDINGS{Tseng95compileroptimizations,
  author = {Chau-wen Tseng},
  title = {Compiler Optimizations for Eliminating Barrier Synchronization},
  booktitle = {In Proceedings of the Fifth ACM SIGPLAN Symposium on Principles and
	Practice of Parallel Programming},
  year = {1995},
  pages = {144--155}
}

@INCOLLECTION{235370,
  author = {Verdoolaege, Sven},
  title = {Polyhedral process networks},
  booktitle = {Handbook on Signal Processing Systems},
  publisher = {Springer},
  year = {2010},
  editor = {Bhattacharrya, Shuvra and Deprettere, Ed and Leupers, Rainer and
	Takala, Jarmo},
  pages = {931--965},
  doi = {10.1007/978-1-4419-6345-1\_{}33},
  url = {https://lirias.kuleuven.be/handle/123456789/235370}
}

@INPROCEEDINGS{1540360,
  author = {Zissulescu, C. and Kienhuis, B. and Deprettere, E.},
  title = {Expression Synthesis in Process Networks Generated by LAURA},
  booktitle = {Application-Specific Systems, Architecture Processors, 2005. ASAP
	2005. 16th IEEE International Conference on},
  year = {2005},
  pages = { 15 - 21},
  month = {july},
  doi = {10.1109/ASAP.2005.34},
  issn = {1063-6862},
  keywords = { COMPAAN; FPGA; LAURA; Matlab; data flow; distributed control; expression
	compiler; expression synthesis; method of difference; nested loop
	application; number theory axiom; parameterized control; parameterized
	polytope; predicated static single assignment code; process network;
	pseudolinear expression; data flow computing; field programmable
	gate arrays; mathematics computing; program compilers;}
}

% This file was created with JabRef 2.5.
% Encoding: UTF-8

@INPROCEEDINGS{Aiken1998BI,
  author = {Aiken, Alexander and Gay, David},
  title = {Barrier inference},
  booktitle = {Proceedings of the 25th ACM SIGPLAN-SIGACT symposium on Principles
	of programming languages},
  year = {1998},
  series = {POPL '98},
  pages = {342--354},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {268974},
  doi = {http://doi.acm.org/10.1145/268946.268974},
  isbn = {0-89791-979-3},
  location = {San Diego, California, United States},
  numpages = {13},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/268946.268974}
}

@INPROCEEDINGS{Andrade2009TVD,
  author = {Andrade, Diego and Fraguela, Basilio B. and Brodman, James and Padua,
	David},
  title = {Task-Parallel versus Data-Parallel Library-Based Programming in Multicore
	Systems},
  booktitle = {Proceedings of the 2009 17th Euromicro International Conference on
	Parallel, Distributed and Network-based Processing},
  year = {2009},
  pages = {101--110},
  address = {Washington, DC, USA},
  publisher = {IEEE Computer Society},
  acmid = {1549695},
  doi = {10.1109/PDP.2009.54},
  isbn = {978-0-7695-3544-9},
  keywords = {multicore, data-parallel, task-parallel, parallel programming, tiling},
  numpages = {10},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://dl.acm.org/citation.cfm?id=1548888.1549695}
}

@ARTICLE{Basili2008UHC,
  author = {Basili, Victor R. and Carver, Jeffrey C. and Cruzes, Daniela and
	Hochstein, Lorin M. and Hollingsworth, Jeffrey K. and Shull, Forrest
	and Zelkowitz, Marvin V.},
  title = {Understanding the High-Performance-Computing Community: A Software
	Engineer's Perspective},
  journal = {IEEE Softw.},
  year = {2008},
  volume = {25},
  pages = {29--36},
  month = {July},
  acmid = {1383170},
  address = {Los Alamitos, CA, USA},
  doi = {10.1109/MS.2008.103},
  issn = {0740-7459},
  issue = {4},
  keywords = {high-performance computing, computational science, empirical software
	engineering, productivity},
  numpages = {8},
  owner = {amorvan},
  publisher = {IEEE Computer Society Press},
  timestamp = {2012.02.09},
  url = {http://dl.acm.org/citation.cfm?id=1383046.1383170}
}

@INPROCEEDINGS{Blumofe95cilk,
  author = {Robert D. Blumofe and Christopher F. Joerg and Bradley C. Kuszmaul
	and Charles E. Leiserson and Keith H. Randall and Yuli Zhou},
  title = {Cilk: An Efficient Multithreaded Runtime System},
  booktitle = {JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING},
  year = {1995},
  pages = {207--216},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{Boehm2005TCI,
  author = {Boehm, Hans-J.},
  title = {Threads cannot be implemented as a library},
  booktitle = {Proceedings of the 2005 ACM SIGPLAN conference on Programming language
	design and implementation},
  year = {2005},
  series = {PLDI '05},
  pages = {261--268},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1065042},
  doi = {http://doi.acm.org/10.1145/1065010.1065042},
  isbn = {1-59593-056-6},
  keywords = {data race, optimization, pthreads, register promotion, threads},
  location = {Chicago, IL, USA},
  numpages = {8},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/1065010.1065042}
}

@ARTICLE{Chazan:1969:CR,
  author = {D. Chazan and W. L. Miranker},
  title = {Chaotic Relaxation},
  journal = {Linear Algebra and its Applications},
  year = {1969},
  volume = {2},
  pages = {199--222},
  bibsource = {/usr/local/src/bib/bibliography/Parallel/Multi.bib},
  coden = {LAAPAW},
  issn = {0024-3795},
  key = {Chazan \& Miranker},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{5470425,
  author = {Yi Guo and Jisheng Zhao and Cave, V. and Sarkar, V.},
  title = {SLAW: A scalable locality-aware adaptive work-stealing scheduler},
  booktitle = {Parallel Distributed Processing (IPDPS), 2010 IEEE International
	Symposium on},
  year = {2010},
  pages = {1 -12},
  month = {april},
  doi = {10.1109/IPDPS.2010.5470425},
  issn = {1530-2075},
  keywords = {SLAW scheduler;bounded stack usage;fixed task scheduling policy;help-first
	policies;locality-oblivious scheduling;programming models;recursive
	parallel computations;scalable locality-aware adaptive work-stealing
	scheduler;temporal data reuse;work-first policies;mobile computing;parallel
	programming;scheduling;},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{Kasim2008SPP,
  author = {Kasim, Henry and March, Verdi and Zhang, Rita and See, Simon},
  title = {Survey on Parallel Programming Model},
  booktitle = {Proceedings of the IFIP International Conference on Network and Parallel
	Computing},
  year = {2008},
  series = {NPC '08},
  pages = {266--275},
  address = {Berlin, Heidelberg},
  publisher = {Springer-Verlag},
  acmid = {1478146},
  doi = {http://dx.doi.org/10.1007/978-3-540-88140-7_24},
  isbn = {978-3-540-88139-1},
  keywords = {CUDA, Fortress, MPI, OpenMP, Pthreads, UPC, distributed memory, shared
	memory},
  location = {Shanghai, China},
  numpages = {10},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://dx.doi.org/10.1007/978-3-540-88140-7_24}
}


@INPROCEEDINGS{Keutzer2010DPL,
  author = {Keutzer, Kurt and Massingill, Berna L. and Mattson, Timothy G. and
	Sanders, Beverly A.},
  title = {A Design Pattern Language for Engineering (parallel) Software: merging
	the PLPP and OPL projects},
  booktitle = {Proceedings of the 2010 Workshop on Parallel Programming Patterns},
  year = {2010},
  series = {ParaPLoP '10},
  pages = {9:1--9:8},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1953620},
  articleno = {9},
  doi = {http://doi.acm.org/10.1145/1953611.1953620},
  isbn = {978-1-4503-0127-5},
  keywords = {design patterns, parallel programming, pattern language},
  location = {Carefree, Arizona},
  numpages = {8},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/1953611.1953620}
}

@ARTICLE{1011394,
  author = {O'Boyle, M. and Stohr, E.},
  title = {Compile Time Barrier Synchronization Minimization},
  journal = {Parallel and Distributed Systems, IEEE Transactions on},
  year = {2002},
  volume = {13},
  pages = {529 -543},
  number = {6},
  month = {jun},
  doi = {10.1109/TPDS.2002.1011394},
  issn = {1045-9219},
  keywords = {IF constructs;SGI Origin 2000;barrier placement;benchmarks;compile
	time barrier synchronization minimization;compiler optimization;complexity;control-flow
	programs;data dependences;execution time;experiments;graph algorithms;multiprocessing
	system;parallelized programs;parallelizing compiler;perfect loop
	nests;program loops;subroutines;minimisation;multiprocessing systems;optimising
	compilers;parallel programming;parallelising compilers;program control
	structures;synchronisation;},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@MANUAL{XtextManual,
  title = {Xtext User Guide},
  organization = {Itemis},
  owner = {amorvan},
  timestamp = {2011.10.11}
}

@PHDTHESIS{these_anfloch,
  author = {Floc'h, Antoine},
  title = {Compilation optimisante pour processeurs extensibles},
  school = {Unniversit\'e de Rennes 1, France},
  year = {2012},
  month = June
}

@PHDTHESIS{these_erraffin,
  author = {Raffin, Erwan},
  title = {D\'eploiement d'applications multim\'edia sur architecture reconfigurable \`a gros grain : mod\'elisation avec la programmation par contraintes},
  school = {Unniversit\'e de Rennes 1, France},
  year = {2011},
  month = July
}
% This file was created with JabRef 2.5.
% Encoding: UTF-8

@INPROCEEDINGS{Alias2011AGF,
  author = {Alias, Christophe and Pasca, Bogdan and Plesco, Alexandru},
  title = {Automatic generation of fpga-specific pipelined accelerators},
  booktitle = {Proceedings of the 7th international conference on Reconfigurable
	computing: architectures, tools and applications},
  year = {2011},
  series = {ARC'11},
  pages = {53--66},
  address = {Berlin, Heidelberg},
  publisher = {Springer-Verlag},
  acmid = {1987545},
  isbn = {978-3-642-19474-0},
  location = {Belfast, UK},
  numpages = {14},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://dl.acm.org/citation.cfm?id=1987535.1987545}
}

@article{utilization_wall,
 author = {Venkatesh, Ganesh and Sampson, Jack and Goulding, Nathan and Garcia, Saturnino and Bryksin, Vladyslav and Lugo-Martinez, Jose and Swanson, Steven and Taylor, Michael Bedford},
 title = {Conservation cores: reducing the energy of mature computations},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {March 2010},
 volume = {38},
 number = {1},
 month = mar,
 year = {2010},
 issn = {0163-5964},
 pages = {205--218},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/1735970.1736044},
 doi = {10.1145/1735970.1736044},
 acmid = {1736044},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {conservation core, heterogeneous many-core, patching, utilization wall},
}

@inproceedings{dark_silicon,
 author = {Taylor, Michael B.},
 title = {Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse},
 booktitle = {Proceedings of the 49th Annual Design Automation Conference},
 series = {DAC '12},
 year = {2012},
 isbn = {978-1-4503-1199-1},
 location = {San Francisco, California},
 pages = {1131--1136},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/2228360.2228567},
 doi = {10.1145/2228360.2228567},
 acmid = {2228567},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Dennardian scaling, dark silicon, dim silicon, multicore, near threshold, specialization, utilization wall},
} 

@inproceedings{DinJolPas2010poly,
  author = {de Dinechin, Florent and Mioara Joldes and Bogdan Pasca},
  title = {Automatic generation of polynomial-based hardware architectures for  function evaluation},
  booktitle = {Application-specific Systems, Architectures and Processors},
  publisher = {IEEE},
  x-international-audience = {yes},
  x-proceedings = {yes},
  pdf = {http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2010-ASAP-Polynomials.pdf},
  nourl = {http://prunel.ccsd.cnrs.fr/ensl-00470506/},
  year = 2010
}
%% inria-00536585, version 1
%% http://hal.inria.fr/inria-00536585
@inproceedings{pamulainria00536585,
    hal_id = {inria-00536585},
    url = {http://hal.inria.fr/inria-00536585},
    title = {{Multiplication in GF($2^m$): area and time dependency/efficiency/complexity analysis}},
    author = {Pamula, Danuta and Hrynkiewicz, Edward and Tisserand, Arnaud},
    language = {Anglais},
    affiliation = {CAIRN - INRIA - IRISA , Institute of Electronics , CNRS},
    booktitle = {{10th International IFAC Workshop on Programmable Devices and Embedded Systems (PDeS)}},
    address = {Pszczyna, Pologne},
    audience = {internationale },
    year = {2010},
    month = Oct,
}
%% ensl-00646282, version 1
%% http://hal-ens-lyon.archives-ouvertes.fr/ensl-00646282
@article{dedinechinensl00646282,
    hal_id = {ensl-00646282},
    url = {http://hal-ens-lyon.archives-ouvertes.fr/ensl-00646282},
    title = {{Designing Custom Arithmetic Data Paths with FloPoCo}},
    author = {De Dinechin, Florent and Pasca, Bogdan},
    language = {Anglais},
    affiliation = {ARENAIRE - Inria Grenoble Rh{\^o}ne-Alpes / LIP Laboratoire de l'Informatique du Parall{\'e}lisme , Laboratoire de l'Informatique du Parall{\'e}lisme - LIP},
    pages = {18-27},
    journal = {IEEE Design and Test of Computers},
    volume = {28},
    audience = {internationale },
    year = {2011},
    month = Jul,
}

@article{MenardSRS08,
  author    = {Daniel Menard and
               Romain Serizel and
               Romuald Rocher and
               Olivier Sentieys},
  title     = {Accuracy Constraint Determination in Fixed-Point System
               Design},
  journal   = {EURASIP J. Emb. Sys.},
  volume    = {2008},
  year      = {2008},
  ee        = {http://dx.doi.org/10.1155/2008/242584},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
@INPROCEEDINGS{MulTisDinMon05arith,
   AUTHOR       = {J.-M. Muller and A. Tisserand and de Dinechin, B. Dupont and 
      C. Monat},
   BOOKTITLE    = {Proc. 17th Symposium on Computer Arithmetic (ARITH)},
   TITLE        = {Division by Constant for the ST100 DSP Microprocessor},
   YEAR         = {2005},
   ADDRESS      = {Cape Cod, MA., U.S.A},
   OPTCROSSREF  = {},
   EDITOR       = {P. Montuschi and E. Schwarz},
   MONTH        = {June},
   OPTNOTE      = {},
   OPTNUMBER    = {},
   OPTORGANIZATION = {},
   PAGES        = {124--130},
   PUBLISHER    = {IEEE Computer Society},
   OPTSERIES    = {},
   OPTVOLUME    = {},
   PDF          = {http://www.irisa.fr/prive/Arnaud.Tisserand/docs/arith17.pdf}
}

@article{Dinechin2012TCASII,
  author = {de Dinechin, Florent},
  title = {Multiplication by rational constants},
  journal = {{IEEE} Transactions on Circuits and Systems, II},
  year = 2012,
  nourl = {http://prunel.ccsd.cnrs.fr/ensl-00610328},
  pdf = {http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2012-TCASII-rational-constmult.pdf},
  note = {to appear}
}

@ARTICLE{HLSPastPresentFuture,
author={Martin, G. and Smith, G.},
journal={Design Test of Computers, IEEE}, title={High-Level Synthesis: Past, Present, and Future},
year={2009},
month={july-aug. },
volume={26},
number={4},
pages={18 -25},
keywords={HLS tools;high-level synthesis;industry adoption;system-level design;high level synthesis;},
doi={10.1109/MDT.2009.83},
ISSN={0740-7475},}
@inproceedings{Freund1997IOD,
 author = {Freund, Laurent and Dupont, Denis and Israel, Michel and Rousseau, Frederic},
 title = {Interface Optimization During Hardware-Software Partitioning},
 booktitle = {Proceedings of the 5th International Workshop on Hardware/Software Co-Design},
 series = {CODES '97},
 year = {1997},
 isbn = {0-8186-7895-X},
 pages = {75--},
 url = {http://dl.acm.org/citation.cfm?id=792768.793496},
 acmid = {793496},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {Interface Optimization, Hardware-Software Partitioning},
}
@article{Kountouris2002ESC,
 author = {Kountouris, Apostolos A. and Wolinski, Christophe},
 title = {Efficient scheduling of conditional behaviors for high-level synthesis},
 journal = {ACM Trans. Des. Autom. Electron. Syst.},
 issue_date = {July 2002},
 volume = {7},
 number = {3},
 month = jul,
 year = {2002},
 issn = {1084-4309},
 pages = {380--412},
 numpages = {33},
 url = {http://doi.acm.org/10.1145/567270.567272},
 doi = {10.1145/567270.567272},
 acmid = {567272},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Design automation, conditional behavior, high level synthesis (HLS), scheduling},
} 
@TECHREPORT{HauckLoopFlattening,
  author = {Benjamin Ylvisaker, Carl Ebeling, Scott Hauck},
  title = {Enhanced Loop Flattening for Software Pipelining of Arbitrary Loop
	Nests},
  institution = {University of Washington},
  year = {2010},
}
@INPROCEEDINGS{5981506,
author={Thielmann, B. and Huthmann, J. and Koch, A.},
booktitle={Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2011 6th International Workshop on}, title={Evaluation of speculative execution techniques for high-level language to hardware compilation},
year={2011},
month={june},
volume={},
number={},
pages={1 -8},
keywords={PreCoRe approach;application specific microarchitecture;automatic generation;data value speculation;hardware compilation;high-level language;memory reads;misspeculated operations;reconfigurable computers;speculative execution;static datapath controllers;C language;microprocessor chips;reconfigurable architectures;},
doi={10.1109/ReCoSoC.2011.5981506},
ISSN={},}
@ARTICLE{Micheli97hardwaresoftwarecodesign,
    author = {Giovanni De Micheli and Rajesh K. Gupta},
    title = {Hardware/Software Co-Design},
    journal = {IEEE MICRO},
    year = {1997},
    volume = {85},
    pages = {349--365}
}
@MISC{Eles97systemlevel,
    author = {Petru Eles and Zebo Peng and Krzysztof Kuchcinski and Alexa Doboli},
    title = {System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search},
    year = {1997}
}
@inproceedings{Fellahi2008SPN,
 author = {Fellahi, Mohammed and Cohen, Albert},
 title = {Software Pipelining in Nested Loops with Prolog-Epilog Merging},
 booktitle = {Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers},
 series = {HiPEAC '09},
 year = {2009},
 isbn = {978-3-540-92989-5},
 location = {Paphos, Cyprus},
 pages = {80--94},
 numpages = {15},
 url = {http://dx.doi.org/10.1007/978-3-540-92990-1_8},
 doi = {10.1007/978-3-540-92990-1_8},
 acmid = {1505827},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
} 

@inproceedings{Thielmann2011PTS,
 author = {Thielmann, Benjamin and Huthmann, Jens and Koch, Andreas},
 title = {Precore - A Token-Based Speculation Architecture for High-Level Language to Hardware Compilation},
 booktitle = {Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications},
 series = {FPL '11},
 year = {2011},
 isbn = {978-0-7695-4529-5},
 pages = {123--129},
 numpages = {7},
 url = {http://dx.doi.org/10.1109/FPL.2011.31},
 doi = {10.1109/FPL.2011.31},
 acmid = {2067842},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {High Level Language Synthesis, Load Value Speculation, Speculative Execution},
}
@INPROCEEDINGS{4629971,
author={Gadke, H. and Stock, F. and Koch, A.},
booktitle={Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on}, title={Memory access parallelisation in high-level language compilation for reconfigurable adaptive computers},
year={2008},
month={sept.},
volume={},
number={},
pages={403 -408},
keywords={control-memory-data flow graphs;high-level language compilation;memory access parallelisation;parallel memory accesses;reconfigurable adaptive computers;reconfigurable adaptive computing systems;data flow graphs;high level languages;program compilers;reconfigurable architectures;},
doi={10.1109/FPL.2008.4629971},
ISSN={},}
@inproceedings{Cardoso2012LAP,
 author = {Cardoso, Jo\~{a}o M.P. and Carvalho, Tiago and Coutinho, Jos{\'e} G.F. and Luk, Wayne and Nobre, Ricardo and Diniz, Pedro and Petrov, Zlatko},
 title = {LARA: an aspect-oriented programming language for embedded systems},
 booktitle = {Proceedings of the 11th annual international conference on Aspect-oriented Software Development},
 series = {AOSD '12},
 year = {2012},
 isbn = {978-1-4503-1092-5},
 location = {Potsdam, Germany},
 pages = {179--190},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2162049.2162071},
 doi = {10.1145/2162049.2162071},
 acmid = {2162071},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGAs, aspect-oriented programming, compilers, domain-specific languages, embedded systems, reconfigurable computing},
} 
@article{Henkel2001AAH,
 author = {Henkel, J\"{o}rg and Ernst, Rolf},
 title = {An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques},
 journal = {IEEE Trans. Very Large Scale Integr. Syst.},
 issue_date = {April 2001},
 volume = {9},
 number = {2},
 month = apr,
 year = {2001},
 issn = {1063-8210},
 pages = {273--290},
 numpages = {18},
 url = {http://dx.doi.org/10.1109/92.924041},
 doi = {10.1109/92.924041},
 acmid = {379345},
 publisher = {IEEE Educational Activities Department},
 address = {Piscataway, NJ, USA},
 keywords = {automated hardware/software partitioning, embedded systems, high-level estimation, partitioning granularity},
} 
@book{Geurts1997ADS,
 author = {Geurts, Werner},
 title = {Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications},
 year = {1997},
 isbn = {0792398203},
 publisher = {Kluwer Academic Publishers},
 address = {Norwell, MA, USA},
} 

@inproceedings{wolinski2009,
    hal_id = {inria-00449757},
    url = {http://hal.inria.fr/inria-00449757},
    title = {Architecture-Driven Synthesis of Reconfigurable Cells},
    author = {Wolinski, Christophe and Kuchcinski, Krzysztof and Raffin, Erwan and Charot, Fran{\c c}ois},
    abstract = {{In this paper, we present a novel method for merging sets of computational patterns into a reconfigurable cell respecting design constraints and optimizing specific design aspects. Each cell can then be used in a run-time reconfigurable processor extension. Our method uses constraint programming to define the pattern merging problem and therefore can easily include design constraints and optimize different design aspects. Experiments carried out on Media-Bench test suite indicate 50\% average reduction of cell area without increasing critical path.}},
    keywords = {ASIP; reconfigurable computing; scheduling; instruction selection; constraint programming},
    language = {Anglais},
    affiliation = {CAIRN - INRIA - IRISA , Department of Computer Science [Lund] , Thomson Multimedia R\&D France},
    booktitle = {{12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools (DSD 2009)}},
    pages = {531-538},
    address = {Patras, Gr{\`e}ce},
    audience = {internationale },
    year = {2009},
    pdf = {http://hal.inria.fr/inria-00449757/PDF/3782a531.pdf},
}


@ARTICLE{Allan1995SP,
  author = {Allan, Vicki H. and Jones, Reese B. and Lee, Randall M. and Allan,
	Stephen J.},
  title = {Software pipelining},
  journal = {ACM Comput. Surv.},
  year = {1995},
  volume = {27},
  pages = {367--432},
  month = {September},
  acmid = {212131},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/212094.212131},
  issn = {0360-0300},
  issue = {3},
  keywords = {instruction level parallelism, loop reconstruction, optimization,
	software pipelining},
  numpages = {66},
  owner = {amorvan},
  publisher = {ACM},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/212094.212131}
}

@MISC{AlteraQRDecomposition,
  author = {Altera},
  title = {QR Matrix Decomposition},
  month = {February},
  year = {2008},
  owner = {amorvan},
  timestamp = {2011.10.10}
}

@ARTICLE{CORDICAltera,
  author = {Altera},
  title = {Implementation of CORDIC-Based QRD-RLS Algorithm on Altera Stratix
	FPGA with Embedded Nios Soft Processor Technology},
  journal = {Architecture},
  year = {2004},
  pages = {1--10},
  month = {March},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://www.fpgacentral.com/fpga-whitepaper/altera/implementation-cordic-based-qrd-rls-algo}
}

@INPROCEEDINGS{Bayliss2011ASM,
  author = {Bayliss, Samuel and Constantinides, George A.},
  title = {Application specific memory access, reuse and reordering for SDRAM},
  booktitle = {Proceedings of the 7th international conference on Reconfigurable
	computing: architectures, tools and applications},
  year = {2011},
  series = {ARC'11},
  pages = {41--52},
  address = {Berlin, Heidelberg},
  publisher = {Springer-Verlag},
  acmid = {1987544},
  isbn = {978-3-642-19474-0},
  location = {Belfast, UK},
  numpages = {12},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://dl.acm.org/citation.cfm?id=1987535.1987544}
}

@INPROCEEDINGS{5751495,
  author = {Ben Asher, Y. and Rotem, N.},
  title = {Automatic Memory Partitioning: Increasing memory parallelism via
	data structure partitioning},
  booktitle = {Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2010
	IEEE/ACM/IFIP International Conference on},
  year = {2010},
  pages = {155 -161},
  month = {oct.},
  keywords = {automatic memory partitioning;data structure partitioning;high level
	synthesis;memory parallelism;multiple memory bank;parallel memory
	access;data structures;high level synthesis;logic partitioning;parallel
	memories;},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@BOOK{Cardoso2008CTR,
  title = {Compilation Techniques for Reconfigurable Architectures},
  publisher = {Springer Publishing Company, Incorporated},
  year = {2008},
  author = {Cardoso, Joo M.P. and Diniz, Pedro C.},
  edition = {1},
  isbn = {0387096701, 9780387096704},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{HLSAlocBin,
  author = {Cong, J. and Yiping Fan and Guoling Han and Yizhou Lin and Junjuan
	Xu and Zhiru Zhang and Xu Cheng},
  title = {Bitwidth-aware scheduling and binding in high-level synthesis},
  booktitle = {Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005.
	Asia and South Pacific},
  year = {2005},
  volume = {2},
  pages = { 856 - 861 Vol. 2},
  month = {jan.},
  doi = {10.1109/ASPDAC.2005.1466476},
  keywords = { MCAS synthesis system; bitwidth analysis; bitwidth-aware binding;
	bitwidth-aware scheduling; bitwidth-aware synthesis flow; high-level
	synthesis; lower bound estimation; multi-bitwidth operations; register
	allocation; register binding; circuit CAD; high level synthesis;
	processor scheduling; resource allocation;},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{Cong2009AMP,
  author = {Cong, Jason and Jiang, Wei and Liu, Bin and Zou, Yi},
  title = {Automatic memory partitioning and scheduling for throughput and power
	optimization},
  booktitle = {Proceedings of the 2009 International Conference on Computer-Aided
	Design},
  year = {2009},
  series = {ICCAD '09},
  pages = {697--704},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1687528},
  doi = {http://doi.acm.org/10.1145/1687399.1687528},
  isbn = {978-1-60558-800-1},
  keywords = {behavioral synthesis, memory partition},
  location = {San Jose, California},
  numpages = {8},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/1687399.1687528}
}

@ARTICLE{Cong2009FHA,
  author = {Cong, Jason and Zou, Yi},
  title = {FPGA-Based Hardware Acceleration of Lithographic Aerial Image Simulation},
  journal = {ACM Trans. Reconfigurable Technol. Syst.},
  year = {2009},
  volume = {2},
  pages = {17:1--17:29},
  month = {September},
  acmid = {1575776},
  address = {New York, NY, USA},
  articleno = {17},
  doi = {http://doi.acm.org/10.1145/1575774.1575776},
  issn = {1936-7406},
  issue = {3},
  issue_date = {September 2009},
  keywords = {FPGA, Lithography simulation, coprocessor acceleration},
  numpages = {29},
  owner = {amorvan},
  publisher = {ACM},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/1575774.1575776}
}

@INCOLLECTION{HLSSCHEDSteven2008,
  author = {Derrien, Steven and Rajopadhye, Sanjay and Quinton, Patrice and Risset,
	Tanguy},
  title = {High-Level Synthesis of Loops Using the Polyhedral Model},
  booktitle = {High-Level Synthesis},
  publisher = {Springer Netherlands},
  year = {2008},
  editor = {Coussy, Philippe and Morawiec, Adam},
  pages = {215-230},
  affiliation = {Irisa, universit'e de Rennes 1, Campus de beaulieu 35042 Rennes Cedex
	France},
  isbn = {978-1-4020-8588-8},
  keyword = {Engineering},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://dx.doi.org/10.1007/978-1-4020-8588-8_12}
}

@INCOLLECTION{Devos2011CAM,
  author = {Devos, Harald and Van Campenhout, Jan and Verbauwhede, Ingrid and
	Stroobandt, Dirk},
  title = {Constructing Application-Specific Memory Hierarchies on FPGAs},
  booktitle = {Transactions on high-performance embedded architectures and compilers
	III},
  publisher = {Springer-Verlag},
  year = {2011},
  editor = {Stenstr\"{o}m, Per},
  pages = {201--216},
  address = {Berlin, Heidelberg},
  acmid = {1980790},
  isbn = {978-3-642-19447-4},
  numpages = {16},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://dl.acm.org/citation.cfm?id=1980776.1980790}
}

@INPROCEEDINGS{HLSAlocBinExComp2010,
  author = {Dhawan, U. and Sinha, S. and Siew-Kei Lam and Srikanthan, T.},
  title = {Extended compatibility path based hardware binding algorithm for
	area-time efficient designs},
  booktitle = {Quality Electronic Design (ASQED), 2010 2nd Asia Symposium on},
  year = {2010},
  pages = {151 -156},
  month = {aug.},
  doi = {10.1109/ASQED.2010.5548235},
  keywords = {CPB method;FPGA design;FU binding;WBM algorithm;area reduction;area-time
	efficient design;area-time product;average reduction;compatibility
	path based hardware binding;flow dependency;high-level synthesis;ordered
	compatibility graph;register binding;routing resource;weighted bipartite
	matching;weighted compatibility graph;field programmable gate arrays;high
	level synthesis;logic design;network routing;},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@ARTICLE{Dutta2007ECG,
  author = {Dutta, Hritam and Hannig, Frank and Ruckdeschel, Holger and Teich,
	J\"{u}rgen},
  title = {Efficient Control Generation for Mapping Nested Loop Programs onto
	Processor Arrays},
  journal = {J. Syst. Archit.},
  year = {2007},
  volume = {53},
  pages = {300--309},
  month = {May},
  acmid = {1233131},
  address = {New York, NY, USA},
  doi = {10.1016/j.sysarc.2006.10.009},
  issn = {1383-7621},
  issue = {5-6},
  numpages = {10},
  owner = {amorvan},
  publisher = {Elsevier North-Holland, Inc.},
  timestamp = {2012.02.09},
  url = {http://dl.acm.org/citation.cfm?id=1232953.1233131}
}

@BOOK{HLSBlueBook,
  title = {High-level synthesis : blue book},
  publisher = {Xlibris Corporation ; Mentor Graphics Corporation},
  year = {2010},
  author = {Fingeroff, Michael},
  citeulike-article-id = {9849296},
  citeulike-linkout-0 = {http://www.worldcat.org/isbn/1450097243},
  citeulike-linkout-1 = {http://books.google.com/books?vid=ISBN1450097243},
  citeulike-linkout-2 = {http://www.amazon.com/gp/search?keywords=1450097243\&index=books\&linkCode=qs},
  citeulike-linkout-3 = {http://www.librarything.com/isbn/1450097243},
  citeulike-linkout-4 = {http://www.worldcat.org/oclc/668140874},
  isbn = {1450097243},
  keywords = {high-level-synthesis-blue-book, hls},
  owner = {amorvan},
  posted-at = {2011-10-04 10:50:46},
  priority = {2},
  timestamp = {2012.02.09},
  url = {http://www.worldcat.org/isbn/1450097243}
}

@MANUAL{CatapultCManual,
  title = {Catapult C Synthesis uers's and Reference Manual, University Version},
  author = {Mentor Graphics},
  year = {2010},
  owner = {amorvan},
  timestamp = {2011.10.10}
}

@MANUAL{CSynthesisStyleGuide,
  title = {Catapult C Synthesis Style},
  author = {Mentor Graphics},
  year = {2010},
  owner = {amorvan},
  timestamp = {2011.10.10}
}

@MANUAL{ACDataTypes2009,
  title = {Algorithmic C Datatypes},
  author = {Mentor Graphics},
  month = {October},
  year = {2009},
  owner = {amorvan},
  timestamp = {2011.10.10}
}

@INPROCEEDINGS{QuantHipEAC2008,
  author = {Frank Hannig and Hritam Dutta and Holger Ruckdeschel and JÃ¼rgen Teich},
  title = {Quantitative Evaluation of Behavioral Synthesis Approaches for Reconfigurable
	Devices},
  booktitle = {Proceedings of the 2nd HiPEAC Workshop on Reconfigurable Computing},
  year = {2008},
  pages = {73-82},
  month = {January},
  owner = {amorvan},
  timestamp = {2011.10.11}
}

@INPROCEEDINGS{1342471,
  author = {Hosangadi, A. and Fallah, F. and Kastner, R.},
  title = {Common subexpression elimination involving multiple variables for linear
	DSP synthesis},
  booktitle = {Application-Specific Systems, Architectures and Processors, 2004.
	Proceedings. 15th IEEE International Conference on},
  year = {2004},
  pages = { 202 - 212},
  month = {sept.},
  doi = {10.1109/ASAP.2004.1342471},
  issn = {1063-6862 },
  keywords = { DSP algorithms; common subexpression elimination; digital signal
	processing; multiple variables linear DSP synthesis; heuristic programming;
	high level synthesis; optimisation; signal processing;},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{Hurbain2006CSD,
  author = {Hurbain, Isabelle and Ancourt, Corinne and Irigoin, Francois and
	Barreteau, Michel and Museux, Nicolas and Pasquier, Frederic},
  title = {A Case Study of Design Space Exploration for Embedded Multimedia
	Applications on SoCs},
  booktitle = {Proceedings of the Seventeenth IEEE International Workshop on Rapid
	System Prototyping},
  year = {2006},
  pages = {133--139},
  address = {Washington, DC, USA},
  publisher = {IEEE Computer Society},
  acmid = {1136940},
  doi = {10.1109/RSP.2006.1},
  isbn = {0-7695-2580-6},
  numpages = {7},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://dl.acm.org/citation.cfm?id=1136646.1136940}
}

@ARTICLE{Jowiak2010MDM,
  author = {J\'{o}wiak, Lech and Nedjah, Nadia and Figueroa, Miguel},
  title = {Modern development methods and tools for embedded reconfigurable
	systems: A survey},
  journal = {Integr. VLSI J.},
  year = {2010},
  volume = {43},
  pages = {1--33},
  month = {January},
  acmid = {1663983},
  address = {Amsterdam, The Netherlands, The Netherlands},
  doi = {10.1016/j.vlsi.2009.06.002},
  issn = {0167-9260},
  issue = {1},
  keywords = {Development methods, Development tools, Embedded systems, Reconfigurable
	systems},
  numpages = {33},
  owner = {amorvan},
  publisher = {Elsevier Science Publishers B. V.},
  timestamp = {2012.02.09},
  url = {http://dl.acm.org/citation.cfm?id=1663659.1663983}
}

@INPROCEEDINGS{HLSAlocBinComp2007,
  author = {Taemin Kim and Xun Liu},
  title = {Compatibility path based binding algorithm for interconnect reduction
	in high level synthesis},
  booktitle = {Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference
	on},
  year = {2007},
  pages = {435 -441},
  month = {nov.},
  doi = {10.1109/ICCAD.2007.4397304},
  issn = {1092-3152},
  keywords = {Verilog conversion tool;compatibility path based binding algorithm;functional
	unit;high level synthesis;interconnect complexity;interconnect reduction;multiplexer;register;hardware
	description languages;high level synthesis;multiplexing equipment;},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@ARTICLE{HLSSCHEDCP2003,
  author = {Kuchcinski, Krzysztof},
  title = {Constraints-driven scheduling and resource assignment},
  journal = {ACM Trans. Des. Autom. Electron. Syst.},
  year = {2003},
  volume = {8},
  pages = {355--383},
  month = {July},
  acmid = {785416},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/785411.785416},
  issn = {1084-4309},
  issue = {3},
  keywords = {Constraint programming, high-level synthesis, resource assignment,
	scheduling, system-level synthesis},
  numpages = {29},
  owner = {amorvan},
  publisher = {ACM},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/785411.785416}
}

@INCOLLECTION{SoftwareCompilationTechniquesforMPSoCs,
  author = {Leupers, Rainer and Sheng, Weihua and Castrillon, Jeronimo},
  title = {Software Compilation Techniques for MPSoCs},
  booktitle = {Handbook of Signal Processing Systems},
  publisher = {Springer US},
  year = {2010},
  pages = {639-678},
  isbn = {978-1-4419-6345-1},
  keyword = {Engineering},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://dx.doi.org/10.1007/978-1-4419-6345-1_23}
}

@MISC{Misra_designof,
  author = {Manoj Misra and H. B. T. I. Kanpur and Rajat Moona},
  title = {Design of Systolic arrays for QR Decomposition},
  year = {1994},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@ARTICLE{1458926,
  author = {Moreano, N. and Borin, E. and Cid de Souza and Araujo, G.},
  title = {Efficient datapath merging for partially reconfigurable architectures},
  journal = {Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions
	on},
  year = {2005},
  volume = {24},
  pages = { 969 - 980},
  number = {7},
  month = {july},
  doi = {10.1109/TCAD.2005.850844},
  issn = {0278-0070},
  keywords = { DFG merge problem; MediaBench; data-flow graph; datapath merging;
	hardware blocks; high-level synthesis; interconnections; partially
	reconfigurable architectures; reconfigurable datapath; data flow
	graphs; high level synthesis; reconfigurable architectures;}
}

@INPROCEEDINGS{Muthukumar2001SPN,
  author = {Muthukumar, Kalyan and Doshi, Gautam},
  title = {Software Pipelining of Nested Loops},
  booktitle = {Proceedings of the 10th International Conference on Compiler Construction},
  year = {2001},
  series = {CC '01},
  pages = {165--181},
  address = {London, UK},
  publisher = {Springer-Verlag},
  acmid = {727775},
  isbn = {3-540-41861-X},
  numpages = {17},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://dl.acm.org/citation.cfm?id=647477.727775}
}

@MISC{Panda01dataand,
  author = {P. R. Panda and Synopsys Inc and F. Catthoor and N. D. Dutt and K.
	Danckaert and E. Brockmeyer and C. Kulkarni and P. G. Kjeldsberg},
  title = {Data and Memory Optimization Techniques for Embedded Systems},
  year = {2001},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@ARTICLE{Rong2007SSP,
  author = {Rong, Hongbo and Tang, Zhizhong and Govindarajan, R. and Douillet,
	Alban and Gao, Guang R.},
  title = {Single-dimension software pipelining for multidimensional loops},
  journal = {ACM Trans. Archit. Code Optim.},
  year = {2007},
  volume = {4},
  month = {March},
  acmid = {1216550},
  address = {New York, NY, USA},
  articleno = {7},
  doi = {http://doi.acm.org/10.1145/1216544.1216550},
  issn = {1544-3566},
  issue = {1},
  keywords = {Software pipelining, loop transformation, modulo scheduling},
  owner = {amorvan},
  publisher = {ACM},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/1216544.1216550}
}

@INPROCEEDINGS{Sheldon2001SRI,
  author = {Sheldon, Jeffrey and Lee, Walter and Greenwald, Ben and Amarasinghe,
	Saman},
  title = {Strength reduction of integer division and modulo operations},
  booktitle = {Proceedings of the 14th international conference on Languages and
	compilers for parallel computing},
  year = {2003},
  series = {LCPC'01},
  pages = {254--273},
  address = {Berlin, Heidelberg},
  publisher = {Springer-Verlag},
  acmid = {1769348},
  isbn = {3-540-04029-3},
  location = {Cumberland Falls, KY, USA},
  numpages = {20},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://dl.acm.org/citation.cfm?id=1769331.1769348}
}

@ARTICLE{Talavera2008AGO,
  author = {Talavera, Guillermo and Jayapala, Murali and Carrabina, Jordi and
	Catthoor, Francky},
  title = {Address Generation Optimization for Embedded High-Performance Processors:
	A Survey},
  journal = {J. Signal Process. Syst.},
  year = {2008},
  volume = {53},
  pages = {271--284},
  month = {December},
  acmid = {1452877},
  address = {Hingham, MA, USA},
  doi = {10.1007/s11265-008-0165-y},
  issn = {1939-8018},
  issue = {3},
  keywords = {address generation, embedded, optimization},
  numpages = {14},
  owner = {amorvan},
  publisher = {Kluwer Academic Publishers},
  timestamp = {2012.02.09},
  url = {http://dl.acm.org/citation.cfm?id=1452864.1452877}
}

@ARTICLE{4629340,
  author = {Turkington, K. and Constantinides, G.A. and Masselos, K. and Cheung,
	P.Y.K.},
  title = {Outer Loop Pipelining for Application Specific Datapaths in FPGAs},
  journal = {Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
  year = {2008},
  volume = {16},
  pages = {1268 -1280},
  number = {10},
  month = {oct. },
  doi = {10.1109/TVLSI.2008.2001744},
  issn = {1063-8210},
  keywords = {VHDL;application specific datapaths;compile time;field-programmable
	gate-array hardware coprocessors;hardware compilers;innermost loop
	solution;loop pipelining;coprocessors;field programmable gate arrays;hardware
	description languages;scheduling;},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{zissulescuincreasing,
  author = {Claudiu Zissulescu and Bart Kienhuis and Ed F. Deprettere},
  title = {Increasing Pipelined IP Core Utilization in Process Networks Using
	Exploration.},
  booktitle = {FPL'04},
  year = {2004},
  pages = {690-699}
}

@INPROCEEDINGS{Zissulescu03lauraleiden,
  author = {Tool Claudiu Zissulescu and Claudiu Zissulescu and Todor Stefanov
	and Bart Kienhuis},
  title = {Laura: Leiden Architecture Research and Exploration},
  booktitle = {In Proc. 13th Int. Conference on Field Programmable Logic and Applications
	(FPLâ03},
  year = {2003},
  pages = {1--3}
}

% This file was created with JabRef 2.5.
% Encoding: UTF-8

@ARTICLE{Alias2007BIL,
  author = {Alias, Christophe and Baray, Fabrice and Darte, Alain},
  title = {Bee+Cl@k: an implementation of lattice-based array contraction in
	the source-to-source translator rose},
  journal = {SIGPLAN Not.},
  year = {2007},
  volume = {42},
  pages = {73--82},
  month = {June},
  acmid = {1254778},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/1273444.1254778},
  issn = {0362-1340},
  issue = {7},
  keywords = {lattices, memory reduction, program analysis, source-to-source transformations},
  numpages = {10},
  owner = {amorvan},
  publisher = {ACM},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/1273444.1254778}
}
@MISC{Bondhugula_automatictransformations,
    author = {Uday Bondhugula and Muthu Baskaran and Sriram Krishnamoorthy and J. Ramanujam and Atanas Rountev},
    title = {Automatic Transformations for Communication-Minimized Parallelization and Locality Optimization in the Polyhedral Model},
    year = {}
}
@INPROCEEDINGS{Clauss04asymbolic,
    author = {Philippe Clauss and Irina Tchoupaeva and UniversitÃ© Louis Pasteur},
    title = {A Symbolic Approach to Bernstein Expansion for Program Analysis and Optimization},
    booktitle = {In 13th International Conference on Compiler Construction, CC 2004},
    year = {2004},
    pages = {120--133},
    publisher = {Springer}
}
@INPROCEEDINGS{Bondhugula08pluto,
    author = {Uday Bondhugula and J. Ramanujam and et al.},
    title = {PLuTo: A practical and fully automatic polyhedral program optimization system},
    booktitle = {IN: PROCEEDINGS OF THE ACM SIGPLAN 2008 CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI 08},
    year = {2008},
    publisher = {}
}
@article{claussinria-00504617,
    hal_id = {inria-00504617},
    url = {http://hal.inria.fr/inria-00504617},
    title = {Symbolic polynomial maximization over convex sets and its application to memory requirement estimation},
    author = {Clauss, Philippe and Fern{\'a}ndez, Federico Javier and Garbervetsky, Diego and Verdoolaege, Sven},
    abstract = {{Memory requirement estimation is an important issue in the development of embedded systems, since memory directly influences performance, cost and power consumption. It is therefore crucial to have tools that automatically compute accurate estimates of the memory requirements of programs to better control the development process and avoid some catastrophic execution exceptions. Many important memory issues can be expressed as the problem of maximizing a parametric polynomial defined over a parametric convex domain. Bernstein expansion is a technique that has been used to compute upper bounds on polynomials defined over intervals and parametric "boxes". In this paper, we propose an extension of this theory to more general parametric convex domains and illustrate its applicability to the resolution of memory issues with several application examples.}},
    language = {Anglais},
    affiliation = {CAMUS - INRIA Lorraine , Laboratory on Foundations and Tools for Software Engineering - LAFHIS , Katholieke Universiteit Leuven - KUL},
    publisher = {IEEE Educational Activities Department},
    pages = {983-996},
    journal = {IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
    volume = {17},
    number = {8 },
    audience = {internationale },
    doi = {10.1109/TVLSI.2008.2002049 },
    year = {2009},
    month = Aug,
}

@techreport{feautrierinria-00609519,
    hal_id = {inria-00609519},
    url = {http://hal.inria.fr/inria-00609519},
    title = {Simplification of Boolean Affine Formulas},
    author = {Feautrier, Paul},
    abstract = {{Boolean Affine Formulas, in which affine inequalities are combined by boolean connectives, are ubiquitous in computer science: static analysis, code and hardware generation, symbolic model checking and many other techniques use them as a compact representation of large or infinite sets. Common algorithms tend to generate large and highly redundant formulas, hence the necessity of a simplifier for keeping the overall complexity under control. Simplification is a difficult problem, at least as hard as SMT solving, with a worst case complexity exponential in the number of affine inequalities. This paper proposes a new method, based on path cutting in Ordered Binary Decision Diagrams, which is able to take advantage of any regularity in the subject formula to speed up simplification. The method has been implemented and was tested on benchmarks from several application domains.}},
    keywords = {simplification, affine inequalities, boolean expressions, binary decision diagrams, non convex polyhedra},
    language = {English},
    affiliation = {COMPSYS - INRIA Grenoble Rh{\^o}ne-Alpes / LIP Laboratoire de l'Informatique du Parall{\'e}lisme},
    pages = {15},
    type = {Research Report},
    institution = {INRIA},
    number = {RR-7689},
    year = {2011},
    month = Jul,
    pdf = {http://hal.inria.fr/inria-00609519/PDF/RR-7689.pdf},
}

@article{Clauss1998PAP,
 author = {Clauss, Philippe and Loechner, Vincent},
 title = {Parametric Analysis of Polyhedral Iteration Spaces},
 journal = {J. VLSI Signal Process. Syst.},
 issue_date = {July 1998},
 volume = {19},
 number = {2},
 month = jul,
 year = {1998},
 issn = {0922-5773},
 pages = {179--194},
 numpages = {16},
 url = {http://dx.doi.org/10.1023/A:1008069920230},
 doi = {10.1023/A:1008069920230},
 acmid = {293966},
 publisher = {Kluwer Academic Publishers},
 address = {Hingham, MA, USA},
}
@inproceedings{Barthou2002ETS,
 author = {Barthou, Denis and Feautrier, Paul and Redon, Xavier},
 title = {On the Equivalence of Two Systems of Affine Recurrence Equations (Research Note)},
 booktitle = {Proceedings of the 8th International Euro-Par Conference on Parallel Processing},
 series = {Euro-Par '02},
 year = {2002},
 isbn = {3-540-44049-6},
 pages = {309--313},
 numpages = {5},
 url = {http://dl.acm.org/citation.cfm?id=646667.700342},
 acmid = {700342},
 publisher = {Springer-Verlag},
 address = {London, UK, UK},
}
@MISC{Normale07lattice-basedarray,
  author = {Christophe Alias and Fabrice Baray and Alain Darte},
  title = {Lattice-Based Array Contraction: From Theory to Practice},
  year = {2007},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@PHDTHESIS{Amarasinghe1997PCT,
  author = {Amarasinghe, Saman Prabhath},
  title = {Parallelizing compiler techniques based on linear inequalities},
  school = {Standford University},
  year = {1997},
  address = {Stanford, CA, USA},
  note = {UMI Order No. GAX97-23316},
  owner = {amorvan},
  publisher = {Stanford University},
  timestamp = {2012.02.09}
}

@PHDTHESIS{B98,
  author = {Denis Barthou},
  title = {Array Dataflow Analysis in Presence of Non-affine Constraints},
  school = {Universit\'e de Versailles St-Quentin},
  year = {1998},
  address = {Versailles},
  month = feb,
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{Bastoul2004CGP,
  author = {Bastoul, Cedric},
  title = {Code Generation in the Polyhedral Model Is Easier Than You Think},
  booktitle = {Proceedings of the 13th International Conference on Parallel Architectures
	and Compilation Techniques},
  year = {2004},
  series = {PACT '04},
  pages = {7--16},
  address = {Washington, DC, USA},
  publisher = {IEEE Computer Society},
  acmid = {1025992},
  doi = {http://dx.doi.org/10.1109/PACT.2004.11},
  isbn = {0-7695-2229-7},
  numpages = {10},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://dx.doi.org/10.1109/PACT.2004.11}
}

@PHDTHESIS{TBas,
  author = {Bastoul, C\'{e}dric},
  title = {Improving Data Locality in Static Control Programs},
  school = {University Paris 6, Pierre et Marie Curie, France},
  year = {2004},
  month = dec,
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@TECHREPORT{BASTOUL2003INRIA,
  author = {Bastoul, C{\'e}dric and Cohen, Albert and Girbal, Sylvain and Sharma,
	Saurabh and Temam, Olivier},
  title = {Putting Polyhedral Loop Transformations to Work},
  institution = {INRIA},
  year = {2003},
  type = {Research Report},
  number = {RR-4902},
  abstract = {{We seek to extend the scope and efficiency of iterative compilation
	techniques by searching not only for the most appropriate program
	transformation parameters but for the most appropriate transformations
	themselves, or even for compositions of transformations. For that
	purpose, we need to find a generic way to express program transformations
	and compositions of transformations. In this article, we introduce
	a framework for the polyhedral representation of a wide range of
	program transformations in a unified and generic way. We also show
	that it is possible to generate efficient code after the application
	of polyhedral program transformations. Finally, we demonstrate an
	implementation of the program transformation framework and the code
	generation techniques in the Open64/ORC compiler.}},
  affiliation = {A3 - INRIA Futurs - INRIA - Universit{\'e} Paris Sud - Paris XI},
  hal_id = {inria-00071681},
  keywords = {AUTOMATIC PARALLELIZATION / OPTIMIZATION / LOOP NESTS / POLYHEDRAL
	TRANSFORMATIONS / CODE GENERATION},
  language = {English},
  owner = {amorvan},
  pdf = {http://hal.inria.fr/inria-00071681/PDF/RR-4902.pdf},
  timestamp = {2012.02.09},
  url = {http://hal.inria.fr/inria-00071681/en/}
}

@INPROCEEDINGS{BPCB10,
  author = {M.-W. Benabderrahmane and L.-N. Pouchet and A. Cohen and C. Bastoul},
  title = {The Polyhedral Model Is More Widely Applicable Than You Think},
  booktitle = {Proceedings of the International Conference on Compiler Construction
	({ETAPS CC'10})},
  year = {2010},
  series = {LNCS},
  address = {Paphos, Cyprus},
  month = mar,
  publisher = {Springer-Verlag},
  note = {Classement CORE~:~A, nombre de papiers accept\'es~:~16, soumis~:~56},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{1376740,
  author = {Bielecki, W. and Kocisz, R.},
  title = {A Modified Vertex Method for Parallelization of Arbitrary Nested
	Loops},
  booktitle = {Parallel Computing in Electrical Engineering, 2004. PARELEC 2004.
	International Conference on},
  year = {2004},
  pages = { 91 - 96},
  month = {sept.},
  doi = {10.1109/PCEE.2004.4},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@TECHREPORT{UBandhugla2011,
  author = {Uday Bondhugula},
  title = {Automatic Distributed Memory Code Generation using the Polyhedral
	Framework},
  institution = {IISc},
  year = {2011},
  type = {Research Report},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@PHDTHESIS{1559029,
  author = {Bondhugula, Uday Kumar Reddy},
  title = {Effective Automatic Parallelization and Locality Optimization using
	the Polyhedral Model},
  school = {Ohio State University},
  year = {2008},
  address = {Columbus, OH, USA},
  note = {Adviser-Sadayappan, P.},
  isbn = {978-0-549-76796-1},
  order_no = {AAI3325799},
  owner = {amorvan},
  publisher = {Ohio State University},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{Boulet98scanningpolyhedra,
  author = {Pierre Boulet and Paul Feautrier},
  title = {Scanning polyhedra without Do-loops},
  booktitle = {In Int. Conf of Parallel Architectures and Compilation Techniques
	PACT'98. IEEE},
  year = {1998},
  pages = {285--293},
  publisher = {IEEE},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@ARTICLE{Collard1995FAD,
  author = {Collard, Jean-Fran\c{c}ois and Barthou, Denis and Feautrier, Paul},
  title = {Fuzzy Array Dataflow Analysis},
  journal = {SIGPLAN Not.},
  year = {1995},
  volume = {30},
  pages = {92--101},
  month = {August},
  acmid = {209947},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/209937.209947},
  issn = {0362-1340},
  issue = {8},
  issue_date = {Aug. 1995},
  numpages = {10},
  owner = {amorvan},
  publisher = {ACM},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/209937.209947}
}

@BOOK{darte2000scheduling,
  title = {Scheduling and automatic parallelization},
  publisher = {Birkh{\"a}user},
  year = {2000},
  author = {Darte, A. and Robert, Y. and Vivien, F.},
  isbn = {9780817641498},
  lccn = {99046585},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://books.google.com/books?id=PEnln\_iwipgC}
}

@TECHREPORT{Darte04lattice-basedmemory,
  author = {Alain Darte and Ieee Computer Society and Robert Schreiber and Gilles
	Villard},
  title = {Lattice-Based Memory Allocation},
  institution = {Laboratoire de l'Informatique du Parall{\'e}lisme},
  year = {2004},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@MISC{Darte94automaticparallelization,
  author = {Alain Darte and FrÃ©dÃ©ric Vivien},
  title = {Automatic Parallelization Based on Multi-Dimensional Scheduling},
  year = {1994},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@ARTICLE{FeautrierSchedpartII,
  author = {Feautrier, Paul},
  title = {Some efficient solutions to the affine scheduling problem. Part II.
	Multidimensional time},
  journal = {International Journal of Parallel Programming},
  year = {1992},
  volume = {21},
  pages = {389-420},
  note = {10.1007/BF01379404},
  affiliation = {Laboratoire MASI UniversitÃ© de Versailles St-Quentin 45 Avenue des
	Etats-Unis 78035 Versailles Cedex France},
  issn = {0885-7458},
  issue = {6},
  keyword = {Computer Science},
  owner = {amorvan},
  publisher = {Springer Netherlands},
  timestamp = {2012.02.09},
  url = {http://dx.doi.org/10.1007/BF01379404}
}

@ARTICLE{FeautrierSchedpartI,
  author = {Feautrier, Paul},
  title = {Some efficient solutions to the affine scheduling problem. I. One-dimensional
	time},
  journal = {International Journal of Parallel Programming},
  year = {1992},
  volume = {21},
  pages = {313-347},
  note = {10.1007/BF01407835},
  affiliation = {Laboratoire MASI, Institut Blaise Pascal UniversitÃ© de Versailles
	St. Quentin 78035 Versailles Cedex France},
  issn = {0885-7458},
  issue = {5},
  keyword = {Computer Science},
  owner = {amorvan},
  publisher = {Springer Netherlands},
  timestamp = {2012.02.09},
  url = {http://dx.doi.org/10.1007/BF01407835}
}

@ARTICLE{FeautrierADA,
  author = {Feautrier, Paul},
  title = {Dataflow Analysis of Array and Scalar References},
  journal = {International Journal of Parallel Programming},
  year = {1991},
  volume = {20},
  pages = {23-53},
  note = {10.1007/BF01407931},
  affiliation = {Laboratoire MASI UniversitÃ© P. et M. Curie 75252 Paris Cedex 05 France},
  issn = {0885-7458},
  issue = {1},
  keyword = {Computer Science},
  owner = {amorvan},
  publisher = {Springer Netherlands},
  timestamp = {2012.02.09},
  url = {http://dx.doi.org/10.1007/BF01407931}
}

@ARTICLE{Feautrier88parametricinteger,
  author = {Paul Feautrier},
  title = {Parametric Integer Programming},
  journal = {RAIRO Recherche Op'erationnelle},
  year = {1988},
  volume = {22},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{Gupta2007ZM,
  author = {Gupta, Gautam and Rajopadhye, Sanjay},
  title = {The Z-polyhedral model},
  booktitle = {Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice
	of parallel programming},
  year = {2007},
  series = {PPoPP '07},
  pages = {237--248},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1229478},
  doi = {http://doi.acm.org/10.1145/1229428.1229478},
  isbn = {978-1-59593-602-8},
  keywords = {equational programming, loop optimization, models of computations,
	program transformation},
  location = {San Jose, California, USA},
  numpages = {12},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/1229428.1229478}
}

@TECHREPORT{MAURAS1990INRIA,
  author = {Mauras, Christophe and Quinton, Patrice and Rajopadhye, Sanjay and
	Saouter, Yannick},
  title = {Scheduling Affine Parameterized Recurrences by means of Variable
	Dependent Timing Functions},
  institution = {INRIA},
  year = {1990},
  type = {Rapport de recherche},
  number = {RR-1204},
  abstract = {{We present new scheduling techniques for systems of affine recurrence
	equations. We show that it is possible to extend earlier results
	on affine scheduling to the case when each variable of the system
	is scheduled independently of the others by an affine timing-function.
	This new technique makes it possible to analyze systems of recurrence
	equations with variables in different index spaces, and multi-step
	systolic algorithms. We illustrate our method on dynamic programming
	and LU decomposition.}},
  affiliation = {API - INRIA - IRISA - CNRS : UMR6074 - INRIA - Institut National des
	Sciences Appliqu{\'e}es de Rennes - Universit{\'e} de Rennes I -
	LA ou URA 227 - INRIA Rennes - IRISA - URA 227 - Universit{\'e} d'Oregon
	- University of Oregon},
  hal_id = {inria-00075354},
  language = {Anglais},
  owner = {amorvan},
  pdf = {http://hal.inria.fr/inria-00075354/PDF/RR-1204.pdf},
  timestamp = {2012.02.09},
  url = {http://hal.inria.fr/inria-00075354/en/}
}

@PHDTHESIS{pouchet.10.phd,
  author = {Louis-No{\"e}l Pouchet},
  title = {Interative Optimization in the Polyhedral Model},
  school = { University of Paris-Sud 11},
  year = {2010},
  address = {Orsay, France},
  month = Jan,
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{4145111,
  author = {Pouchet, Louis-Noel and Bastoul, Cedric and Cohen, Albert and Vasilache,
	Nicolas},
  title = {Iterative Optimization in the Polyhedral Model: Part I, One-Dimensional
	Time},
  booktitle = {Code Generation and Optimization, 2007. CGO '07. International Symposium
	on},
  year = {2007},
  pages = {144 -156},
  month = {march},
  doi = {10.1109/CGO.2007.21},
  keywords = {1D affine schedules;1D time;downstream filtering;iterative optimization;loop
	transformation;loop transformations;microprocessors;optimizing compilers;polyhedral
	model;unprecedented parallel computing;optimising compilers;},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@ARTICLE{Pouchet2008IOP,
  author = {Pouchet, Louis-No\"{e}l and Bastoul, C{\'e}dric and Cohen, Albert
	and Cavazos, John},
  title = {Iterative optimization in the polyhedral model: part ii, multidimensional
	time},
  journal = {SIGPLAN Not.},
  year = {2008},
  volume = {43},
  pages = {90--100},
  month = {June},
  acmid = {1375594},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/1379022.1375594},
  issn = {0362-1340},
  issue = {6},
  issue_date = {June 2008},
  keywords = {affine scheduling, genetic algorithm, iterative compilation, loop
	transformation},
  numpages = {11},
  owner = {amorvan},
  publisher = {ACM},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/1379022.1375594}
}

@ARTICLE{PRADELLE2012HAL,
  author = {Pradelle, Benoit and Ketterlin, Alain and Clauss, Philippe},
  title = {Polyhedral parallelization of binary code},
  journal = {ACM Transactions on Architecture and Code Optimization (TACO)},
  year = {2012},
  volume = {8},
  pages = {39:1--39:21},
  number = {4 },
  month = Jan,
  affiliation = {CAMUS - INRIA Lorraine , Laboratoire de Sciences de l'Image, de l'Informatique
	et de la T{\'e}l{\'e}d{\'e}tection, {\'e}quipe ICPS - LSIIT / ICPS},
  audience = {internationale },
  booktitle = {{Special issue on high-performance and embedded architectures and
	compilers}},
  doi = {10.1145/2086696.2086718 },
  hal_id = {hal-00664370},
  owner = {amorvan},
  publisher = {ACM Press},
  timestamp = {2012.02.09},
  url = {http://hal.inria.fr/hal-00664370}
}

@INPROCEEDINGS{Pugh97iterationspace,
  author = {William Pugh and William Pugh and Evan Rosser and Evan Rosser},
  title = {Iteration Space Slicing and Its Application to Communication Optimization},
  booktitle = {In International Conference on Supercomputing},
  year = {1997},
  pages = {221--228},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@ARTICLE{Quillere2000GEN,
  author = {Quiller\'{e}, Fabien and Rajopadhye, Sanjay and Wilde, Doran},
  title = {Generation of Efficient Nested Loops from Polyhedra},
  journal = {Int. J. Parallel Program.},
  year = {2000},
  volume = {28},
  pages = {469--498},
  month = {October},
  acmid = {353945},
  address = {Norwell, MA, USA},
  doi = {10.1023/A:1007554627716},
  issn = {0885-7458},
  issue = {5},
  keywords = {automatic parallelization, code generation, nested loops, polyhedral
	model},
  numpages = {30},
  owner = {amorvan},
  publisher = {Kluwer Academic Publishers},
  timestamp = {2012.02.09},
  url = {http://dl.acm.org/citation.cfm?id=353943.353945}
}

@ARTICLE{Quinton1984ASS,
  author = {Quinton, Patrice},
  title = {Automatic synthesis of systolic arrays from uniform recurrent equations},
  journal = {SIGARCH Comput. Archit. News},
  year = {1984},
  volume = {12},
  pages = {208--214},
  month = {January},
  acmid = {808184},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/773453.808184},
  issn = {0163-5964},
  issue = {3},
  numpages = {7},
  owner = {amorvan},
  publisher = {ACM},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/773453.808184}
}

@INPROCEEDINGS{Strout1998SSM,
  author = {Strout, Michelle Mills and Carter, Larry and Ferrante, Jeanne and
	Simon, Beth},
  title = {Schedule-independent storage mapping for loops},
  booktitle = {Proceedings of the eighth international conference on Architectural
	support for programming languages and operating systems},
  year = {1998},
  series = {ASPLOS-VIII},
  pages = {24--33},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {291015},
  doi = {http://doi.acm.org/10.1145/291069.291015},
  isbn = {1-58113-107-0},
  location = {San Jose, California, United States},
  numpages = {10},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/291069.291015}
}

@ARTICLE{Thies2007STU,
  author = {Thies, William and Vivien, Fr\'{e}d\'{e}ric and Amarasinghe, Saman},
  title = {A Step Towards Unifying Schedule and Storage Optimization},
  journal = {ACM Trans. Program. Lang. Syst.},
  year = {2007},
  volume = {29},
  month = {October},
  acmid = {1286825},
  address = {New York, NY, USA},
  articleno = {34},
  doi = {http://doi.acm.org/10.1145/1286821.1286825},
  issn = {0164-0925},
  issue = {6},
  keywords = {Automatic parallelization, affine recurrence equations, affine scheduling,
	occupancy vectors, polyhedral model, storage optimization},
  owner = {amorvan},
  publisher = {ACM},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/1286821.1286825}
}

@INPROCEEDINGS{Thies01aunified,
  author = {William Thies and Frederic Vivien and Jeffrey Sheldon and Saman Amarasinghe},
  title = {A Unified Framework for Schedule and Storage Optimization},
  booktitle = {IN INTERNATIONAL CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION
	(PLDIâ01},
  year = {2001},
  pages = {232--242},
  publisher = {ACM Press},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{5260526,
  author = {Trifunovic, K. and Nuzman, D. and Cohen, A. and Zaks, A. and Rosen,
	I.},
  title = {Polyhedral-Model Guided Loop-Nest Auto-Vectorization},
  booktitle = {Parallel Architectures and Compilation Techniques, 2009. PACT '09.
	18th International Conference on},
  year = {2009},
  pages = {327 -337},
  month = {sept.},
  doi = {10.1109/PACT.2009.18},
  issn = {1089-795X},
  keywords = {Cell-SPU SIMD platforms;PowerPC970;compilers;decision making;fine-grain
	SIMD;phase-ordering problem;polyhedral compilation;polyhedral loop
	transformations;polyhedral representation;polyhedral-model guided
	loop-nest auto-vectorization;vectorization;computational geometry;parallel
	processing;},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{Vasilache2006VDA,
  author = {Vasilache, Nicolas and Bastoul, Cedric and Cohen, Albert and Girbal,
	Sylvain},
  title = {Violated dependence analysis},
  booktitle = {Proceedings of the 20th annual international conference on Supercomputing},
  year = {2006},
  series = {ICS '06},
  pages = {335--344},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1183448},
  doi = {http://doi.acm.org/10.1145/1183401.1183448},
  isbn = {1-59593-282-8},
  location = {Cairns, Queensland, Australia},
  numpages = {10},
  owner = {amorvan},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/1183401.1183448}
}

@INPROCEEDINGS{SvenISL10,
  author = {Verdoolaege, S.},
  title = {{ISL: An Integer Set Library for the Polyhedral Model}},
  booktitle = {ICMS},
  year = {2010},
  pages = {299--302},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  crossref = {DBLP:conf/icms/2010},
  ee = {http://dx.doi.org/10.1007/978-3-642-15582-6_49}
}

@TECHREPORT{WILDE1993INRIA,
  author = {Wilde, K., Doran},
  title = {A Library for doing Polyhedral Operations},
  institution = {INRIA},
  year = {1993},
  type = {Rapport de recherche},
  number = {RR-2157},
  abstract = {{Disponible dans les fichiers attach{\'e}s {\`a} ce document}},
  affiliation = {API - INRIA - IRISA - CNRS : UMR6074 - INRIA - Institut National des
	Sciences Appliqu{\'e}es de Rennes - Universit{\'e} de Rennes I},
  hal_id = {inria-00074515},
  language = {Anglais},
  owner = {amorvan},
  pdf = {http://hal.inria.fr/inria-00074515/PDF/RR-2157.pdf},
  timestamp = {2012.02.09},
  url = {http://hal.inria.fr/inria-00074515/en/}
}

@TECHREPORT{OmegaRetrospective,
  author = {David G. Wonnacott},
  title = {A Retrospective of the Omega Project},
  institution = {Haverford College},
  year = {2010},
  month = {June},
  owner = {amorvan},
  timestamp = {2011.10.11}
}

% This file was created with JabRef 2.5.
% Encoding: UTF-8

@ARTICLE{Chatterjee2001EAC,
  author = {Chatterjee, Siddhartha and Parker, Erin and Hanlon, Philip J. and
	Lebeck, Alvin R.},
  title = {Exact Analysis of the Cache Behavior of Nested Loops},
  journal = {SIGPLAN Not.},
  year = {2001},
  volume = {36},
  pages = {286--297},
  month = {May},
  acmid = {378859},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/381694.378859},
  issn = {0362-1340},
  issue = {5},
  numpages = {12},
  owner = {amorvan},
  publisher = {ACM},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/381694.378859}
}
@article{King2012AGH,
 author = {King, Myron and Dave, Nirav and Arvind},
 title = {Automatic generation of hardware/software interfaces},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {March 2012},
 volume = {40},
 number = {1},
 month = mar,
 year = {2012},
 issn = {0163-5964},
 pages = {325--336},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2189750.2151011},
 doi = {10.1145/2189750.2151011},
 acmid = {2151011},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {hardware/software codesign},
} 
@article{Lee2012PWD,
 author = {Lee, Jaekyu and Kim, Hyesoon and Vuduc, Richard},
 title = {When Prefetching Works, When It Doesnât, and Why},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {March 2012},
 volume = {9},
 number = {1},
 month = mar,
 year = {2012},
 issn = {1544-3566},
 pages = {2:1--2:29},
 articleno = {2},
 numpages = {29},
 url = {http://doi.acm.org/10.1145/2133382.2133384},
 doi = {10.1145/2133382.2133384},
 acmid = {2133384},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Prefetching, cache},
} 
@INPROCEEDINGS{Herczeg07,
  author = {Z. Herczeg and \'{A}. Kiss and D. Schmidt and N. Wehn and T. Gyim\'{o}thy},
  title = {XEEMU: An Improved XScale Power Simulator},
  booktitle = {Integrated Circuit and System Design. Power and Timing Modeling,
	Optimization and Simulation, 17th International Workshop, PATMOS
	2007},
  year = {2007},
  volume = {4644},
  pages = {300--309},
  note = {http://www.odysci.com/article/1010112987860948},
  doi = {10.1007/978-3-540-74442-9\_29},
  isbn = {978-3-540-74441-2},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@ARTICLE{Mowry1992DEC,
  author = {Mowry, Todd C. and Lam, Monica S. and Gupta, Anoop},
  title = {Design and evaluation of a compiler algorithm for prefetching},
  journal = {SIGPLAN Not.},
  year = {1992},
  volume = {27},
  pages = {62--73},
  month = {September},
  acmid = {143488},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/143371.143488},
  issn = {0362-1340},
  issue = {9},
  numpages = {12},
  owner = {amorvan},
  publisher = {ACM},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/143371.143488}
}

@ARTICLE{Vera2007DCL,
  author = {Vera, Xavier and Lisper, Bj\"{o}rn and Xue, Jingling},
  title = {Data Cache Locking for Tight Timing Calculations},
  journal = {ACM Trans. Embed. Comput. Syst.},
  year = {2007},
  volume = {7},
  pages = {4:1--4:38},
  month = {December},
  acmid = {1324973},
  address = {New York, NY, USA},
  articleno = {4},
  doi = {http://doi.acm.org/10.1145/1324969.1324973},
  issn = {1539-9087},
  issue = {1},
  keywords = {Worst-case execution time, data cache analysis, embedded systems,
	safety critical systems},
  numpages = {38},
  owner = {amorvan},
  publisher = {ACM},
  timestamp = {2012.02.09},
  url = {http://doi.acm.org/10.1145/1324969.1324973}
}

@INPROCEEDINGS{1253263,
  author = {Vera, X. and Lisper, B. and Jingling Xue},
  title = {Data Caches in Multitasking Hard Real-Time Systems},
  booktitle = {Real-Time Systems Symposium, 2003. RTSS 2003. 24th IEEE},
  year = {2003},
  pages = { 154 - 165},
  month = {dec.},
  doi = {10.1109/REAL.2003.1253263},
  issn = { },
  keywords = { CPU; cache architectures; cache partitioning; cache replacement;
	cache utilization maximization; compiler optimizations; data caches;
	dynamic cache locking; execution times; intertask cache interferences;
	intratask conflicts; memory access times; memory speeds; padding;
	performance degradation minimization; preemptive multitasking systems;
	processor speeds; real-time systems; static cache analysis; task
	analysis; tiling; worst-case performance estimates; cache storage;
	multiprogramming; optimising compilers; program diagnostics; real-time
	systems; resource allocation; storage management; task analysis;},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

@INPROCEEDINGS{995708,
  author = {Vera, X. and Jingling Xue},
  title = {Let's study whole-program cache behaviour analytically},
  booktitle = {High-Performance Computer Architecture, 2002. Proceedings. Eighth
	International Symposium on},
  year = {2002},
  pages = { 175 - 186},
  month = {feb.},
  doi = {10.1109/HPCA.2002.995708},
  issn = {1530-0897 },
  keywords = { SPECfP95; cache behaviour; cache simulation performance; compiler
	locality optimisations; data reuse; multiple loop nests; prototyping
	implementation; regular computations; cache storage; optimising compilers;
	program control structures;},
  owner = {amorvan},
  timestamp = {2012.02.09}
}

