

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Mon Apr 26 14:19:33 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        matrixmul.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.38|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  106|  106|  107|  107|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row         |  105|  105|        35|          -|          -|     3|    no    |
        | + Col        |   33|   33|        11|          -|          -|     3|    no    |
        |  ++ Product  |    9|    9|         3|          -|          -|     3|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|     94|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     74|
|Register         |        -|      -|     61|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|     61|    168|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_127_p2        |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_161_p2        |     +    |      0|  0|  10|           2|           1|
    |k_1_fu_187_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp_12_fu_225_p2     |     +    |      0|  0|   8|           5|           5|
    |tmp_2_fu_171_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_4_fu_197_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_11_fu_219_p2     |     -    |      0|  0|   8|           5|           5|
    |tmp_s_fu_149_p2      |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_155_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond2_fu_121_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_181_p2   |   icmp   |      0|  0|   1|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  94|          37|          34|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  38|          7|    1|          7|
    |i_reg_75         |   9|          2|    2|          4|
    |j_reg_86         |   9|          2|    2|          4|
    |k_reg_110        |   9|          2|    2|          4|
    |res_load_reg_97  |   9|          2|   16|         32|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  74|         15|   23|         51|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |a_load_reg_299      |   8|   0|    8|          0|
    |ap_CS_fsm           |   6|   0|    6|          0|
    |b_load_reg_304      |   8|   0|    8|          0|
    |i_1_reg_252         |   2|   0|    2|          0|
    |i_reg_75            |   2|   0|    2|          0|
    |j_1_reg_266         |   2|   0|    2|          0|
    |j_reg_86            |   2|   0|    2|          0|
    |k_1_reg_284         |   2|   0|    2|          0|
    |k_reg_110           |   2|   0|    2|          0|
    |res_addr_reg_276    |   4|   0|    4|          0|
    |res_load_reg_97     |  16|   0|   16|          0|
    |tmp_2_cast_reg_271  |   2|   0|    5|          3|
    |tmp_s_reg_257       |   5|   0|    5|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  61|   0|   64|          3|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_7 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !7

ST_1: StgValue_8 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13

ST_1: StgValue_9 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !17

ST_1: StgValue_10 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: StgValue_11 (8)  [1/1] 1.77ns  loc: ../labsource/labs/lab1/matrixmul.cpp:75
:4  br label %1


 <State 2>: 2.62ns
ST_2: i (10)  [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %8 ]

ST_2: exitcond2 (11)  [1/1] 2.07ns  loc: ../labsource/labs/lab1/matrixmul.cpp:75
:1  %exitcond2 = icmp eq i2 %i, -1

ST_2: empty (12)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_2: i_1 (13)  [1/1] 2.45ns  loc: ../labsource/labs/lab1/matrixmul.cpp:75
:3  %i_1 = add i2 %i, 1

ST_2: StgValue_16 (14)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:75
:4  br i1 %exitcond2, label %9, label %2

ST_2: StgValue_17 (16)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:75
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_2: tmp_1 (17)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:75
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

ST_2: tmp_cast (18)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:75
:2  %tmp_cast = zext i2 %i to i5

ST_2: tmp_9 (19)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:75
:3  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:4  %p_shl_cast = zext i4 %tmp_9 to i5

ST_2: tmp_s (21)  [1/1] 2.62ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:5  %tmp_s = sub i5 %p_shl_cast, %tmp_cast

ST_2: StgValue_23 (22)  [1/1] 1.77ns  loc: ../labsource/labs/lab1/matrixmul.cpp:77
:6  br label %3

ST_2: StgValue_24 (71)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:85
:0  ret void


 <State 3>: 2.66ns
ST_3: j (24)  [1/1] 0.00ns
:0  %j = phi i2 [ 0, %2 ], [ %j_1, %7 ]

ST_3: exitcond1 (25)  [1/1] 2.07ns  loc: ../labsource/labs/lab1/matrixmul.cpp:77
:1  %exitcond1 = icmp eq i2 %j, -1

ST_3: empty_2 (26)  [1/1] 0.00ns
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_3: j_1 (27)  [1/1] 2.45ns  loc: ../labsource/labs/lab1/matrixmul.cpp:77
:3  %j_1 = add i2 %j, 1

ST_3: StgValue_29 (28)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:77
:4  br i1 %exitcond1, label %8, label %4

ST_3: StgValue_30 (30)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:77
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_3: tmp_3 (31)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:77
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_3: tmp_2_cast (32)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:79
:2  %tmp_2_cast = zext i2 %j to i5

ST_3: tmp_2 (33)  [1/1] 2.66ns  loc: ../labsource/labs/lab1/matrixmul.cpp:79
:3  %tmp_2 = add i5 %tmp_s, %tmp_2_cast

ST_3: tmp_11_cast (34)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:79
:4  %tmp_11_cast = sext i5 %tmp_2 to i64

ST_3: res_addr (35)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:79
:5  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_11_cast

ST_3: StgValue_36 (36)  [1/1] 1.77ns  loc: ../labsource/labs/lab1/matrixmul.cpp:80
:6  br label %5

ST_3: empty_5 (68)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:84
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_1) nounwind

ST_3: StgValue_38 (69)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:75
:1  br label %1


 <State 4>: 5.73ns
ST_4: res_load (38)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:0  %res_load = phi i16 [ 0, %4 ], [ %tmp_8, %6 ]

ST_4: k (39)  [1/1] 0.00ns
:1  %k = phi i2 [ 0, %4 ], [ %k_1, %6 ]

ST_4: StgValue_41 (40)  [1/1] 2.32ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:2  store i16 %res_load, i16* %res_addr, align 2

ST_4: exitcond (41)  [1/1] 2.07ns  loc: ../labsource/labs/lab1/matrixmul.cpp:80
:3  %exitcond = icmp eq i2 %k, -1

ST_4: empty_3 (42)  [1/1] 0.00ns
:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_4: k_1 (43)  [1/1] 2.45ns  loc: ../labsource/labs/lab1/matrixmul.cpp:80
:5  %k_1 = add i2 %k, 1

ST_4: StgValue_45 (44)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:80
:6  br i1 %exitcond, label %7, label %6

ST_4: tmp_4_cast (47)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:1  %tmp_4_cast = zext i2 %k to i5

ST_4: tmp_4 (48)  [1/1] 2.66ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:2  %tmp_4 = add i5 %tmp_s, %tmp_4_cast

ST_4: tmp_12_cast (49)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:3  %tmp_12_cast = sext i5 %tmp_4 to i64

ST_4: a_addr (50)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:4  %a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_12_cast

ST_4: tmp_10 (51)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:80
:5  %tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k, i2 0)

ST_4: p_shl1_cast (52)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:6  %p_shl1_cast = zext i4 %tmp_10 to i5

ST_4: tmp_11 (53)  [1/1] 1.70ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:7  %tmp_11 = sub i5 %p_shl1_cast, %tmp_4_cast

ST_4: tmp_12 (54)  [1/1] 1.70ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:8  %tmp_12 = add i5 %tmp_11, %tmp_2_cast

ST_4: tmp_15_cast (55)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:9  %tmp_15_cast = sext i5 %tmp_12 to i64

ST_4: b_addr (56)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:10  %b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_15_cast

ST_4: a_load (57)  [2/2] 2.32ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:11  %a_load = load i8* %a_addr, align 1

ST_4: b_load (59)  [2/2] 2.32ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:13  %b_load = load i8* %b_addr, align 1

ST_4: empty_4 (65)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:83
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind

ST_4: StgValue_59 (66)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:77
:1  br label %3


 <State 5>: 2.32ns
ST_5: a_load (57)  [1/2] 2.32ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:11  %a_load = load i8* %a_addr, align 1

ST_5: b_load (59)  [1/2] 2.32ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:13  %b_load = load i8* %b_addr, align 1


 <State 6>: 6.38ns
ST_6: StgValue_62 (46)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:80
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

ST_6: tmp_5 (58)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:12  %tmp_5 = sext i8 %a_load to i16

ST_6: tmp_6 (60)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:14  %tmp_6 = sext i8 %b_load to i16

ST_6: tmp_7 (61)  [1/1] 3.36ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:15  %tmp_7 = mul i16 %tmp_6, %tmp_5

ST_6: tmp_8 (62)  [1/1] 3.02ns  loc: ../labsource/labs/lab1/matrixmul.cpp:81
:16  %tmp_8 = add i16 %tmp_7, %res_load

ST_6: StgValue_67 (63)  [1/1] 0.00ns  loc: ../labsource/labs/lab1/matrixmul.cpp:80
:17  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7  (specbitsmap      ) [ 0000000]
StgValue_8  (specbitsmap      ) [ 0000000]
StgValue_9  (specbitsmap      ) [ 0000000]
StgValue_10 (spectopmodule    ) [ 0000000]
StgValue_11 (br               ) [ 0111111]
i           (phi              ) [ 0010000]
exitcond2   (icmp             ) [ 0011111]
empty       (speclooptripcount) [ 0000000]
i_1         (add              ) [ 0111111]
StgValue_16 (br               ) [ 0000000]
StgValue_17 (specloopname     ) [ 0000000]
tmp_1       (specregionbegin  ) [ 0001111]
tmp_cast    (zext             ) [ 0000000]
tmp_9       (bitconcatenate   ) [ 0000000]
p_shl_cast  (zext             ) [ 0000000]
tmp_s       (sub              ) [ 0001111]
StgValue_23 (br               ) [ 0011111]
StgValue_24 (ret              ) [ 0000000]
j           (phi              ) [ 0001000]
exitcond1   (icmp             ) [ 0011111]
empty_2     (speclooptripcount) [ 0000000]
j_1         (add              ) [ 0011111]
StgValue_29 (br               ) [ 0000000]
StgValue_30 (specloopname     ) [ 0000000]
tmp_3       (specregionbegin  ) [ 0000111]
tmp_2_cast  (zext             ) [ 0000111]
tmp_2       (add              ) [ 0000000]
tmp_11_cast (sext             ) [ 0000000]
res_addr    (getelementptr    ) [ 0000111]
StgValue_36 (br               ) [ 0011111]
empty_5     (specregionend    ) [ 0000000]
StgValue_38 (br               ) [ 0111111]
res_load    (phi              ) [ 0000111]
k           (phi              ) [ 0000100]
StgValue_41 (store            ) [ 0000000]
exitcond    (icmp             ) [ 0011111]
empty_3     (speclooptripcount) [ 0000000]
k_1         (add              ) [ 0011111]
StgValue_45 (br               ) [ 0000000]
tmp_4_cast  (zext             ) [ 0000000]
tmp_4       (add              ) [ 0000000]
tmp_12_cast (sext             ) [ 0000000]
a_addr      (getelementptr    ) [ 0000010]
tmp_10      (bitconcatenate   ) [ 0000000]
p_shl1_cast (zext             ) [ 0000000]
tmp_11      (sub              ) [ 0000000]
tmp_12      (add              ) [ 0000000]
tmp_15_cast (sext             ) [ 0000000]
b_addr      (getelementptr    ) [ 0000010]
empty_4     (specregionend    ) [ 0000000]
StgValue_59 (br               ) [ 0011111]
a_load      (load             ) [ 0000001]
b_load      (load             ) [ 0000001]
StgValue_62 (specloopname     ) [ 0000000]
tmp_5       (sext             ) [ 0000000]
tmp_6       (sext             ) [ 0000000]
tmp_7       (mul              ) [ 0000000]
tmp_8       (add              ) [ 0011111]
StgValue_67 (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="res_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="5" slack="0"/>
<pin id="44" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="StgValue_41_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="4" slack="1"/>
<pin id="49" dir="0" index="1" bw="16" slack="0"/>
<pin id="50" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="a_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="5" slack="0"/>
<pin id="55" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="b_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="68" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="73" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/4 "/>
</bind>
</comp>

<comp id="75" class="1005" name="i_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="2" slack="1"/>
<pin id="77" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="2" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="j_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="1"/>
<pin id="88" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="2" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="97" class="1005" name="res_load_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="1"/>
<pin id="99" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_load (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="res_load_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="16" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_load/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="k_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="1"/>
<pin id="112" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="2" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="exitcond2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="0" index="1" bw="2" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_9_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_shl_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_s_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="2" slack="0"/>
<pin id="152" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="exitcond1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="2" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_2_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="1"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_11_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="exitcond_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="2" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="k_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_4_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="2"/>
<pin id="199" dir="0" index="1" bw="2" slack="0"/>
<pin id="200" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_12_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_10_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_shl1_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_11_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="2" slack="0"/>
<pin id="222" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_12_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="1"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_15_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_5_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_6_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="241" class="1007" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="16" slack="2"/>
<pin id="245" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/6 tmp_8/6 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_s_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="1"/>
<pin id="259" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="266" class="1005" name="j_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_2_cast_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="1"/>
<pin id="273" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="276" class="1005" name="res_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="1"/>
<pin id="278" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="k_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="a_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="1"/>
<pin id="291" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="b_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="1"/>
<pin id="296" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="a_load_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="304" class="1005" name="b_load_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_8_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="32" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="32" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="51" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="101" pin="4"/><net_sink comp="47" pin=1"/></net>

<net id="109"><net_src comp="101" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="79" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="79" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="79" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="79" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="133" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="90" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="90" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="90" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="171" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="185"><net_src comp="114" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="114" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="114" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="197" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="114" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="193" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="235" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="97" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="255"><net_src comp="127" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="260"><net_src comp="149" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="269"><net_src comp="161" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="274"><net_src comp="167" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="279"><net_src comp="40" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="287"><net_src comp="187" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="292"><net_src comp="51" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="297"><net_src comp="58" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="302"><net_src comp="65" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="307"><net_src comp="70" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="312"><net_src comp="241" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="101" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 }
 - Input state : 
	Port: matrixmul : a | {4 5 }
	Port: matrixmul : b | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_1 : 1
		StgValue_16 : 2
		tmp_cast : 1
		tmp_9 : 1
		p_shl_cast : 2
		tmp_s : 3
	State 3
		exitcond1 : 1
		j_1 : 1
		StgValue_29 : 2
		tmp_2_cast : 1
		tmp_2 : 2
		tmp_11_cast : 3
		res_addr : 4
	State 4
		StgValue_41 : 1
		exitcond : 1
		k_1 : 1
		StgValue_45 : 2
		tmp_4_cast : 1
		tmp_4 : 2
		tmp_12_cast : 3
		a_addr : 4
		tmp_10 : 1
		p_shl1_cast : 2
		tmp_11 : 3
		tmp_12 : 4
		tmp_15_cast : 5
		b_addr : 6
		a_load : 5
		b_load : 7
	State 5
	State 6
		tmp_7 : 1
		tmp_8 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     i_1_fu_127     |    0    |    0    |    10   |
|          |     j_1_fu_161     |    0    |    0    |    10   |
|    add   |    tmp_2_fu_171    |    0    |    0    |    15   |
|          |     k_1_fu_187     |    0    |    0    |    10   |
|          |    tmp_4_fu_197    |    0    |    0    |    15   |
|          |    tmp_12_fu_225   |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_s_fu_149    |    0    |    0    |    13   |
|          |    tmp_11_fu_219   |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|          |  exitcond2_fu_121  |    0    |    0    |    1    |
|   icmp   |  exitcond1_fu_155  |    0    |    0    |    1    |
|          |   exitcond_fu_181  |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_241     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   tmp_cast_fu_133  |    0    |    0    |    0    |
|          |  p_shl_cast_fu_145 |    0    |    0    |    0    |
|   zext   |  tmp_2_cast_fu_167 |    0    |    0    |    0    |
|          |  tmp_4_cast_fu_193 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_215 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_9_fu_137    |    0    |    0    |    0    |
|          |    tmp_10_fu_207   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_11_cast_fu_176 |    0    |    0    |    0    |
|          | tmp_12_cast_fu_202 |    0    |    0    |    0    |
|   sext   | tmp_15_cast_fu_230 |    0    |    0    |    0    |
|          |    tmp_5_fu_235    |    0    |    0    |    0    |
|          |    tmp_6_fu_238    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |    92   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_addr_reg_289  |    4   |
|  a_load_reg_299  |    8   |
|  b_addr_reg_294  |    4   |
|  b_load_reg_304  |    8   |
|    i_1_reg_252   |    2   |
|     i_reg_75     |    2   |
|    j_1_reg_266   |    2   |
|     j_reg_86     |    2   |
|    k_1_reg_284   |    2   |
|     k_reg_110    |    2   |
| res_addr_reg_276 |    4   |
|  res_load_reg_97 |   16   |
|tmp_2_cast_reg_271|    5   |
|   tmp_8_reg_309  |   16   |
|   tmp_s_reg_257  |    5   |
+------------------+--------+
|       Total      |   82   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_70 |  p0  |   2  |   4  |    8   ||    9    |
|  res_load_reg_97 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   82   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   82   |   119  |
+-----------+--------+--------+--------+--------+
