#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 25 22:13:04 2019
# Process ID: 4304
# Current directory: D:/UNI/TFG/OctaveSax/Vivado/octave_main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3768 D:\UNI\TFG\OctaveSax\Vivado\octave_main\octave_main.xpr
# Log file: D:/UNI/TFG/OctaveSax/Vivado/octave_main/vivado.log
# Journal file: D:/UNI/TFG/OctaveSax/Vivado/octave_main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 756.727 ; gain = 66.012
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/ram_memo/ram_memo_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memo_bindec
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized10\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized11\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized12\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized13\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized7\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized8\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized9\
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized10\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized11\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized12\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized13\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized7\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized8\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized9\
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity ram_memo
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/project_trunk.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampling
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_register
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memo_controller
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_interface
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 15 elements ; formal memo_address expects 12 [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:117]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 801.258 ; gain = 10.695
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memo_controller
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-191] OTHERS is illegal aggregate choice for unconstrained target [D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 815.723 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memo_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized9\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized9\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized10\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized10\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized11\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized11\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized12\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized12\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized13\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized13\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized7\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized7\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized8\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized8\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 815.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -view {D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg} -view {D:/UNI/TFG/OctaveSax/Vivado/octave_main/window_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg
open_wave_config D:/UNI/TFG/OctaveSax/Vivado/octave_main/window_tb_behav.wcfg
WARNING: Simulation object /window_tb/UUT/clk was not found in the design.
WARNING: Simulation object /window_tb/UUT/for_inv was not found in the design.
WARNING: Simulation object /window_tb/UUT/start_proc_win was not found in the design.
WARNING: Simulation object /window_tb/end_proc_win was not found in the design.
WARNING: Simulation object /window_tb/UUT/working was not found in the design.
WARNING: Simulation object /window_tb/buf1_2 was not found in the design.
WARNING: Simulation object /window_tb/UUT/multiplicand was not found in the design.
WARNING: Simulation object /window_tb/UUT/value was not found in the design.
WARNING: Simulation object /window_tb/UUT/mult_reg was not found in the design.
WARNING: Simulation object /window_tb/UUT/mult_reg2 was not found in the design.
WARNING: Simulation object /window_tb/UUT/factor was not found in the design.
WARNING: Simulation object /window_tb/factor_buf1 was not found in the design.
WARNING: Simulation object /window_tb/factor_buf2 was not found in the design.
WARNING: Simulation object /window_tb/UUT/multiplicatorSTFT was not found in the design.
WARNING: Simulation object /window_tb/UUT/multiplicatoriSTFT was not found in the design.
WARNING: Simulation object /window_tb/UUT/pre_resultSTFT was not found in the design.
WARNING: Simulation object /window_tb/UUT/pre_resultiSTFT was not found in the design.
WARNING: Simulation object /window_tb/result1 was not found in the design.
WARNING: Simulation object /window_tb/result2 was not found in the design.
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 828.695 ; gain = 12.973
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:18 ; elapsed = 00:02:48 . Memory (MB): peak = 841.719 ; gain = 7.996
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampling
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized9\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized9\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized10\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized10\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized11\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized11\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized12\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized12\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized13\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized13\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized7\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized7\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized8\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized8\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 841.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 841.719 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 841.719 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:55 . Memory (MB): peak = 844.582 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:01:05 . Memory (MB): peak = 844.582 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
"xvhdl --incr --relax -prj main_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampling
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized9\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized9\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized10\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized10\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized11\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized11\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized12\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized12\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized13\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized13\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized7\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized7\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized8\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized8\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 844.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 844.582 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 844.582 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:01:21 . Memory (MB): peak = 845.301 ; gain = 0.719
INFO: [Common 17-344] 'run' was cancelled
save_wave_config {D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg}
save_wave_config {D:/UNI/TFG/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 22:48:27 2019...
