

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_197_3'
================================================================
* Date:           Sun Oct 12 09:48:02 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32784|    32784|  0.328 ms|  0.328 ms|  32784|  32784|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_197_3  |    32782|    32782|        16|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stddev_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %stddev"   --->   Operation 20 'read' 'stddev_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean"   --->   Operation 21 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc27.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_10 = load i16 %i" [activation_accelerator.cpp:198]   --->   Operation 24 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.10ns)   --->   "%icmp_ln197 = icmp_eq  i16 %i_10, i16 32768" [activation_accelerator.cpp:197]   --->   Operation 26 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.85ns)   --->   "%add_ln197 = add i16 %i_10, i16 1" [activation_accelerator.cpp:197]   --->   Operation 28 'add' 'add_ln197' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %for.inc27.i.split, void %if.end68.loopexit.exitStub" [activation_accelerator.cpp:197]   --->   Operation 29 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_10, i32 2, i32 14" [activation_accelerator.cpp:198]   --->   Operation 30 'partselect' 'lshr_ln' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i13 %lshr_ln" [activation_accelerator.cpp:198]   --->   Operation 31 'zext' 'zext_ln198' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 32 'getelementptr' 'x_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 33 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 34 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 35 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i16 %i_10" [activation_accelerator.cpp:198]   --->   Operation 36 'trunc' 'trunc_ln198' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:198]   --->   Operation 37 'load' 'x_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:198]   --->   Operation 38 'load' 'x_2_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:198]   --->   Operation 39 'load' 'x_4_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:198]   --->   Operation 40 'load' 'x_6_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 41 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 42 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 43 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 44 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.44ns)   --->   "%switch_ln200 = switch i2 %trunc_ln198, void %arrayidx261.i.case.3, i2 0, void %arrayidx261.i.case.0, i2 1, void %arrayidx261.i.case.1, i2 2, void %arrayidx261.i.case.2" [activation_accelerator.cpp:200]   --->   Operation 45 'switch' 'switch_ln200' <Predicate = (!icmp_ln197)> <Delay = 0.44>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln197 = store i16 %add_ln197, i16 %i" [activation_accelerator.cpp:197]   --->   Operation 46 'store' 'store_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln197 = br void %for.inc27.i" [activation_accelerator.cpp:197]   --->   Operation 47 'br' 'br_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:198]   --->   Operation 48 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:198]   --->   Operation 49 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:198]   --->   Operation 50 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 51 [1/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:198]   --->   Operation 51 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 52 [1/1] (0.52ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln198" [activation_accelerator.cpp:198]   --->   Operation 52 'mux' 'tmp_13' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 53 [4/4] (6.43ns)   --->   "%sub22_i = fsub i32 %tmp_13, i32 %mean_read" [activation_accelerator.cpp:198]   --->   Operation 53 'fsub' 'sub22_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 54 [3/4] (6.43ns)   --->   "%sub22_i = fsub i32 %tmp_13, i32 %mean_read" [activation_accelerator.cpp:198]   --->   Operation 54 'fsub' 'sub22_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 55 [2/4] (6.43ns)   --->   "%sub22_i = fsub i32 %tmp_13, i32 %mean_read" [activation_accelerator.cpp:198]   --->   Operation 55 'fsub' 'sub22_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 56 [1/4] (6.43ns)   --->   "%sub22_i = fsub i32 %tmp_13, i32 %mean_read" [activation_accelerator.cpp:198]   --->   Operation 56 'fsub' 'sub22_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 57 [9/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 57 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 58 [8/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 58 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 59 [7/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 59 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 60 [6/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 60 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 61 [5/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 61 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 62 [4/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 62 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.05>
ST_13 : Operation 63 [3/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 63 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 64 [2/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 64 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [activation_accelerator.cpp:197]   --->   Operation 65 'specloopname' 'specloopname_ln197' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 66 [1/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 66 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln200 = bitcast i32 %y" [activation_accelerator.cpp:200]   --->   Operation 67 'bitcast' 'bitcast_ln200' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln200, i32 16, i32 31" [activation_accelerator.cpp:200]   --->   Operation 68 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln197)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34" [activation_accelerator.cpp:200]   --->   Operation 69 'store' 'store_ln200' <Predicate = (trunc_ln198 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 70 'br' 'br_ln200' <Predicate = (trunc_ln198 == 2)> <Delay = 0.00>
ST_16 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33" [activation_accelerator.cpp:200]   --->   Operation 71 'store' 'store_ln200' <Predicate = (trunc_ln198 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_16 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 72 'br' 'br_ln200' <Predicate = (trunc_ln198 == 1)> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32" [activation_accelerator.cpp:200]   --->   Operation 73 'store' 'store_ln200' <Predicate = (trunc_ln198 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 74 'br' 'br_ln200' <Predicate = (trunc_ln198 == 0)> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35" [activation_accelerator.cpp:200]   --->   Operation 75 'store' 'store_ln200' <Predicate = (trunc_ln198 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 76 'br' 'br_ln200' <Predicate = (trunc_ln198 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:198) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln197', activation_accelerator.cpp:197) [21]  (0.853 ns)
	'store' operation ('store_ln197', activation_accelerator.cpp:197) of variable 'add_ln197', activation_accelerator.cpp:197 on local variable 'i' [59]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 1.76ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:198) on array 'x' [32]  (1.24 ns)
	'mux' operation ('tmp_13', activation_accelerator.cpp:198) [36]  (0.525 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub22_i', activation_accelerator.cpp:198) [37]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub22_i', activation_accelerator.cpp:198) [37]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub22_i', activation_accelerator.cpp:198) [37]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub22_i', activation_accelerator.cpp:198) [37]  (6.44 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:198) [38]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:198) [38]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:198) [38]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:198) [38]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:198) [38]  (7.06 ns)

 <State 12>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:198) [38]  (7.06 ns)

 <State 13>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:198) [38]  (7.06 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:198) [38]  (7.06 ns)

 <State 15>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y', activation_accelerator.cpp:198) [38]  (7.06 ns)

 <State 16>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln200', activation_accelerator.cpp:200) of variable 'trunc_ln', activation_accelerator.cpp:200 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i' [56]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
