Test           St       Cyc    VCyc  Instr    Br  Mis  Acc% VeriTime      Ratio Message
---------------------------------------------------------------------------------------
1to100         PASS    2072    2072   1034   206    3  98.5    4.60s     450315 sim a0=1, verilator a0=1 (expected 1)
array_sum      PASS     255     255    117    16    3  81.2    0.68s     376743 sim a0=210, verilator a0=210 (expected 210)
binary_search  PASS     315     315    147    27    9  66.7    0.84s     378254 sim a0=6, verilator a0=6 (expected 6)
bitcount       PASS     197     197     97    21    3  85.7    0.63s     315689 sim a0=5, verilator a0=5 (expected 5)
count_even     PASS     385     385    186    44    8  81.8    1.00s     386163 sim a0=5, verilator a0=5 (expected 5)
factorial      PASS     695     695    322   103   20  80.6    1.64s     423284 sim a0=120, verilator a0=120 (expected 120)
fib            PASS     372     372    154    26    3  88.5    0.96s     388111 sim a0=55, verilator a0=55 (expected 55)
loop_sum       PASS     238     238    118    24    3  87.5    0.62s     385054 sim a0=55, verilator a0=55 (expected 55)
matrix_mul     PASS    2202    2202   1132   255   52  79.6    4.95s     445048 sim a0=4, verilator a0=4 (expected 4)
max            PASS     245     245    112    24    7  70.8    0.63s     390579 sim a0=9, verilator a0=9 (expected 9)
min            PASS     307     307    142    32    7  78.1    0.76s     403202 sim a0=1, verilator a0=1 (expected 1)
multiple       PASS      48      48     23     1    1   0.0    0.22s     218578 sim a0=65, verilator a0=65 (expected 65)
overflow       PASS    1862    1862    909   247   38  84.6    4.09s     455347 sim a0=8, verilator a0=8 (expected 8)
power2         PASS     216     216     98    23    5  78.3    0.58s     376140 sim a0=8, verilator a0=8 (expected 8)
prime          PASS    1087    1087    472   179   33  81.6    2.48s     438988 sim a0=1, verilator a0=1 (expected 1)
reverse        PASS     205     205    110     5    3  40.0    0.58s     353256 sim a0=5, verilator a0=5 (expected 5)
simple_add     PASS      26      26     13     1    1   0.0    0.18s     151709 sim a0=15, verilator a0=15 (expected 15)
simple_mul     PASS      43      43     19     1    1   0.0    0.21s     204926 sim a0=56, verilator a0=56 (expected 56)
sort           PASS    1041    1041    551    67   18  73.1    2.42s     430594 sim a0=15, verilator a0=15 (expected 15)
test_jal       PASS     122     122     61     4    4   0.0    0.38s     325714 sim a0=24, verilator a0=24 (expected 24)
test_jalr      PASS      91      91     49     1    1   0.0    0.32s     286396 sim a0=22, verilator a0=22 (expected 22)
test_lb        PASS      78      78     36     1    1   0.0    0.31s     257761 sim a0=100, verilator a0=100 (expected 100)
test_lh        PASS      90      90     41     4    3  25.0    0.31s     292391 sim a0=1, verilator a0=1 (expected 1)
test_lw        PASS     105     105     48     4    3  25.0    0.33s     322305 sim a0=1, verilator a0=1 (expected 1)
test_sb        PASS      91      91     42     1    1   0.0    0.31s     292488 sim a0=150, verilator a0=150 (expected 150)
test_sh        PASS      88      88     40     4    3  25.0    0.33s     269751 sim a0=1, verilator a0=1 (expected 1)
test_sw        PASS      94      94     45     4    3  25.0    0.33s     284174 sim a0=1, verilator a0=1 (expected 1)
vector_add     PASS    1028    1028    510    67    6  91.0    2.35s     437517 sim a0=10, verilator a0=10 (expected 10)
vector_add_100 PASS    8060    8060   4724   607    6  99.0   18.91s     426173 sim a0=100, verilator a0=100 (expected 100)
vector_mul_100 PASS   29852   29852  15076  3915  481  87.7   68.86s     433556 sim a0=100, verilator a0=100 (expected 100)
vector_mul_real PASS     480     480    268    24    3  87.5    1.25s     386119 sim a0=10, verilator a0=10 (expected 10)

Summary: 31/31 passed, 0 failed, verilator time: 122.06s, total time: 2084.96s
