<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_clock" family="Cyclone" style="SUPERSET"
    fixed-name="false" temporary="false">
    <instance version="17.1" decorated-name="alt_dspbuilder_clock_GNN7TLRCSZ">
        <generic name="RESET" value="REGISTERED_HIGH"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="aclr_out" dir="Output" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock_out" dir="Output" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_clock_GNN7TLRCSZ.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_clock_GNQFU4PUDH">
        <generic name="RESET" value="ACTIVE_HIGH"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="aclr_out" dir="Output" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock_out" dir="Output" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_clock_GNQFU4PUDH.vhd"/>
    </instance>
    <supersetport name="aclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="clock_out" dir="Output" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="clock" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="aclr_n" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="aclr_out" dir="Output" vhdl-type="std_logic" lowerbound="0"/>
    <parameter-static name="DOMAIN" default="default" type="STRING"/>
    <parameter-static name="RESET" default="ACTIVE_HIGH" type="STRING"/>
</jvgen>
