<stg><name>load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1</name>


<trans_list>

<trans id="5701" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5702" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5704" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5705" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5706" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5707" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5708" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5709" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5710" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5711" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5712" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5713" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5714" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5715" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5716" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5717" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5718" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5719" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5720" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5721" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5722" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5723" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5724" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5725" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5726" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5727" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5728" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5729" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5730" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5731" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5732" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5733" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5734" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5735" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5736" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5737" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5738" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5739" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5740" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5741" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5742" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5743" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5744" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5745" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5746" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5747" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5748" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5749" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5750" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5751" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5752" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5753" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5754" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5755" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5756" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5757" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5758" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5759" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5760" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5761" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5762" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5763" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5764" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5765" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5766" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5767" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5768" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5769" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5770" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5771" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5772" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5773" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5774" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5775" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5776" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5777" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5778" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5779" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5780" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5781" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5782" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5783" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5784" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5785" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5786" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5787" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5788" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5789" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5790" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5791" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5792" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5793" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5794" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5795" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5796" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5797" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5798" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5799" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5800" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5801" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5802" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5803" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5804" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5805" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5806" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5807" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5808" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5809" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5810" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5811" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5812" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5813" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5814" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5815" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5816" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5817" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5818" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5819" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5820" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5821" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5822" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5823" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5824" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5825" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5826" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5827" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5828" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5829" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5830" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5831" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5832" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5833" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5834" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5835" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5836" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5837" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5838" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5839" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5840" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5841" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5842" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5843" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5844" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5845" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5846" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5847" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5848" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5849" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5850" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5851" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5852" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5853" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5854" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5855" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5856" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5857" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5858" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5859" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5860" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5861" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5862" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5863" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5864" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5865" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5866" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5867" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5868" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5869" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5870" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5871" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5872" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5873" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5874" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5875" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5876" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5877" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5878" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5879" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5880" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5881" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5882" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5883" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5884" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5885" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5886" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5887" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5888" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5889" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5890" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5891" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5892" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5893" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5894" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5895" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5896" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5897" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5898" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5899" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5900" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5901" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5902" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5903" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5904" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5905" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5906" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5907" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5908" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5909" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5910" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5911" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5912" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5913" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5914" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5915" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5916" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5917" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5918" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5919" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5920" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5921" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5922" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5923" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5924" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5925" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5926" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5927" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5928" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5929" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5930" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5931" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5932" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5933" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5934" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5935" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5936" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5937" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5938" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5939" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5940" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5941" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5942" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5943" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5944" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5945" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5946" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5947" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5948" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5949" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5950" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5951" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5952" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5953" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5954" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5955" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5956" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5957" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5958" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5959" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5960" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5961" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5962" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5963" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5964" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5965" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5966" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5967" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5968" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5969" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5970" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5971" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5972" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5973" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5974" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5975" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5976" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5977" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5978" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5979" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5980" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5981" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5982" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5983" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5984" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5985" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5986" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5987" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5988" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5989" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5990" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5991" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5992" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5993" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5994" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5995" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5996" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5997" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5998" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5999" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6000" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6001" from="300" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %nin = alloca i32 1

]]></Node>
<StgValue><ssdm name="nin"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_23, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_20, void @empty_30, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %yClamped_15_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_15

]]></Node>
<StgValue><ssdm name="yClamped_15_read"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %yClamped_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_14

]]></Node>
<StgValue><ssdm name="yClamped_14_read"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %yClamped_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_13

]]></Node>
<StgValue><ssdm name="yClamped_13_read"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %yClamped_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_12

]]></Node>
<StgValue><ssdm name="yClamped_12_read"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %yClamped_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_11

]]></Node>
<StgValue><ssdm name="yClamped_11_read"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %yClamped_10_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_10

]]></Node>
<StgValue><ssdm name="yClamped_10_read"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %yClamped_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_9

]]></Node>
<StgValue><ssdm name="yClamped_9_read"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %yClamped_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_8

]]></Node>
<StgValue><ssdm name="yClamped_8_read"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %yClamped_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_7

]]></Node>
<StgValue><ssdm name="yClamped_7_read"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %yClamped_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_6

]]></Node>
<StgValue><ssdm name="yClamped_6_read"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %yClamped_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_5

]]></Node>
<StgValue><ssdm name="yClamped_5_read"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %yClamped_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_4

]]></Node>
<StgValue><ssdm name="yClamped_4_read"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %yClamped_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_3

]]></Node>
<StgValue><ssdm name="yClamped_3_read"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %yClamped_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_2

]]></Node>
<StgValue><ssdm name="yClamped_2_read"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %yClamped_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped_1

]]></Node>
<StgValue><ssdm name="yClamped_1_read"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %yClamped_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %yClamped

]]></Node>
<StgValue><ssdm name="yClamped_read"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %xClamped_15_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_15

]]></Node>
<StgValue><ssdm name="xClamped_15_read"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %xClamped_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_14

]]></Node>
<StgValue><ssdm name="xClamped_14_read"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %xClamped_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_13

]]></Node>
<StgValue><ssdm name="xClamped_13_read"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %xClamped_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_12

]]></Node>
<StgValue><ssdm name="xClamped_12_read"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %xClamped_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_11

]]></Node>
<StgValue><ssdm name="xClamped_11_read"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:24 %xClamped_10_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_10

]]></Node>
<StgValue><ssdm name="xClamped_10_read"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:25 %xClamped_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_9

]]></Node>
<StgValue><ssdm name="xClamped_9_read"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:26 %xClamped_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_8

]]></Node>
<StgValue><ssdm name="xClamped_8_read"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:27 %xClamped_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_7

]]></Node>
<StgValue><ssdm name="xClamped_7_read"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:28 %xClamped_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_6

]]></Node>
<StgValue><ssdm name="xClamped_6_read"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:29 %xClamped_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_5

]]></Node>
<StgValue><ssdm name="xClamped_5_read"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:30 %xClamped_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_4

]]></Node>
<StgValue><ssdm name="xClamped_4_read"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:31 %xClamped_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_3

]]></Node>
<StgValue><ssdm name="xClamped_3_read"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:32 %xClamped_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_2

]]></Node>
<StgValue><ssdm name="xClamped_2_read"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:33 %xClamped_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped_1

]]></Node>
<StgValue><ssdm name="xClamped_1_read"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:34 %xClamped_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %xClamped

]]></Node>
<StgValue><ssdm name="xClamped_read"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:35 %tx0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tx0

]]></Node>
<StgValue><ssdm name="tx0_read"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:36 %ty0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ty0

]]></Node>
<StgValue><ssdm name="ty0_read"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:37 %input_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_fm

]]></Node>
<StgValue><ssdm name="input_fm_read"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:38 %tn0_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tn0

]]></Node>
<StgValue><ssdm name="tn0_read"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i4 0, i4 %nin

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i12 0, i12 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:41 %br_ln0 = br void %for.inc.16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc.16:0 %phi_mul_load = load i12 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.16:1 %nin_1 = load i4 %nin

]]></Node>
<StgValue><ssdm name="nin_1"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="12">
<![CDATA[
for.inc.16:2 %trunc_ln105 = trunc i12 %phi_mul_load

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16:3 %zext_ln105 = zext i12 %phi_mul_load

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.16:4 %icmp_ln105 = icmp_eq  i4 %nin_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.16:5 %add_ln105 = add i4 %nin_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.16:6 %br_ln105 = br i1 %icmp_ln105, void %for.inc.16.split, void %for.inc63.7.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:0 %add_ln116_595 = add i12 %phi_mul_load, i12 289

]]></Node>
<StgValue><ssdm name="add_ln116_595"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="6" op_0_bw="4">
<![CDATA[
for.inc.16.split:866 %zext_ln105_1 = zext i4 %nin_1

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.16.split:870 %empty = add i6 %zext_ln105_1, i6 %tn0_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="24" op_0_bw="6">
<![CDATA[
for.inc.16.split:871 %zext_ln112 = zext i6 %empty

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc.16.split:872 %mul_ln116 = mul i24 %zext_ln112, i24 260100

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="24">
<![CDATA[
for.inc.16.split:873 %zext_ln116 = zext i24 %mul_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:874 %add_ln116 = add i64 %zext_ln116, i64 %input_fm_read

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:875 %shl_ln116_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %ty0_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_s"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="19" op_0_bw="18">
<![CDATA[
for.inc.16.split:876 %zext_ln116_1 = zext i18 %shl_ln116_s

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:877 %shl_ln116_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %ty0_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_17"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="19" op_0_bw="10">
<![CDATA[
for.inc.16.split:878 %zext_ln116_2 = zext i10 %shl_ln116_17

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.16.split:879 %sub_ln116 = sub i19 %zext_ln116_1, i19 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="sub_ln116"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="19">
<![CDATA[
for.inc.16.split:880 %sext_ln116_289 = sext i19 %sub_ln116

]]></Node>
<StgValue><ssdm name="sext_ln116_289"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:881 %add_ln116_1 = add i64 %add_ln116, i64 %sext_ln116_289

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:882 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tx0_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:883 %zext_ln116_3 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:884 %add_ln116_2 = add i64 %add_ln116_1, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_2"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:885 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:886 %sext_ln116 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:887 %output_r_addr = getelementptr i32 %output_r, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3324 %store_ln105 = store i4 %add_ln105, i4 %nin

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3325 %store_ln105 = store i12 %add_ln116_595, i12 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="0">
<![CDATA[
for.inc63.7.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="373" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.16.split:888 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:892 %shl_ln116_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_1"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:893 %zext_ln116_4 = zext i10 %shl_ln116_1

]]></Node>
<StgValue><ssdm name="zext_ln116_4"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:894 %add_ln116_3 = add i64 %add_ln116_1, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_3"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:895 %trunc_ln116_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_1"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:896 %sext_ln116_1 = sext i62 %trunc_ln116_1

]]></Node>
<StgValue><ssdm name="sext_ln116_1"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:897 %output_r_addr_3 = getelementptr i32 %output_r, i64 %sext_ln116_1

]]></Node>
<StgValue><ssdm name="output_r_addr_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="380" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.16.split:888 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:898 %output_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_1_req"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:902 %shl_ln116_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_1_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_2"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:903 %zext_ln116_5 = zext i10 %shl_ln116_2

]]></Node>
<StgValue><ssdm name="zext_ln116_5"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:904 %add_ln116_4 = add i64 %add_ln116_1, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_4"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:905 %trunc_ln116_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_4, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_2"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:906 %sext_ln116_2 = sext i62 %trunc_ln116_2

]]></Node>
<StgValue><ssdm name="sext_ln116_2"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:907 %output_r_addr_4 = getelementptr i32 %output_r, i64 %sext_ln116_2

]]></Node>
<StgValue><ssdm name="output_r_addr_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="388" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.16.split:888 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:898 %output_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_1_req"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:908 %output_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_2_req"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:912 %shl_ln116_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_2_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_3"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:913 %zext_ln116_6 = zext i10 %shl_ln116_3

]]></Node>
<StgValue><ssdm name="zext_ln116_6"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:914 %add_ln116_5 = add i64 %add_ln116_1, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_5"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:915 %trunc_ln116_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_3"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:916 %sext_ln116_3 = sext i62 %trunc_ln116_3

]]></Node>
<StgValue><ssdm name="sext_ln116_3"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:917 %output_r_addr_5 = getelementptr i32 %output_r, i64 %sext_ln116_3

]]></Node>
<StgValue><ssdm name="output_r_addr_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="397" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.16.split:888 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:898 %output_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_1_req"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:908 %output_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_2_req"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:918 %output_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_3_req"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:922 %shl_ln116_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_3_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_4"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:923 %zext_ln116_7 = zext i10 %shl_ln116_4

]]></Node>
<StgValue><ssdm name="zext_ln116_7"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:924 %add_ln116_6 = add i64 %add_ln116_1, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_6"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:925 %trunc_ln116_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_6, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_4"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:926 %sext_ln116_4 = sext i62 %trunc_ln116_4

]]></Node>
<StgValue><ssdm name="sext_ln116_4"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:927 %output_r_addr_6 = getelementptr i32 %output_r, i64 %sext_ln116_4

]]></Node>
<StgValue><ssdm name="output_r_addr_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="407" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.16.split:888 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:898 %output_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_1_req"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:908 %output_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_2_req"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:918 %output_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_3_req"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:928 %output_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_4_req"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:932 %shl_ln116_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_4_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_5"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:933 %zext_ln116_8 = zext i10 %shl_ln116_5

]]></Node>
<StgValue><ssdm name="zext_ln116_8"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:934 %add_ln116_7 = add i64 %add_ln116_1, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_7"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:935 %trunc_ln116_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_7, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_5"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:936 %sext_ln116_5 = sext i62 %trunc_ln116_5

]]></Node>
<StgValue><ssdm name="sext_ln116_5"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:937 %output_r_addr_7 = getelementptr i32 %output_r, i64 %sext_ln116_5

]]></Node>
<StgValue><ssdm name="output_r_addr_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="418" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.16.split:888 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:898 %output_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_1_req"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:908 %output_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_2_req"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:918 %output_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_3_req"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:928 %output_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_4_req"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:938 %output_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_5_req"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:942 %shl_ln116_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_5_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_6"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:943 %zext_ln116_9 = zext i10 %shl_ln116_6

]]></Node>
<StgValue><ssdm name="zext_ln116_9"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:944 %add_ln116_8 = add i64 %add_ln116_1, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_8"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:945 %trunc_ln116_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_8, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_6"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:946 %sext_ln116_6 = sext i62 %trunc_ln116_6

]]></Node>
<StgValue><ssdm name="sext_ln116_6"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:947 %output_r_addr_8 = getelementptr i32 %output_r, i64 %sext_ln116_6

]]></Node>
<StgValue><ssdm name="output_r_addr_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="430" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.16.split:888 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:898 %output_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_1_req"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:908 %output_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_2_req"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:918 %output_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_3_req"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:928 %output_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_4_req"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:938 %output_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_5_req"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:948 %output_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_6_req"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:952 %shl_ln116_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_6_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_7"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:953 %zext_ln116_10 = zext i10 %shl_ln116_7

]]></Node>
<StgValue><ssdm name="zext_ln116_10"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:954 %add_ln116_9 = add i64 %add_ln116_1, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_9"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:955 %trunc_ln116_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_9, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_7"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:956 %sext_ln116_7 = sext i62 %trunc_ln116_7

]]></Node>
<StgValue><ssdm name="sext_ln116_7"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:957 %output_r_addr_9 = getelementptr i32 %output_r, i64 %sext_ln116_7

]]></Node>
<StgValue><ssdm name="output_r_addr_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="443" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.16.split:888 %output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_req"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:898 %output_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_1_req"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:908 %output_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_2_req"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:918 %output_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_3_req"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:928 %output_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_4_req"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:938 %output_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_5_req"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:948 %output_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_6_req"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:958 %output_r_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_7_req"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:962 %shl_ln116_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_7_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_8"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:963 %zext_ln116_11 = zext i10 %shl_ln116_8

]]></Node>
<StgValue><ssdm name="zext_ln116_11"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:964 %add_ln116_10 = add i64 %add_ln116_1, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_10"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:965 %trunc_ln116_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_10, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_8"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:966 %sext_ln116_8 = sext i62 %trunc_ln116_8

]]></Node>
<StgValue><ssdm name="sext_ln116_8"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:967 %output_r_addr_10 = getelementptr i32 %output_r, i64 %sext_ln116_8

]]></Node>
<StgValue><ssdm name="output_r_addr_10"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="457" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.16.split:889 %output_r_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr

]]></Node>
<StgValue><ssdm name="output_r_addr_read"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:898 %output_r_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_1_req"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:908 %output_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_2_req"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:918 %output_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_3_req"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:928 %output_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_4_req"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:938 %output_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_5_req"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:948 %output_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_6_req"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:958 %output_r_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_7_req"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:968 %output_r_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_8_req"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:972 %shl_ln116_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_8_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_9"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:973 %zext_ln116_12 = zext i10 %shl_ln116_9

]]></Node>
<StgValue><ssdm name="zext_ln116_12"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:974 %add_ln116_11 = add i64 %add_ln116_1, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_11"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:975 %trunc_ln116_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_11, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_9"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:976 %sext_ln116_9 = sext i62 %trunc_ln116_9

]]></Node>
<StgValue><ssdm name="sext_ln116_9"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:977 %output_r_addr_11 = getelementptr i32 %output_r, i64 %sext_ln116_9

]]></Node>
<StgValue><ssdm name="output_r_addr_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="472" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:1 %input_fm_buffer_1_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr"/></StgValue>
</operation>

<operation id="473" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:890 %bitcast_ln116 = bitcast i32 %output_r_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116"/></StgValue>
</operation>

<operation id="474" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:891 %store_ln116 = store i32 %bitcast_ln116, i12 %input_fm_buffer_1_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="475" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:899 %output_r_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_3

]]></Node>
<StgValue><ssdm name="output_r_addr_3_read"/></StgValue>
</operation>

<operation id="476" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:908 %output_r_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_2_req"/></StgValue>
</operation>

<operation id="477" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:918 %output_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_3_req"/></StgValue>
</operation>

<operation id="478" st_id="12" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:928 %output_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_4_req"/></StgValue>
</operation>

<operation id="479" st_id="12" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:938 %output_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_5_req"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:948 %output_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_6_req"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:958 %output_r_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_7_req"/></StgValue>
</operation>

<operation id="482" st_id="12" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:968 %output_r_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_8_req"/></StgValue>
</operation>

<operation id="483" st_id="12" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:978 %output_r_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_9_req"/></StgValue>
</operation>

<operation id="484" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:982 %shl_ln116_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_9_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_10"/></StgValue>
</operation>

<operation id="485" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:983 %zext_ln116_13 = zext i10 %shl_ln116_10

]]></Node>
<StgValue><ssdm name="zext_ln116_13"/></StgValue>
</operation>

<operation id="486" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:984 %add_ln116_12 = add i64 %add_ln116_1, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_12"/></StgValue>
</operation>

<operation id="487" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:985 %trunc_ln116_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_12, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_s"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:986 %sext_ln116_10 = sext i62 %trunc_ln116_s

]]></Node>
<StgValue><ssdm name="sext_ln116_10"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:987 %output_r_addr_12 = getelementptr i32 %output_r, i64 %sext_ln116_10

]]></Node>
<StgValue><ssdm name="output_r_addr_12"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="490" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:2 %add_ln116_307 = add i11 %trunc_ln105, i11 1

]]></Node>
<StgValue><ssdm name="add_ln116_307"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:3 %zext_ln116_52 = zext i11 %add_ln116_307

]]></Node>
<StgValue><ssdm name="zext_ln116_52"/></StgValue>
</operation>

<operation id="492" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:4 %input_fm_buffer_1_addr_1 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_52

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_1"/></StgValue>
</operation>

<operation id="493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:900 %bitcast_ln116_1 = bitcast i32 %output_r_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_1"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:901 %store_ln116 = store i32 %bitcast_ln116_1, i12 %input_fm_buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:909 %output_r_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_4

]]></Node>
<StgValue><ssdm name="output_r_addr_4_read"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:918 %output_r_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_3_req"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:928 %output_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_4_req"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:938 %output_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_5_req"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:948 %output_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_6_req"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:958 %output_r_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_7_req"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:968 %output_r_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_8_req"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:978 %output_r_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_9_req"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:988 %output_r_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_10_req"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:992 %shl_ln116_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_10_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_11"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:993 %zext_ln116_14 = zext i10 %shl_ln116_11

]]></Node>
<StgValue><ssdm name="zext_ln116_14"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:994 %add_ln116_13 = add i64 %add_ln116_1, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_13"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:995 %trunc_ln116_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_13, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_10"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:996 %sext_ln116_11 = sext i62 %trunc_ln116_10

]]></Node>
<StgValue><ssdm name="sext_ln116_11"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:997 %output_r_addr_13 = getelementptr i32 %output_r, i64 %sext_ln116_11

]]></Node>
<StgValue><ssdm name="output_r_addr_13"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="510" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:5 %add_ln116_308 = add i11 %trunc_ln105, i11 2

]]></Node>
<StgValue><ssdm name="add_ln116_308"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:6 %zext_ln116_53 = zext i11 %add_ln116_308

]]></Node>
<StgValue><ssdm name="zext_ln116_53"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:7 %input_fm_buffer_1_addr_2 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_53

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_2"/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:910 %bitcast_ln116_2 = bitcast i32 %output_r_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_2"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:911 %store_ln116 = store i32 %bitcast_ln116_2, i12 %input_fm_buffer_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:919 %output_r_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_5

]]></Node>
<StgValue><ssdm name="output_r_addr_5_read"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:928 %output_r_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_4_req"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:938 %output_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_5_req"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:948 %output_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_6_req"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:958 %output_r_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_7_req"/></StgValue>
</operation>

<operation id="520" st_id="14" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:968 %output_r_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_8_req"/></StgValue>
</operation>

<operation id="521" st_id="14" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:978 %output_r_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_9_req"/></StgValue>
</operation>

<operation id="522" st_id="14" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:988 %output_r_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_10_req"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:998 %output_r_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_11_req"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:1002 %shl_ln116_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_11_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_12"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:1003 %zext_ln116_15 = zext i10 %shl_ln116_12

]]></Node>
<StgValue><ssdm name="zext_ln116_15"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1004 %add_ln116_14 = add i64 %add_ln116_1, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_14"/></StgValue>
</operation>

<operation id="527" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1005 %trunc_ln116_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_14, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_11"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1006 %sext_ln116_12 = sext i62 %trunc_ln116_11

]]></Node>
<StgValue><ssdm name="sext_ln116_12"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1007 %output_r_addr_14 = getelementptr i32 %output_r, i64 %sext_ln116_12

]]></Node>
<StgValue><ssdm name="output_r_addr_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="530" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:8 %add_ln116_309 = add i11 %trunc_ln105, i11 3

]]></Node>
<StgValue><ssdm name="add_ln116_309"/></StgValue>
</operation>

<operation id="531" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:9 %zext_ln116_54 = zext i11 %add_ln116_309

]]></Node>
<StgValue><ssdm name="zext_ln116_54"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:10 %input_fm_buffer_1_addr_3 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_54

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_3"/></StgValue>
</operation>

<operation id="533" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:920 %bitcast_ln116_3 = bitcast i32 %output_r_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_3"/></StgValue>
</operation>

<operation id="534" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:921 %store_ln116 = store i32 %bitcast_ln116_3, i12 %input_fm_buffer_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="535" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:929 %output_r_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_6

]]></Node>
<StgValue><ssdm name="output_r_addr_6_read"/></StgValue>
</operation>

<operation id="536" st_id="15" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:938 %output_r_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_5_req"/></StgValue>
</operation>

<operation id="537" st_id="15" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:948 %output_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_6_req"/></StgValue>
</operation>

<operation id="538" st_id="15" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:958 %output_r_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_7_req"/></StgValue>
</operation>

<operation id="539" st_id="15" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:968 %output_r_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_8_req"/></StgValue>
</operation>

<operation id="540" st_id="15" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:978 %output_r_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_9_req"/></StgValue>
</operation>

<operation id="541" st_id="15" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:988 %output_r_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_10_req"/></StgValue>
</operation>

<operation id="542" st_id="15" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:998 %output_r_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_11_req"/></StgValue>
</operation>

<operation id="543" st_id="15" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1008 %output_r_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_12_req"/></StgValue>
</operation>

<operation id="544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:1012 %shl_ln116_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_12_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_13"/></StgValue>
</operation>

<operation id="545" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:1013 %zext_ln116_16 = zext i10 %shl_ln116_13

]]></Node>
<StgValue><ssdm name="zext_ln116_16"/></StgValue>
</operation>

<operation id="546" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1014 %add_ln116_15 = add i64 %add_ln116_1, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_15"/></StgValue>
</operation>

<operation id="547" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1015 %trunc_ln116_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_12"/></StgValue>
</operation>

<operation id="548" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1016 %sext_ln116_13 = sext i62 %trunc_ln116_12

]]></Node>
<StgValue><ssdm name="sext_ln116_13"/></StgValue>
</operation>

<operation id="549" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1017 %output_r_addr_15 = getelementptr i32 %output_r, i64 %sext_ln116_13

]]></Node>
<StgValue><ssdm name="output_r_addr_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="550" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:11 %add_ln116_310 = add i11 %trunc_ln105, i11 4

]]></Node>
<StgValue><ssdm name="add_ln116_310"/></StgValue>
</operation>

<operation id="551" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:12 %zext_ln116_55 = zext i11 %add_ln116_310

]]></Node>
<StgValue><ssdm name="zext_ln116_55"/></StgValue>
</operation>

<operation id="552" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:13 %input_fm_buffer_1_addr_4 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_55

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_4"/></StgValue>
</operation>

<operation id="553" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:930 %bitcast_ln116_4 = bitcast i32 %output_r_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_4"/></StgValue>
</operation>

<operation id="554" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:931 %store_ln116 = store i32 %bitcast_ln116_4, i12 %input_fm_buffer_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:939 %output_r_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_7

]]></Node>
<StgValue><ssdm name="output_r_addr_7_read"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:948 %output_r_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_6_req"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:958 %output_r_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_7_req"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:968 %output_r_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_8_req"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:978 %output_r_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_9_req"/></StgValue>
</operation>

<operation id="560" st_id="16" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:988 %output_r_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_10_req"/></StgValue>
</operation>

<operation id="561" st_id="16" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:998 %output_r_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_11_req"/></StgValue>
</operation>

<operation id="562" st_id="16" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1008 %output_r_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_12_req"/></StgValue>
</operation>

<operation id="563" st_id="16" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1018 %output_r_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_13_req"/></StgValue>
</operation>

<operation id="564" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:1022 %shl_ln116_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_13_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_14"/></StgValue>
</operation>

<operation id="565" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:1023 %zext_ln116_17 = zext i10 %shl_ln116_14

]]></Node>
<StgValue><ssdm name="zext_ln116_17"/></StgValue>
</operation>

<operation id="566" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1024 %add_ln116_16 = add i64 %add_ln116_1, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_16"/></StgValue>
</operation>

<operation id="567" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1025 %trunc_ln116_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_16, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_13"/></StgValue>
</operation>

<operation id="568" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1026 %sext_ln116_14 = sext i62 %trunc_ln116_13

]]></Node>
<StgValue><ssdm name="sext_ln116_14"/></StgValue>
</operation>

<operation id="569" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1027 %output_r_addr_16 = getelementptr i32 %output_r, i64 %sext_ln116_14

]]></Node>
<StgValue><ssdm name="output_r_addr_16"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="570" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:14 %add_ln116_311 = add i11 %trunc_ln105, i11 5

]]></Node>
<StgValue><ssdm name="add_ln116_311"/></StgValue>
</operation>

<operation id="571" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:15 %zext_ln116_56 = zext i11 %add_ln116_311

]]></Node>
<StgValue><ssdm name="zext_ln116_56"/></StgValue>
</operation>

<operation id="572" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:16 %input_fm_buffer_1_addr_5 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_56

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_5"/></StgValue>
</operation>

<operation id="573" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:940 %bitcast_ln116_5 = bitcast i32 %output_r_addr_7_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_5"/></StgValue>
</operation>

<operation id="574" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:941 %store_ln116 = store i32 %bitcast_ln116_5, i12 %input_fm_buffer_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="575" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:949 %output_r_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_8

]]></Node>
<StgValue><ssdm name="output_r_addr_8_read"/></StgValue>
</operation>

<operation id="576" st_id="17" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:958 %output_r_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_7_req"/></StgValue>
</operation>

<operation id="577" st_id="17" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:968 %output_r_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_8_req"/></StgValue>
</operation>

<operation id="578" st_id="17" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:978 %output_r_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_9_req"/></StgValue>
</operation>

<operation id="579" st_id="17" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:988 %output_r_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_10_req"/></StgValue>
</operation>

<operation id="580" st_id="17" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:998 %output_r_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_11_req"/></StgValue>
</operation>

<operation id="581" st_id="17" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1008 %output_r_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_12_req"/></StgValue>
</operation>

<operation id="582" st_id="17" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1018 %output_r_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_13_req"/></StgValue>
</operation>

<operation id="583" st_id="17" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1028 %output_r_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_14_req"/></StgValue>
</operation>

<operation id="584" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:1032 %shl_ln116_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_14_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_15"/></StgValue>
</operation>

<operation id="585" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:1033 %zext_ln116_18 = zext i10 %shl_ln116_15

]]></Node>
<StgValue><ssdm name="zext_ln116_18"/></StgValue>
</operation>

<operation id="586" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1034 %add_ln116_17 = add i64 %add_ln116_1, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_17"/></StgValue>
</operation>

<operation id="587" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1035 %trunc_ln116_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_17, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_14"/></StgValue>
</operation>

<operation id="588" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1036 %sext_ln116_15 = sext i62 %trunc_ln116_14

]]></Node>
<StgValue><ssdm name="sext_ln116_15"/></StgValue>
</operation>

<operation id="589" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1037 %output_r_addr_17 = getelementptr i32 %output_r, i64 %sext_ln116_15

]]></Node>
<StgValue><ssdm name="output_r_addr_17"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="590" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:17 %add_ln116_312 = add i11 %trunc_ln105, i11 6

]]></Node>
<StgValue><ssdm name="add_ln116_312"/></StgValue>
</operation>

<operation id="591" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:18 %zext_ln116_57 = zext i11 %add_ln116_312

]]></Node>
<StgValue><ssdm name="zext_ln116_57"/></StgValue>
</operation>

<operation id="592" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:19 %input_fm_buffer_1_addr_6 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_57

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_6"/></StgValue>
</operation>

<operation id="593" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:950 %bitcast_ln116_6 = bitcast i32 %output_r_addr_8_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_6"/></StgValue>
</operation>

<operation id="594" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:951 %store_ln116 = store i32 %bitcast_ln116_6, i12 %input_fm_buffer_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="595" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:959 %output_r_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_9

]]></Node>
<StgValue><ssdm name="output_r_addr_9_read"/></StgValue>
</operation>

<operation id="596" st_id="18" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:968 %output_r_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_8_req"/></StgValue>
</operation>

<operation id="597" st_id="18" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:978 %output_r_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_9_req"/></StgValue>
</operation>

<operation id="598" st_id="18" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:988 %output_r_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_10_req"/></StgValue>
</operation>

<operation id="599" st_id="18" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:998 %output_r_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_11_req"/></StgValue>
</operation>

<operation id="600" st_id="18" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1008 %output_r_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_12_req"/></StgValue>
</operation>

<operation id="601" st_id="18" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1018 %output_r_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_13_req"/></StgValue>
</operation>

<operation id="602" st_id="18" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1028 %output_r_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_14_req"/></StgValue>
</operation>

<operation id="603" st_id="18" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1038 %output_r_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_15_req"/></StgValue>
</operation>

<operation id="604" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:1042 %shl_ln116_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %xClamped_15_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_16"/></StgValue>
</operation>

<operation id="605" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="64" op_0_bw="10">
<![CDATA[
for.inc.16.split:1043 %zext_ln116_19 = zext i10 %shl_ln116_16

]]></Node>
<StgValue><ssdm name="zext_ln116_19"/></StgValue>
</operation>

<operation id="606" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1044 %add_ln116_18 = add i64 %add_ln116_1, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_18"/></StgValue>
</operation>

<operation id="607" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1045 %trunc_ln116_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_18, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_15"/></StgValue>
</operation>

<operation id="608" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1046 %sext_ln116_16 = sext i62 %trunc_ln116_15

]]></Node>
<StgValue><ssdm name="sext_ln116_16"/></StgValue>
</operation>

<operation id="609" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1047 %output_r_addr_18 = getelementptr i32 %output_r, i64 %sext_ln116_16

]]></Node>
<StgValue><ssdm name="output_r_addr_18"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="610" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:20 %add_ln116_313 = add i11 %trunc_ln105, i11 7

]]></Node>
<StgValue><ssdm name="add_ln116_313"/></StgValue>
</operation>

<operation id="611" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:21 %zext_ln116_58 = zext i11 %add_ln116_313

]]></Node>
<StgValue><ssdm name="zext_ln116_58"/></StgValue>
</operation>

<operation id="612" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:22 %input_fm_buffer_1_addr_7 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_58

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_7"/></StgValue>
</operation>

<operation id="613" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:960 %bitcast_ln116_7 = bitcast i32 %output_r_addr_9_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_7"/></StgValue>
</operation>

<operation id="614" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:961 %store_ln116 = store i32 %bitcast_ln116_7, i12 %input_fm_buffer_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="615" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:969 %output_r_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_10

]]></Node>
<StgValue><ssdm name="output_r_addr_10_read"/></StgValue>
</operation>

<operation id="616" st_id="19" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:978 %output_r_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_9_req"/></StgValue>
</operation>

<operation id="617" st_id="19" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:988 %output_r_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_10_req"/></StgValue>
</operation>

<operation id="618" st_id="19" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:998 %output_r_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_11_req"/></StgValue>
</operation>

<operation id="619" st_id="19" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1008 %output_r_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_12_req"/></StgValue>
</operation>

<operation id="620" st_id="19" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1018 %output_r_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_13_req"/></StgValue>
</operation>

<operation id="621" st_id="19" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1028 %output_r_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_14_req"/></StgValue>
</operation>

<operation id="622" st_id="19" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1038 %output_r_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_15_req"/></StgValue>
</operation>

<operation id="623" st_id="19" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1048 %output_r_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_16_req"/></StgValue>
</operation>

<operation id="624" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:1052 %shl_ln116_18 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_18"/></StgValue>
</operation>

<operation id="625" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:1053 %shl_ln116_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_19"/></StgValue>
</operation>

<operation id="626" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:1054 %zext_ln116_20 = zext i10 %shl_ln116_19

]]></Node>
<StgValue><ssdm name="zext_ln116_20"/></StgValue>
</operation>

<operation id="627" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:1055 %sub_ln116_1 = sub i18 %shl_ln116_18, i18 %zext_ln116_20

]]></Node>
<StgValue><ssdm name="sub_ln116_1"/></StgValue>
</operation>

<operation id="628" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:1056 %zext_ln116_21 = zext i18 %sub_ln116_1

]]></Node>
<StgValue><ssdm name="zext_ln116_21"/></StgValue>
</operation>

<operation id="629" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1057 %add_ln116_19 = add i64 %add_ln116, i64 %zext_ln116_21

]]></Node>
<StgValue><ssdm name="add_ln116_19"/></StgValue>
</operation>

<operation id="630" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1058 %add_ln116_20 = add i64 %add_ln116_19, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_20"/></StgValue>
</operation>

<operation id="631" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1059 %trunc_ln116_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_20, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_16"/></StgValue>
</operation>

<operation id="632" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1060 %sext_ln116_17 = sext i62 %trunc_ln116_16

]]></Node>
<StgValue><ssdm name="sext_ln116_17"/></StgValue>
</operation>

<operation id="633" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1061 %output_r_addr_19 = getelementptr i32 %output_r, i64 %sext_ln116_17

]]></Node>
<StgValue><ssdm name="output_r_addr_19"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="634" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:23 %add_ln116_314 = add i11 %trunc_ln105, i11 8

]]></Node>
<StgValue><ssdm name="add_ln116_314"/></StgValue>
</operation>

<operation id="635" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:24 %zext_ln116_59 = zext i11 %add_ln116_314

]]></Node>
<StgValue><ssdm name="zext_ln116_59"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:25 %input_fm_buffer_1_addr_8 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_59

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_8"/></StgValue>
</operation>

<operation id="637" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:970 %bitcast_ln116_8 = bitcast i32 %output_r_addr_10_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_8"/></StgValue>
</operation>

<operation id="638" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:971 %store_ln116 = store i32 %bitcast_ln116_8, i12 %input_fm_buffer_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="639" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:979 %output_r_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_11

]]></Node>
<StgValue><ssdm name="output_r_addr_11_read"/></StgValue>
</operation>

<operation id="640" st_id="20" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:988 %output_r_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_10_req"/></StgValue>
</operation>

<operation id="641" st_id="20" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:998 %output_r_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_11_req"/></StgValue>
</operation>

<operation id="642" st_id="20" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1008 %output_r_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_12_req"/></StgValue>
</operation>

<operation id="643" st_id="20" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1018 %output_r_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_13_req"/></StgValue>
</operation>

<operation id="644" st_id="20" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1028 %output_r_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_14_req"/></StgValue>
</operation>

<operation id="645" st_id="20" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1038 %output_r_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_15_req"/></StgValue>
</operation>

<operation id="646" st_id="20" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1048 %output_r_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_16_req"/></StgValue>
</operation>

<operation id="647" st_id="20" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1062 %output_r_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_17_req"/></StgValue>
</operation>

<operation id="648" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1066 %add_ln116_21 = add i64 %add_ln116_19, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_21"/></StgValue>
</operation>

<operation id="649" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1067 %trunc_ln116_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_21, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_17"/></StgValue>
</operation>

<operation id="650" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1068 %sext_ln116_18 = sext i62 %trunc_ln116_17

]]></Node>
<StgValue><ssdm name="sext_ln116_18"/></StgValue>
</operation>

<operation id="651" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1069 %output_r_addr_20 = getelementptr i32 %output_r, i64 %sext_ln116_18

]]></Node>
<StgValue><ssdm name="output_r_addr_20"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="652" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:26 %add_ln116_315 = add i11 %trunc_ln105, i11 9

]]></Node>
<StgValue><ssdm name="add_ln116_315"/></StgValue>
</operation>

<operation id="653" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:27 %zext_ln116_60 = zext i11 %add_ln116_315

]]></Node>
<StgValue><ssdm name="zext_ln116_60"/></StgValue>
</operation>

<operation id="654" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:28 %input_fm_buffer_1_addr_9 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_60

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_9"/></StgValue>
</operation>

<operation id="655" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:980 %bitcast_ln116_9 = bitcast i32 %output_r_addr_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_9"/></StgValue>
</operation>

<operation id="656" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:981 %store_ln116 = store i32 %bitcast_ln116_9, i12 %input_fm_buffer_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:989 %output_r_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_12

]]></Node>
<StgValue><ssdm name="output_r_addr_12_read"/></StgValue>
</operation>

<operation id="658" st_id="21" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:998 %output_r_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_11_req"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1008 %output_r_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_12_req"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1018 %output_r_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_13_req"/></StgValue>
</operation>

<operation id="661" st_id="21" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1028 %output_r_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_14_req"/></StgValue>
</operation>

<operation id="662" st_id="21" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1038 %output_r_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_15_req"/></StgValue>
</operation>

<operation id="663" st_id="21" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1048 %output_r_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_16_req"/></StgValue>
</operation>

<operation id="664" st_id="21" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1062 %output_r_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_17_req"/></StgValue>
</operation>

<operation id="665" st_id="21" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1070 %output_r_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_18_req"/></StgValue>
</operation>

<operation id="666" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1074 %add_ln116_22 = add i64 %add_ln116_19, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_22"/></StgValue>
</operation>

<operation id="667" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1075 %trunc_ln116_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_22, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_18"/></StgValue>
</operation>

<operation id="668" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1076 %sext_ln116_19 = sext i62 %trunc_ln116_18

]]></Node>
<StgValue><ssdm name="sext_ln116_19"/></StgValue>
</operation>

<operation id="669" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1077 %output_r_addr_21 = getelementptr i32 %output_r, i64 %sext_ln116_19

]]></Node>
<StgValue><ssdm name="output_r_addr_21"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="670" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:29 %add_ln116_316 = add i11 %trunc_ln105, i11 10

]]></Node>
<StgValue><ssdm name="add_ln116_316"/></StgValue>
</operation>

<operation id="671" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:30 %zext_ln116_61 = zext i11 %add_ln116_316

]]></Node>
<StgValue><ssdm name="zext_ln116_61"/></StgValue>
</operation>

<operation id="672" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:31 %input_fm_buffer_1_addr_10 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_61

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_10"/></StgValue>
</operation>

<operation id="673" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:990 %bitcast_ln116_10 = bitcast i32 %output_r_addr_12_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_10"/></StgValue>
</operation>

<operation id="674" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:991 %store_ln116 = store i32 %bitcast_ln116_10, i12 %input_fm_buffer_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="675" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:999 %output_r_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_13

]]></Node>
<StgValue><ssdm name="output_r_addr_13_read"/></StgValue>
</operation>

<operation id="676" st_id="22" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1008 %output_r_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_12_req"/></StgValue>
</operation>

<operation id="677" st_id="22" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1018 %output_r_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_13_req"/></StgValue>
</operation>

<operation id="678" st_id="22" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1028 %output_r_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_14_req"/></StgValue>
</operation>

<operation id="679" st_id="22" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1038 %output_r_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_15_req"/></StgValue>
</operation>

<operation id="680" st_id="22" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1048 %output_r_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_16_req"/></StgValue>
</operation>

<operation id="681" st_id="22" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1062 %output_r_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_17_req"/></StgValue>
</operation>

<operation id="682" st_id="22" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1070 %output_r_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_18_req"/></StgValue>
</operation>

<operation id="683" st_id="22" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1078 %output_r_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_19_req"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1082 %add_ln116_23 = add i64 %add_ln116_19, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_23"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1083 %trunc_ln116_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_23, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_19"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1084 %sext_ln116_20 = sext i62 %trunc_ln116_19

]]></Node>
<StgValue><ssdm name="sext_ln116_20"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1085 %output_r_addr_22 = getelementptr i32 %output_r, i64 %sext_ln116_20

]]></Node>
<StgValue><ssdm name="output_r_addr_22"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="688" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:32 %add_ln116_317 = add i11 %trunc_ln105, i11 11

]]></Node>
<StgValue><ssdm name="add_ln116_317"/></StgValue>
</operation>

<operation id="689" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:33 %zext_ln116_62 = zext i11 %add_ln116_317

]]></Node>
<StgValue><ssdm name="zext_ln116_62"/></StgValue>
</operation>

<operation id="690" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:34 %input_fm_buffer_1_addr_11 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_62

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_11"/></StgValue>
</operation>

<operation id="691" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1000 %bitcast_ln116_11 = bitcast i32 %output_r_addr_13_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_11"/></StgValue>
</operation>

<operation id="692" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1001 %store_ln116 = store i32 %bitcast_ln116_11, i12 %input_fm_buffer_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="693" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1009 %output_r_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_14

]]></Node>
<StgValue><ssdm name="output_r_addr_14_read"/></StgValue>
</operation>

<operation id="694" st_id="23" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1018 %output_r_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_13_req"/></StgValue>
</operation>

<operation id="695" st_id="23" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1028 %output_r_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_14_req"/></StgValue>
</operation>

<operation id="696" st_id="23" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1038 %output_r_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_15_req"/></StgValue>
</operation>

<operation id="697" st_id="23" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1048 %output_r_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_16_req"/></StgValue>
</operation>

<operation id="698" st_id="23" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1062 %output_r_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_17_req"/></StgValue>
</operation>

<operation id="699" st_id="23" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1070 %output_r_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_18_req"/></StgValue>
</operation>

<operation id="700" st_id="23" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1078 %output_r_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_19_req"/></StgValue>
</operation>

<operation id="701" st_id="23" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1086 %output_r_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_20_req"/></StgValue>
</operation>

<operation id="702" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1090 %add_ln116_24 = add i64 %add_ln116_19, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_24"/></StgValue>
</operation>

<operation id="703" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1091 %trunc_ln116_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_24, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_20"/></StgValue>
</operation>

<operation id="704" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1092 %sext_ln116_21 = sext i62 %trunc_ln116_20

]]></Node>
<StgValue><ssdm name="sext_ln116_21"/></StgValue>
</operation>

<operation id="705" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1093 %output_r_addr_23 = getelementptr i32 %output_r, i64 %sext_ln116_21

]]></Node>
<StgValue><ssdm name="output_r_addr_23"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="706" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:35 %add_ln116_318 = add i11 %trunc_ln105, i11 12

]]></Node>
<StgValue><ssdm name="add_ln116_318"/></StgValue>
</operation>

<operation id="707" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:36 %zext_ln116_63 = zext i11 %add_ln116_318

]]></Node>
<StgValue><ssdm name="zext_ln116_63"/></StgValue>
</operation>

<operation id="708" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:37 %input_fm_buffer_1_addr_12 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_63

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_12"/></StgValue>
</operation>

<operation id="709" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1010 %bitcast_ln116_12 = bitcast i32 %output_r_addr_14_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_12"/></StgValue>
</operation>

<operation id="710" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1011 %store_ln116 = store i32 %bitcast_ln116_12, i12 %input_fm_buffer_1_addr_12

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="711" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1019 %output_r_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_15

]]></Node>
<StgValue><ssdm name="output_r_addr_15_read"/></StgValue>
</operation>

<operation id="712" st_id="24" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1028 %output_r_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_14_req"/></StgValue>
</operation>

<operation id="713" st_id="24" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1038 %output_r_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_15_req"/></StgValue>
</operation>

<operation id="714" st_id="24" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1048 %output_r_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_16_req"/></StgValue>
</operation>

<operation id="715" st_id="24" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1062 %output_r_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_17_req"/></StgValue>
</operation>

<operation id="716" st_id="24" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1070 %output_r_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_18_req"/></StgValue>
</operation>

<operation id="717" st_id="24" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1078 %output_r_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_19_req"/></StgValue>
</operation>

<operation id="718" st_id="24" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1086 %output_r_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_20_req"/></StgValue>
</operation>

<operation id="719" st_id="24" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1094 %output_r_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_21_req"/></StgValue>
</operation>

<operation id="720" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1098 %add_ln116_25 = add i64 %add_ln116_19, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_25"/></StgValue>
</operation>

<operation id="721" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1099 %trunc_ln116_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_25, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_21"/></StgValue>
</operation>

<operation id="722" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1100 %sext_ln116_22 = sext i62 %trunc_ln116_21

]]></Node>
<StgValue><ssdm name="sext_ln116_22"/></StgValue>
</operation>

<operation id="723" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1101 %output_r_addr_24 = getelementptr i32 %output_r, i64 %sext_ln116_22

]]></Node>
<StgValue><ssdm name="output_r_addr_24"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="724" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:38 %add_ln116_319 = add i11 %trunc_ln105, i11 13

]]></Node>
<StgValue><ssdm name="add_ln116_319"/></StgValue>
</operation>

<operation id="725" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:39 %zext_ln116_64 = zext i11 %add_ln116_319

]]></Node>
<StgValue><ssdm name="zext_ln116_64"/></StgValue>
</operation>

<operation id="726" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:40 %input_fm_buffer_1_addr_13 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_64

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_13"/></StgValue>
</operation>

<operation id="727" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1020 %bitcast_ln116_13 = bitcast i32 %output_r_addr_15_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_13"/></StgValue>
</operation>

<operation id="728" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1021 %store_ln116 = store i32 %bitcast_ln116_13, i12 %input_fm_buffer_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="729" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1029 %output_r_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_16

]]></Node>
<StgValue><ssdm name="output_r_addr_16_read"/></StgValue>
</operation>

<operation id="730" st_id="25" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1038 %output_r_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_15_req"/></StgValue>
</operation>

<operation id="731" st_id="25" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1048 %output_r_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_16_req"/></StgValue>
</operation>

<operation id="732" st_id="25" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1062 %output_r_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_17_req"/></StgValue>
</operation>

<operation id="733" st_id="25" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1070 %output_r_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_18_req"/></StgValue>
</operation>

<operation id="734" st_id="25" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1078 %output_r_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_19_req"/></StgValue>
</operation>

<operation id="735" st_id="25" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1086 %output_r_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_20_req"/></StgValue>
</operation>

<operation id="736" st_id="25" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1094 %output_r_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_21_req"/></StgValue>
</operation>

<operation id="737" st_id="25" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1102 %output_r_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_22_req"/></StgValue>
</operation>

<operation id="738" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1106 %add_ln116_26 = add i64 %add_ln116_19, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_26"/></StgValue>
</operation>

<operation id="739" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1107 %trunc_ln116_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_26, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_22"/></StgValue>
</operation>

<operation id="740" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1108 %sext_ln116_23 = sext i62 %trunc_ln116_22

]]></Node>
<StgValue><ssdm name="sext_ln116_23"/></StgValue>
</operation>

<operation id="741" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1109 %output_r_addr_25 = getelementptr i32 %output_r, i64 %sext_ln116_23

]]></Node>
<StgValue><ssdm name="output_r_addr_25"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="742" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:41 %add_ln116_320 = add i11 %trunc_ln105, i11 14

]]></Node>
<StgValue><ssdm name="add_ln116_320"/></StgValue>
</operation>

<operation id="743" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:42 %zext_ln116_65 = zext i11 %add_ln116_320

]]></Node>
<StgValue><ssdm name="zext_ln116_65"/></StgValue>
</operation>

<operation id="744" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:43 %input_fm_buffer_1_addr_14 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_65

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_14"/></StgValue>
</operation>

<operation id="745" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1030 %bitcast_ln116_14 = bitcast i32 %output_r_addr_16_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_14"/></StgValue>
</operation>

<operation id="746" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1031 %store_ln116 = store i32 %bitcast_ln116_14, i12 %input_fm_buffer_1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="747" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1039 %output_r_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_17

]]></Node>
<StgValue><ssdm name="output_r_addr_17_read"/></StgValue>
</operation>

<operation id="748" st_id="26" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1048 %output_r_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_16_req"/></StgValue>
</operation>

<operation id="749" st_id="26" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1062 %output_r_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_17_req"/></StgValue>
</operation>

<operation id="750" st_id="26" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1070 %output_r_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_18_req"/></StgValue>
</operation>

<operation id="751" st_id="26" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1078 %output_r_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_19_req"/></StgValue>
</operation>

<operation id="752" st_id="26" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1086 %output_r_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_20_req"/></StgValue>
</operation>

<operation id="753" st_id="26" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1094 %output_r_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_21_req"/></StgValue>
</operation>

<operation id="754" st_id="26" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1102 %output_r_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_22_req"/></StgValue>
</operation>

<operation id="755" st_id="26" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1110 %output_r_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_23_req"/></StgValue>
</operation>

<operation id="756" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1114 %add_ln116_27 = add i64 %add_ln116_19, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_27"/></StgValue>
</operation>

<operation id="757" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1115 %trunc_ln116_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_27, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_23"/></StgValue>
</operation>

<operation id="758" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1116 %sext_ln116_24 = sext i62 %trunc_ln116_23

]]></Node>
<StgValue><ssdm name="sext_ln116_24"/></StgValue>
</operation>

<operation id="759" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1117 %output_r_addr_26 = getelementptr i32 %output_r, i64 %sext_ln116_24

]]></Node>
<StgValue><ssdm name="output_r_addr_26"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="760" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:44 %add_ln116_321 = add i11 %trunc_ln105, i11 15

]]></Node>
<StgValue><ssdm name="add_ln116_321"/></StgValue>
</operation>

<operation id="761" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:45 %zext_ln116_66 = zext i11 %add_ln116_321

]]></Node>
<StgValue><ssdm name="zext_ln116_66"/></StgValue>
</operation>

<operation id="762" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:46 %input_fm_buffer_1_addr_15 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_66

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_15"/></StgValue>
</operation>

<operation id="763" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1040 %bitcast_ln116_15 = bitcast i32 %output_r_addr_17_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_15"/></StgValue>
</operation>

<operation id="764" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1041 %store_ln116 = store i32 %bitcast_ln116_15, i12 %input_fm_buffer_1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="765" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1049 %output_r_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_18

]]></Node>
<StgValue><ssdm name="output_r_addr_18_read"/></StgValue>
</operation>

<operation id="766" st_id="27" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1062 %output_r_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_17_req"/></StgValue>
</operation>

<operation id="767" st_id="27" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1070 %output_r_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_18_req"/></StgValue>
</operation>

<operation id="768" st_id="27" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1078 %output_r_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_19_req"/></StgValue>
</operation>

<operation id="769" st_id="27" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1086 %output_r_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_20_req"/></StgValue>
</operation>

<operation id="770" st_id="27" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1094 %output_r_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_21_req"/></StgValue>
</operation>

<operation id="771" st_id="27" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1102 %output_r_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_22_req"/></StgValue>
</operation>

<operation id="772" st_id="27" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1110 %output_r_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_23_req"/></StgValue>
</operation>

<operation id="773" st_id="27" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1118 %output_r_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_24_req"/></StgValue>
</operation>

<operation id="774" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1122 %add_ln116_28 = add i64 %add_ln116_19, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_28"/></StgValue>
</operation>

<operation id="775" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1123 %trunc_ln116_24 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_28, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_24"/></StgValue>
</operation>

<operation id="776" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1124 %sext_ln116_25 = sext i62 %trunc_ln116_24

]]></Node>
<StgValue><ssdm name="sext_ln116_25"/></StgValue>
</operation>

<operation id="777" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1125 %output_r_addr_27 = getelementptr i32 %output_r, i64 %sext_ln116_25

]]></Node>
<StgValue><ssdm name="output_r_addr_27"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="778" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:47 %add_ln116_322 = add i11 %trunc_ln105, i11 16

]]></Node>
<StgValue><ssdm name="add_ln116_322"/></StgValue>
</operation>

<operation id="779" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:48 %zext_ln116_67 = zext i11 %add_ln116_322

]]></Node>
<StgValue><ssdm name="zext_ln116_67"/></StgValue>
</operation>

<operation id="780" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:49 %input_fm_buffer_1_addr_16 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_67

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_16"/></StgValue>
</operation>

<operation id="781" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1050 %bitcast_ln116_16 = bitcast i32 %output_r_addr_18_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_16"/></StgValue>
</operation>

<operation id="782" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1051 %store_ln116 = store i32 %bitcast_ln116_16, i12 %input_fm_buffer_1_addr_16

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="783" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1063 %output_r_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_19

]]></Node>
<StgValue><ssdm name="output_r_addr_19_read"/></StgValue>
</operation>

<operation id="784" st_id="28" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1070 %output_r_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_18_req"/></StgValue>
</operation>

<operation id="785" st_id="28" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1078 %output_r_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_19_req"/></StgValue>
</operation>

<operation id="786" st_id="28" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1086 %output_r_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_20_req"/></StgValue>
</operation>

<operation id="787" st_id="28" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1094 %output_r_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_21_req"/></StgValue>
</operation>

<operation id="788" st_id="28" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1102 %output_r_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_22_req"/></StgValue>
</operation>

<operation id="789" st_id="28" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1110 %output_r_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_23_req"/></StgValue>
</operation>

<operation id="790" st_id="28" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1118 %output_r_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_24_req"/></StgValue>
</operation>

<operation id="791" st_id="28" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1126 %output_r_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_25_req"/></StgValue>
</operation>

<operation id="792" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1130 %add_ln116_29 = add i64 %add_ln116_19, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_29"/></StgValue>
</operation>

<operation id="793" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1131 %trunc_ln116_25 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_29, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_25"/></StgValue>
</operation>

<operation id="794" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1132 %sext_ln116_26 = sext i62 %trunc_ln116_25

]]></Node>
<StgValue><ssdm name="sext_ln116_26"/></StgValue>
</operation>

<operation id="795" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1133 %output_r_addr_28 = getelementptr i32 %output_r, i64 %sext_ln116_26

]]></Node>
<StgValue><ssdm name="output_r_addr_28"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="796" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:50 %add_ln116_323 = add i11 %trunc_ln105, i11 17

]]></Node>
<StgValue><ssdm name="add_ln116_323"/></StgValue>
</operation>

<operation id="797" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:51 %zext_ln116_68 = zext i11 %add_ln116_323

]]></Node>
<StgValue><ssdm name="zext_ln116_68"/></StgValue>
</operation>

<operation id="798" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:52 %input_fm_buffer_1_addr_17 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_68

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_17"/></StgValue>
</operation>

<operation id="799" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1064 %bitcast_ln116_17 = bitcast i32 %output_r_addr_19_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_17"/></StgValue>
</operation>

<operation id="800" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1065 %store_ln116 = store i32 %bitcast_ln116_17, i12 %input_fm_buffer_1_addr_17

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="801" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1071 %output_r_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_20

]]></Node>
<StgValue><ssdm name="output_r_addr_20_read"/></StgValue>
</operation>

<operation id="802" st_id="29" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1078 %output_r_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_19_req"/></StgValue>
</operation>

<operation id="803" st_id="29" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1086 %output_r_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_20_req"/></StgValue>
</operation>

<operation id="804" st_id="29" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1094 %output_r_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_21_req"/></StgValue>
</operation>

<operation id="805" st_id="29" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1102 %output_r_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_22_req"/></StgValue>
</operation>

<operation id="806" st_id="29" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1110 %output_r_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_23_req"/></StgValue>
</operation>

<operation id="807" st_id="29" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1118 %output_r_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_24_req"/></StgValue>
</operation>

<operation id="808" st_id="29" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1126 %output_r_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_25_req"/></StgValue>
</operation>

<operation id="809" st_id="29" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1134 %output_r_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_26_req"/></StgValue>
</operation>

<operation id="810" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1138 %add_ln116_30 = add i64 %add_ln116_19, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_30"/></StgValue>
</operation>

<operation id="811" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1139 %trunc_ln116_26 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_30, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_26"/></StgValue>
</operation>

<operation id="812" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1140 %sext_ln116_27 = sext i62 %trunc_ln116_26

]]></Node>
<StgValue><ssdm name="sext_ln116_27"/></StgValue>
</operation>

<operation id="813" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1141 %output_r_addr_29 = getelementptr i32 %output_r, i64 %sext_ln116_27

]]></Node>
<StgValue><ssdm name="output_r_addr_29"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="814" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:53 %add_ln116_324 = add i11 %trunc_ln105, i11 18

]]></Node>
<StgValue><ssdm name="add_ln116_324"/></StgValue>
</operation>

<operation id="815" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:54 %zext_ln116_69 = zext i11 %add_ln116_324

]]></Node>
<StgValue><ssdm name="zext_ln116_69"/></StgValue>
</operation>

<operation id="816" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:55 %input_fm_buffer_1_addr_18 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_69

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_18"/></StgValue>
</operation>

<operation id="817" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1072 %bitcast_ln116_18 = bitcast i32 %output_r_addr_20_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_18"/></StgValue>
</operation>

<operation id="818" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1073 %store_ln116 = store i32 %bitcast_ln116_18, i12 %input_fm_buffer_1_addr_18

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="819" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1079 %output_r_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_21

]]></Node>
<StgValue><ssdm name="output_r_addr_21_read"/></StgValue>
</operation>

<operation id="820" st_id="30" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1086 %output_r_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_20_req"/></StgValue>
</operation>

<operation id="821" st_id="30" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1094 %output_r_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_21_req"/></StgValue>
</operation>

<operation id="822" st_id="30" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1102 %output_r_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_22_req"/></StgValue>
</operation>

<operation id="823" st_id="30" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1110 %output_r_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_23_req"/></StgValue>
</operation>

<operation id="824" st_id="30" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1118 %output_r_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_24_req"/></StgValue>
</operation>

<operation id="825" st_id="30" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1126 %output_r_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_25_req"/></StgValue>
</operation>

<operation id="826" st_id="30" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1134 %output_r_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_26_req"/></StgValue>
</operation>

<operation id="827" st_id="30" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1142 %output_r_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_27_req"/></StgValue>
</operation>

<operation id="828" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1146 %add_ln116_31 = add i64 %add_ln116_19, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_31"/></StgValue>
</operation>

<operation id="829" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1147 %trunc_ln116_27 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_31, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_27"/></StgValue>
</operation>

<operation id="830" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1148 %sext_ln116_28 = sext i62 %trunc_ln116_27

]]></Node>
<StgValue><ssdm name="sext_ln116_28"/></StgValue>
</operation>

<operation id="831" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1149 %output_r_addr_30 = getelementptr i32 %output_r, i64 %sext_ln116_28

]]></Node>
<StgValue><ssdm name="output_r_addr_30"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="832" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:56 %add_ln116_325 = add i11 %trunc_ln105, i11 19

]]></Node>
<StgValue><ssdm name="add_ln116_325"/></StgValue>
</operation>

<operation id="833" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:57 %zext_ln116_70 = zext i11 %add_ln116_325

]]></Node>
<StgValue><ssdm name="zext_ln116_70"/></StgValue>
</operation>

<operation id="834" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:58 %input_fm_buffer_1_addr_19 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_70

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_19"/></StgValue>
</operation>

<operation id="835" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1080 %bitcast_ln116_19 = bitcast i32 %output_r_addr_21_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_19"/></StgValue>
</operation>

<operation id="836" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1081 %store_ln116 = store i32 %bitcast_ln116_19, i12 %input_fm_buffer_1_addr_19

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="837" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1087 %output_r_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_22

]]></Node>
<StgValue><ssdm name="output_r_addr_22_read"/></StgValue>
</operation>

<operation id="838" st_id="31" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1094 %output_r_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_21_req"/></StgValue>
</operation>

<operation id="839" st_id="31" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1102 %output_r_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_22_req"/></StgValue>
</operation>

<operation id="840" st_id="31" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1110 %output_r_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_23_req"/></StgValue>
</operation>

<operation id="841" st_id="31" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1118 %output_r_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_24_req"/></StgValue>
</operation>

<operation id="842" st_id="31" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1126 %output_r_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_25_req"/></StgValue>
</operation>

<operation id="843" st_id="31" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1134 %output_r_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_26_req"/></StgValue>
</operation>

<operation id="844" st_id="31" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1142 %output_r_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_27_req"/></StgValue>
</operation>

<operation id="845" st_id="31" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1150 %output_r_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_28_req"/></StgValue>
</operation>

<operation id="846" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1154 %add_ln116_32 = add i64 %add_ln116_19, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_32"/></StgValue>
</operation>

<operation id="847" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1155 %trunc_ln116_28 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_32, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_28"/></StgValue>
</operation>

<operation id="848" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1156 %sext_ln116_29 = sext i62 %trunc_ln116_28

]]></Node>
<StgValue><ssdm name="sext_ln116_29"/></StgValue>
</operation>

<operation id="849" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1157 %output_r_addr_31 = getelementptr i32 %output_r, i64 %sext_ln116_29

]]></Node>
<StgValue><ssdm name="output_r_addr_31"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="850" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:59 %add_ln116_326 = add i11 %trunc_ln105, i11 20

]]></Node>
<StgValue><ssdm name="add_ln116_326"/></StgValue>
</operation>

<operation id="851" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:60 %zext_ln116_71 = zext i11 %add_ln116_326

]]></Node>
<StgValue><ssdm name="zext_ln116_71"/></StgValue>
</operation>

<operation id="852" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:61 %input_fm_buffer_1_addr_20 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_71

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_20"/></StgValue>
</operation>

<operation id="853" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1088 %bitcast_ln116_20 = bitcast i32 %output_r_addr_22_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_20"/></StgValue>
</operation>

<operation id="854" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1089 %store_ln116 = store i32 %bitcast_ln116_20, i12 %input_fm_buffer_1_addr_20

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="855" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1095 %output_r_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_23

]]></Node>
<StgValue><ssdm name="output_r_addr_23_read"/></StgValue>
</operation>

<operation id="856" st_id="32" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1102 %output_r_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_22_req"/></StgValue>
</operation>

<operation id="857" st_id="32" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1110 %output_r_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_23_req"/></StgValue>
</operation>

<operation id="858" st_id="32" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1118 %output_r_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_24_req"/></StgValue>
</operation>

<operation id="859" st_id="32" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1126 %output_r_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_25_req"/></StgValue>
</operation>

<operation id="860" st_id="32" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1134 %output_r_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_26_req"/></StgValue>
</operation>

<operation id="861" st_id="32" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1142 %output_r_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_27_req"/></StgValue>
</operation>

<operation id="862" st_id="32" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1150 %output_r_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_28_req"/></StgValue>
</operation>

<operation id="863" st_id="32" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1158 %output_r_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_29_req"/></StgValue>
</operation>

<operation id="864" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1162 %add_ln116_33 = add i64 %add_ln116_19, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_33"/></StgValue>
</operation>

<operation id="865" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1163 %trunc_ln116_29 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_33, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_29"/></StgValue>
</operation>

<operation id="866" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1164 %sext_ln116_30 = sext i62 %trunc_ln116_29

]]></Node>
<StgValue><ssdm name="sext_ln116_30"/></StgValue>
</operation>

<operation id="867" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1165 %output_r_addr_32 = getelementptr i32 %output_r, i64 %sext_ln116_30

]]></Node>
<StgValue><ssdm name="output_r_addr_32"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="868" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:62 %add_ln116_327 = add i11 %trunc_ln105, i11 21

]]></Node>
<StgValue><ssdm name="add_ln116_327"/></StgValue>
</operation>

<operation id="869" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:63 %zext_ln116_72 = zext i11 %add_ln116_327

]]></Node>
<StgValue><ssdm name="zext_ln116_72"/></StgValue>
</operation>

<operation id="870" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:64 %input_fm_buffer_1_addr_21 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_72

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_21"/></StgValue>
</operation>

<operation id="871" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1096 %bitcast_ln116_21 = bitcast i32 %output_r_addr_23_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_21"/></StgValue>
</operation>

<operation id="872" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1097 %store_ln116 = store i32 %bitcast_ln116_21, i12 %input_fm_buffer_1_addr_21

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="873" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1103 %output_r_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_24

]]></Node>
<StgValue><ssdm name="output_r_addr_24_read"/></StgValue>
</operation>

<operation id="874" st_id="33" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1110 %output_r_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_23_req"/></StgValue>
</operation>

<operation id="875" st_id="33" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1118 %output_r_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_24_req"/></StgValue>
</operation>

<operation id="876" st_id="33" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1126 %output_r_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_25_req"/></StgValue>
</operation>

<operation id="877" st_id="33" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1134 %output_r_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_26_req"/></StgValue>
</operation>

<operation id="878" st_id="33" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1142 %output_r_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_27_req"/></StgValue>
</operation>

<operation id="879" st_id="33" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1150 %output_r_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_28_req"/></StgValue>
</operation>

<operation id="880" st_id="33" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1158 %output_r_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_29_req"/></StgValue>
</operation>

<operation id="881" st_id="33" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1166 %output_r_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_30_req"/></StgValue>
</operation>

<operation id="882" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1170 %add_ln116_34 = add i64 %add_ln116_19, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_34"/></StgValue>
</operation>

<operation id="883" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1171 %trunc_ln116_30 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_34, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_30"/></StgValue>
</operation>

<operation id="884" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1172 %sext_ln116_31 = sext i62 %trunc_ln116_30

]]></Node>
<StgValue><ssdm name="sext_ln116_31"/></StgValue>
</operation>

<operation id="885" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1173 %output_r_addr_33 = getelementptr i32 %output_r, i64 %sext_ln116_31

]]></Node>
<StgValue><ssdm name="output_r_addr_33"/></StgValue>
</operation>

<operation id="886" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1178 %add_ln116_35 = add i64 %add_ln116_19, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_35"/></StgValue>
</operation>

<operation id="887" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1179 %trunc_ln116_31 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_35, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_31"/></StgValue>
</operation>

<operation id="888" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1180 %sext_ln116_32 = sext i62 %trunc_ln116_31

]]></Node>
<StgValue><ssdm name="sext_ln116_32"/></StgValue>
</operation>

<operation id="889" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1181 %output_r_addr_34 = getelementptr i32 %output_r, i64 %sext_ln116_32

]]></Node>
<StgValue><ssdm name="output_r_addr_34"/></StgValue>
</operation>

<operation id="890" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1186 %add_ln116_36 = add i64 %add_ln116_19, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_36"/></StgValue>
</operation>

<operation id="891" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1187 %trunc_ln116_32 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_36, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_32"/></StgValue>
</operation>

<operation id="892" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1188 %sext_ln116_33 = sext i62 %trunc_ln116_32

]]></Node>
<StgValue><ssdm name="sext_ln116_33"/></StgValue>
</operation>

<operation id="893" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1189 %output_r_addr_35 = getelementptr i32 %output_r, i64 %sext_ln116_33

]]></Node>
<StgValue><ssdm name="output_r_addr_35"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="894" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:65 %add_ln116_328 = add i11 %trunc_ln105, i11 22

]]></Node>
<StgValue><ssdm name="add_ln116_328"/></StgValue>
</operation>

<operation id="895" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:66 %zext_ln116_73 = zext i11 %add_ln116_328

]]></Node>
<StgValue><ssdm name="zext_ln116_73"/></StgValue>
</operation>

<operation id="896" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:67 %input_fm_buffer_1_addr_22 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_73

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_22"/></StgValue>
</operation>

<operation id="897" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1104 %bitcast_ln116_22 = bitcast i32 %output_r_addr_24_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_22"/></StgValue>
</operation>

<operation id="898" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1105 %store_ln116 = store i32 %bitcast_ln116_22, i12 %input_fm_buffer_1_addr_22

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="899" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1111 %output_r_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_25

]]></Node>
<StgValue><ssdm name="output_r_addr_25_read"/></StgValue>
</operation>

<operation id="900" st_id="34" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1118 %output_r_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_24_req"/></StgValue>
</operation>

<operation id="901" st_id="34" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1126 %output_r_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_25_req"/></StgValue>
</operation>

<operation id="902" st_id="34" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1134 %output_r_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_26_req"/></StgValue>
</operation>

<operation id="903" st_id="34" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1142 %output_r_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_27_req"/></StgValue>
</operation>

<operation id="904" st_id="34" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1150 %output_r_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_28_req"/></StgValue>
</operation>

<operation id="905" st_id="34" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1158 %output_r_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_29_req"/></StgValue>
</operation>

<operation id="906" st_id="34" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1166 %output_r_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_30_req"/></StgValue>
</operation>

<operation id="907" st_id="34" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1174 %output_r_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_31_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="908" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:68 %add_ln116_329 = add i11 %trunc_ln105, i11 23

]]></Node>
<StgValue><ssdm name="add_ln116_329"/></StgValue>
</operation>

<operation id="909" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:69 %zext_ln116_74 = zext i11 %add_ln116_329

]]></Node>
<StgValue><ssdm name="zext_ln116_74"/></StgValue>
</operation>

<operation id="910" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:70 %input_fm_buffer_1_addr_23 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_74

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_23"/></StgValue>
</operation>

<operation id="911" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1112 %bitcast_ln116_23 = bitcast i32 %output_r_addr_25_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_23"/></StgValue>
</operation>

<operation id="912" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1113 %store_ln116 = store i32 %bitcast_ln116_23, i12 %input_fm_buffer_1_addr_23

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="913" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1119 %output_r_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_26

]]></Node>
<StgValue><ssdm name="output_r_addr_26_read"/></StgValue>
</operation>

<operation id="914" st_id="35" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1126 %output_r_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_25_req"/></StgValue>
</operation>

<operation id="915" st_id="35" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1134 %output_r_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_26_req"/></StgValue>
</operation>

<operation id="916" st_id="35" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1142 %output_r_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_27_req"/></StgValue>
</operation>

<operation id="917" st_id="35" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1150 %output_r_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_28_req"/></StgValue>
</operation>

<operation id="918" st_id="35" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1158 %output_r_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_29_req"/></StgValue>
</operation>

<operation id="919" st_id="35" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1166 %output_r_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_30_req"/></StgValue>
</operation>

<operation id="920" st_id="35" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1174 %output_r_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_31_req"/></StgValue>
</operation>

<operation id="921" st_id="35" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1182 %output_r_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_32_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="922" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.16.split:71 %add_ln116_330 = add i11 %trunc_ln105, i11 24

]]></Node>
<StgValue><ssdm name="add_ln116_330"/></StgValue>
</operation>

<operation id="923" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="11">
<![CDATA[
for.inc.16.split:72 %zext_ln116_75 = zext i11 %add_ln116_330

]]></Node>
<StgValue><ssdm name="zext_ln116_75"/></StgValue>
</operation>

<operation id="924" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:73 %input_fm_buffer_1_addr_24 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_75

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_24"/></StgValue>
</operation>

<operation id="925" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1120 %bitcast_ln116_24 = bitcast i32 %output_r_addr_26_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_24"/></StgValue>
</operation>

<operation id="926" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1121 %store_ln116 = store i32 %bitcast_ln116_24, i12 %input_fm_buffer_1_addr_24

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="927" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1127 %output_r_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_27

]]></Node>
<StgValue><ssdm name="output_r_addr_27_read"/></StgValue>
</operation>

<operation id="928" st_id="36" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1134 %output_r_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_26_req"/></StgValue>
</operation>

<operation id="929" st_id="36" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1142 %output_r_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_27_req"/></StgValue>
</operation>

<operation id="930" st_id="36" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1150 %output_r_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_28_req"/></StgValue>
</operation>

<operation id="931" st_id="36" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1158 %output_r_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_29_req"/></StgValue>
</operation>

<operation id="932" st_id="36" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1166 %output_r_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_30_req"/></StgValue>
</operation>

<operation id="933" st_id="36" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1174 %output_r_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_31_req"/></StgValue>
</operation>

<operation id="934" st_id="36" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1182 %output_r_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_32_req"/></StgValue>
</operation>

<operation id="935" st_id="36" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1190 %output_r_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_33_req"/></StgValue>
</operation>

<operation id="936" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:1194 %shl_ln116_20 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_1_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_20"/></StgValue>
</operation>

<operation id="937" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:1195 %shl_ln116_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_1_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_21"/></StgValue>
</operation>

<operation id="938" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:1196 %zext_ln116_22 = zext i10 %shl_ln116_21

]]></Node>
<StgValue><ssdm name="zext_ln116_22"/></StgValue>
</operation>

<operation id="939" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:1197 %sub_ln116_2 = sub i18 %shl_ln116_20, i18 %zext_ln116_22

]]></Node>
<StgValue><ssdm name="sub_ln116_2"/></StgValue>
</operation>

<operation id="940" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:1198 %zext_ln116_23 = zext i18 %sub_ln116_2

]]></Node>
<StgValue><ssdm name="zext_ln116_23"/></StgValue>
</operation>

<operation id="941" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1199 %add_ln116_37 = add i64 %add_ln116, i64 %zext_ln116_23

]]></Node>
<StgValue><ssdm name="add_ln116_37"/></StgValue>
</operation>

<operation id="942" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1200 %add_ln116_38 = add i64 %add_ln116_37, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_38"/></StgValue>
</operation>

<operation id="943" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1201 %trunc_ln116_33 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_38, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_33"/></StgValue>
</operation>

<operation id="944" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1202 %sext_ln116_34 = sext i62 %trunc_ln116_33

]]></Node>
<StgValue><ssdm name="sext_ln116_34"/></StgValue>
</operation>

<operation id="945" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1203 %output_r_addr_36 = getelementptr i32 %output_r, i64 %sext_ln116_34

]]></Node>
<StgValue><ssdm name="output_r_addr_36"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="946" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:74 %add_ln116_331 = add i12 %phi_mul_load, i12 25

]]></Node>
<StgValue><ssdm name="add_ln116_331"/></StgValue>
</operation>

<operation id="947" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:75 %zext_ln116_76 = zext i12 %add_ln116_331

]]></Node>
<StgValue><ssdm name="zext_ln116_76"/></StgValue>
</operation>

<operation id="948" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:76 %input_fm_buffer_1_addr_25 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_76

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_25"/></StgValue>
</operation>

<operation id="949" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1128 %bitcast_ln116_25 = bitcast i32 %output_r_addr_27_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_25"/></StgValue>
</operation>

<operation id="950" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1129 %store_ln116 = store i32 %bitcast_ln116_25, i12 %input_fm_buffer_1_addr_25

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="951" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1135 %output_r_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_28

]]></Node>
<StgValue><ssdm name="output_r_addr_28_read"/></StgValue>
</operation>

<operation id="952" st_id="37" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1142 %output_r_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_27_req"/></StgValue>
</operation>

<operation id="953" st_id="37" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1150 %output_r_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_28_req"/></StgValue>
</operation>

<operation id="954" st_id="37" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1158 %output_r_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_29_req"/></StgValue>
</operation>

<operation id="955" st_id="37" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1166 %output_r_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_30_req"/></StgValue>
</operation>

<operation id="956" st_id="37" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1174 %output_r_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_31_req"/></StgValue>
</operation>

<operation id="957" st_id="37" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1182 %output_r_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_32_req"/></StgValue>
</operation>

<operation id="958" st_id="37" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1190 %output_r_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_33_req"/></StgValue>
</operation>

<operation id="959" st_id="37" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1204 %output_r_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_34_req"/></StgValue>
</operation>

<operation id="960" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1208 %add_ln116_39 = add i64 %add_ln116_37, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_39"/></StgValue>
</operation>

<operation id="961" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1209 %trunc_ln116_34 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_39, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_34"/></StgValue>
</operation>

<operation id="962" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1210 %sext_ln116_35 = sext i62 %trunc_ln116_34

]]></Node>
<StgValue><ssdm name="sext_ln116_35"/></StgValue>
</operation>

<operation id="963" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1211 %output_r_addr_37 = getelementptr i32 %output_r, i64 %sext_ln116_35

]]></Node>
<StgValue><ssdm name="output_r_addr_37"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="964" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:77 %add_ln116_332 = add i12 %phi_mul_load, i12 26

]]></Node>
<StgValue><ssdm name="add_ln116_332"/></StgValue>
</operation>

<operation id="965" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:78 %zext_ln116_77 = zext i12 %add_ln116_332

]]></Node>
<StgValue><ssdm name="zext_ln116_77"/></StgValue>
</operation>

<operation id="966" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:79 %input_fm_buffer_1_addr_26 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_77

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_26"/></StgValue>
</operation>

<operation id="967" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1136 %bitcast_ln116_26 = bitcast i32 %output_r_addr_28_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_26"/></StgValue>
</operation>

<operation id="968" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1137 %store_ln116 = store i32 %bitcast_ln116_26, i12 %input_fm_buffer_1_addr_26

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="969" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1143 %output_r_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_29

]]></Node>
<StgValue><ssdm name="output_r_addr_29_read"/></StgValue>
</operation>

<operation id="970" st_id="38" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1150 %output_r_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_28_req"/></StgValue>
</operation>

<operation id="971" st_id="38" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1158 %output_r_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_29_req"/></StgValue>
</operation>

<operation id="972" st_id="38" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1166 %output_r_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_30_req"/></StgValue>
</operation>

<operation id="973" st_id="38" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1174 %output_r_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_31_req"/></StgValue>
</operation>

<operation id="974" st_id="38" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1182 %output_r_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_32_req"/></StgValue>
</operation>

<operation id="975" st_id="38" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1190 %output_r_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_33_req"/></StgValue>
</operation>

<operation id="976" st_id="38" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1204 %output_r_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_34_req"/></StgValue>
</operation>

<operation id="977" st_id="38" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1212 %output_r_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_35_req"/></StgValue>
</operation>

<operation id="978" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1216 %add_ln116_40 = add i64 %add_ln116_37, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_40"/></StgValue>
</operation>

<operation id="979" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1217 %trunc_ln116_35 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_40, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_35"/></StgValue>
</operation>

<operation id="980" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1218 %sext_ln116_36 = sext i62 %trunc_ln116_35

]]></Node>
<StgValue><ssdm name="sext_ln116_36"/></StgValue>
</operation>

<operation id="981" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1219 %output_r_addr_38 = getelementptr i32 %output_r, i64 %sext_ln116_36

]]></Node>
<StgValue><ssdm name="output_r_addr_38"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="982" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:80 %add_ln116_333 = add i12 %phi_mul_load, i12 27

]]></Node>
<StgValue><ssdm name="add_ln116_333"/></StgValue>
</operation>

<operation id="983" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:81 %zext_ln116_78 = zext i12 %add_ln116_333

]]></Node>
<StgValue><ssdm name="zext_ln116_78"/></StgValue>
</operation>

<operation id="984" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:82 %input_fm_buffer_1_addr_27 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_78

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_27"/></StgValue>
</operation>

<operation id="985" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1144 %bitcast_ln116_27 = bitcast i32 %output_r_addr_29_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_27"/></StgValue>
</operation>

<operation id="986" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1145 %store_ln116 = store i32 %bitcast_ln116_27, i12 %input_fm_buffer_1_addr_27

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="987" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1151 %output_r_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_30

]]></Node>
<StgValue><ssdm name="output_r_addr_30_read"/></StgValue>
</operation>

<operation id="988" st_id="39" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1158 %output_r_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_29_req"/></StgValue>
</operation>

<operation id="989" st_id="39" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1166 %output_r_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_30_req"/></StgValue>
</operation>

<operation id="990" st_id="39" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1174 %output_r_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_31_req"/></StgValue>
</operation>

<operation id="991" st_id="39" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1182 %output_r_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_32_req"/></StgValue>
</operation>

<operation id="992" st_id="39" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1190 %output_r_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_33_req"/></StgValue>
</operation>

<operation id="993" st_id="39" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1204 %output_r_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_34_req"/></StgValue>
</operation>

<operation id="994" st_id="39" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1212 %output_r_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_35_req"/></StgValue>
</operation>

<operation id="995" st_id="39" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1220 %output_r_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_36_req"/></StgValue>
</operation>

<operation id="996" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1224 %add_ln116_41 = add i64 %add_ln116_37, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_41"/></StgValue>
</operation>

<operation id="997" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1225 %trunc_ln116_36 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_41, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_36"/></StgValue>
</operation>

<operation id="998" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1226 %sext_ln116_37 = sext i62 %trunc_ln116_36

]]></Node>
<StgValue><ssdm name="sext_ln116_37"/></StgValue>
</operation>

<operation id="999" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1227 %output_r_addr_39 = getelementptr i32 %output_r, i64 %sext_ln116_37

]]></Node>
<StgValue><ssdm name="output_r_addr_39"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1000" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:83 %add_ln116_334 = add i12 %phi_mul_load, i12 28

]]></Node>
<StgValue><ssdm name="add_ln116_334"/></StgValue>
</operation>

<operation id="1001" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:84 %zext_ln116_79 = zext i12 %add_ln116_334

]]></Node>
<StgValue><ssdm name="zext_ln116_79"/></StgValue>
</operation>

<operation id="1002" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:85 %input_fm_buffer_1_addr_28 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_79

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_28"/></StgValue>
</operation>

<operation id="1003" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1152 %bitcast_ln116_28 = bitcast i32 %output_r_addr_30_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_28"/></StgValue>
</operation>

<operation id="1004" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1153 %store_ln116 = store i32 %bitcast_ln116_28, i12 %input_fm_buffer_1_addr_28

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1005" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1159 %output_r_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_31

]]></Node>
<StgValue><ssdm name="output_r_addr_31_read"/></StgValue>
</operation>

<operation id="1006" st_id="40" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1166 %output_r_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_30_req"/></StgValue>
</operation>

<operation id="1007" st_id="40" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1174 %output_r_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_31_req"/></StgValue>
</operation>

<operation id="1008" st_id="40" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1182 %output_r_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_32_req"/></StgValue>
</operation>

<operation id="1009" st_id="40" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1190 %output_r_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_33_req"/></StgValue>
</operation>

<operation id="1010" st_id="40" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1204 %output_r_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_34_req"/></StgValue>
</operation>

<operation id="1011" st_id="40" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1212 %output_r_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_35_req"/></StgValue>
</operation>

<operation id="1012" st_id="40" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1220 %output_r_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_36_req"/></StgValue>
</operation>

<operation id="1013" st_id="40" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1228 %output_r_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_37_req"/></StgValue>
</operation>

<operation id="1014" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1232 %add_ln116_42 = add i64 %add_ln116_37, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_42"/></StgValue>
</operation>

<operation id="1015" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1233 %trunc_ln116_37 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_42, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_37"/></StgValue>
</operation>

<operation id="1016" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1234 %sext_ln116_38 = sext i62 %trunc_ln116_37

]]></Node>
<StgValue><ssdm name="sext_ln116_38"/></StgValue>
</operation>

<operation id="1017" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1235 %output_r_addr_40 = getelementptr i32 %output_r, i64 %sext_ln116_38

]]></Node>
<StgValue><ssdm name="output_r_addr_40"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1018" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:86 %add_ln116_335 = add i12 %phi_mul_load, i12 29

]]></Node>
<StgValue><ssdm name="add_ln116_335"/></StgValue>
</operation>

<operation id="1019" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:87 %zext_ln116_80 = zext i12 %add_ln116_335

]]></Node>
<StgValue><ssdm name="zext_ln116_80"/></StgValue>
</operation>

<operation id="1020" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:88 %input_fm_buffer_1_addr_29 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_80

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_29"/></StgValue>
</operation>

<operation id="1021" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1160 %bitcast_ln116_29 = bitcast i32 %output_r_addr_31_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_29"/></StgValue>
</operation>

<operation id="1022" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1161 %store_ln116 = store i32 %bitcast_ln116_29, i12 %input_fm_buffer_1_addr_29

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1023" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1167 %output_r_addr_32_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_32

]]></Node>
<StgValue><ssdm name="output_r_addr_32_read"/></StgValue>
</operation>

<operation id="1024" st_id="41" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1174 %output_r_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_31_req"/></StgValue>
</operation>

<operation id="1025" st_id="41" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1182 %output_r_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_32_req"/></StgValue>
</operation>

<operation id="1026" st_id="41" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1190 %output_r_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_33_req"/></StgValue>
</operation>

<operation id="1027" st_id="41" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1204 %output_r_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_34_req"/></StgValue>
</operation>

<operation id="1028" st_id="41" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1212 %output_r_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_35_req"/></StgValue>
</operation>

<operation id="1029" st_id="41" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1220 %output_r_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_36_req"/></StgValue>
</operation>

<operation id="1030" st_id="41" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1228 %output_r_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_37_req"/></StgValue>
</operation>

<operation id="1031" st_id="41" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1236 %output_r_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_38_req"/></StgValue>
</operation>

<operation id="1032" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1240 %add_ln116_43 = add i64 %add_ln116_37, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_43"/></StgValue>
</operation>

<operation id="1033" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1241 %trunc_ln116_38 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_43, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_38"/></StgValue>
</operation>

<operation id="1034" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1242 %sext_ln116_39 = sext i62 %trunc_ln116_38

]]></Node>
<StgValue><ssdm name="sext_ln116_39"/></StgValue>
</operation>

<operation id="1035" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1243 %output_r_addr_41 = getelementptr i32 %output_r, i64 %sext_ln116_39

]]></Node>
<StgValue><ssdm name="output_r_addr_41"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1036" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:89 %add_ln116_336 = add i12 %phi_mul_load, i12 30

]]></Node>
<StgValue><ssdm name="add_ln116_336"/></StgValue>
</operation>

<operation id="1037" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:90 %zext_ln116_81 = zext i12 %add_ln116_336

]]></Node>
<StgValue><ssdm name="zext_ln116_81"/></StgValue>
</operation>

<operation id="1038" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:91 %input_fm_buffer_1_addr_30 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_81

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_30"/></StgValue>
</operation>

<operation id="1039" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1168 %bitcast_ln116_30 = bitcast i32 %output_r_addr_32_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_30"/></StgValue>
</operation>

<operation id="1040" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1169 %store_ln116 = store i32 %bitcast_ln116_30, i12 %input_fm_buffer_1_addr_30

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1041" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1175 %output_r_addr_33_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_33

]]></Node>
<StgValue><ssdm name="output_r_addr_33_read"/></StgValue>
</operation>

<operation id="1042" st_id="42" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1182 %output_r_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_32_req"/></StgValue>
</operation>

<operation id="1043" st_id="42" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1190 %output_r_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_33_req"/></StgValue>
</operation>

<operation id="1044" st_id="42" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1204 %output_r_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_34_req"/></StgValue>
</operation>

<operation id="1045" st_id="42" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1212 %output_r_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_35_req"/></StgValue>
</operation>

<operation id="1046" st_id="42" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1220 %output_r_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_36_req"/></StgValue>
</operation>

<operation id="1047" st_id="42" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1228 %output_r_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_37_req"/></StgValue>
</operation>

<operation id="1048" st_id="42" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1236 %output_r_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_38_req"/></StgValue>
</operation>

<operation id="1049" st_id="42" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1244 %output_r_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_39_req"/></StgValue>
</operation>

<operation id="1050" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1248 %add_ln116_44 = add i64 %add_ln116_37, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_44"/></StgValue>
</operation>

<operation id="1051" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1249 %trunc_ln116_39 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_44, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_39"/></StgValue>
</operation>

<operation id="1052" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1250 %sext_ln116_40 = sext i62 %trunc_ln116_39

]]></Node>
<StgValue><ssdm name="sext_ln116_40"/></StgValue>
</operation>

<operation id="1053" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1251 %output_r_addr_42 = getelementptr i32 %output_r, i64 %sext_ln116_40

]]></Node>
<StgValue><ssdm name="output_r_addr_42"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1054" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:92 %add_ln116_337 = add i12 %phi_mul_load, i12 31

]]></Node>
<StgValue><ssdm name="add_ln116_337"/></StgValue>
</operation>

<operation id="1055" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:93 %zext_ln116_82 = zext i12 %add_ln116_337

]]></Node>
<StgValue><ssdm name="zext_ln116_82"/></StgValue>
</operation>

<operation id="1056" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:94 %input_fm_buffer_1_addr_31 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_82

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_31"/></StgValue>
</operation>

<operation id="1057" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1176 %bitcast_ln116_31 = bitcast i32 %output_r_addr_33_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_31"/></StgValue>
</operation>

<operation id="1058" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1177 %store_ln116 = store i32 %bitcast_ln116_31, i12 %input_fm_buffer_1_addr_31

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1059" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1183 %output_r_addr_34_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_34

]]></Node>
<StgValue><ssdm name="output_r_addr_34_read"/></StgValue>
</operation>

<operation id="1060" st_id="43" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1190 %output_r_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_33_req"/></StgValue>
</operation>

<operation id="1061" st_id="43" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1204 %output_r_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_34_req"/></StgValue>
</operation>

<operation id="1062" st_id="43" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1212 %output_r_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_35_req"/></StgValue>
</operation>

<operation id="1063" st_id="43" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1220 %output_r_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_36_req"/></StgValue>
</operation>

<operation id="1064" st_id="43" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1228 %output_r_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_37_req"/></StgValue>
</operation>

<operation id="1065" st_id="43" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1236 %output_r_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_38_req"/></StgValue>
</operation>

<operation id="1066" st_id="43" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1244 %output_r_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_39_req"/></StgValue>
</operation>

<operation id="1067" st_id="43" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1252 %output_r_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_40_req"/></StgValue>
</operation>

<operation id="1068" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1256 %add_ln116_45 = add i64 %add_ln116_37, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_45"/></StgValue>
</operation>

<operation id="1069" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1257 %trunc_ln116_40 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_45, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_40"/></StgValue>
</operation>

<operation id="1070" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1258 %sext_ln116_41 = sext i62 %trunc_ln116_40

]]></Node>
<StgValue><ssdm name="sext_ln116_41"/></StgValue>
</operation>

<operation id="1071" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1259 %output_r_addr_43 = getelementptr i32 %output_r, i64 %sext_ln116_41

]]></Node>
<StgValue><ssdm name="output_r_addr_43"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1072" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:95 %add_ln116_338 = add i12 %phi_mul_load, i12 32

]]></Node>
<StgValue><ssdm name="add_ln116_338"/></StgValue>
</operation>

<operation id="1073" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:96 %zext_ln116_83 = zext i12 %add_ln116_338

]]></Node>
<StgValue><ssdm name="zext_ln116_83"/></StgValue>
</operation>

<operation id="1074" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:97 %input_fm_buffer_1_addr_32 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_83

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_32"/></StgValue>
</operation>

<operation id="1075" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1184 %bitcast_ln116_32 = bitcast i32 %output_r_addr_34_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_32"/></StgValue>
</operation>

<operation id="1076" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1185 %store_ln116 = store i32 %bitcast_ln116_32, i12 %input_fm_buffer_1_addr_32

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1077" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1191 %output_r_addr_35_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_35

]]></Node>
<StgValue><ssdm name="output_r_addr_35_read"/></StgValue>
</operation>

<operation id="1078" st_id="44" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1204 %output_r_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_34_req"/></StgValue>
</operation>

<operation id="1079" st_id="44" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1212 %output_r_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_35_req"/></StgValue>
</operation>

<operation id="1080" st_id="44" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1220 %output_r_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_36_req"/></StgValue>
</operation>

<operation id="1081" st_id="44" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1228 %output_r_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_37_req"/></StgValue>
</operation>

<operation id="1082" st_id="44" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1236 %output_r_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_38_req"/></StgValue>
</operation>

<operation id="1083" st_id="44" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1244 %output_r_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_39_req"/></StgValue>
</operation>

<operation id="1084" st_id="44" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1252 %output_r_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_40_req"/></StgValue>
</operation>

<operation id="1085" st_id="44" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1260 %output_r_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_41_req"/></StgValue>
</operation>

<operation id="1086" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1264 %add_ln116_46 = add i64 %add_ln116_37, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_46"/></StgValue>
</operation>

<operation id="1087" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1265 %trunc_ln116_41 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_46, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_41"/></StgValue>
</operation>

<operation id="1088" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1266 %sext_ln116_42 = sext i62 %trunc_ln116_41

]]></Node>
<StgValue><ssdm name="sext_ln116_42"/></StgValue>
</operation>

<operation id="1089" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1267 %output_r_addr_44 = getelementptr i32 %output_r, i64 %sext_ln116_42

]]></Node>
<StgValue><ssdm name="output_r_addr_44"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1090" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:98 %add_ln116_339 = add i12 %phi_mul_load, i12 33

]]></Node>
<StgValue><ssdm name="add_ln116_339"/></StgValue>
</operation>

<operation id="1091" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:99 %zext_ln116_84 = zext i12 %add_ln116_339

]]></Node>
<StgValue><ssdm name="zext_ln116_84"/></StgValue>
</operation>

<operation id="1092" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:100 %input_fm_buffer_1_addr_33 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_84

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_33"/></StgValue>
</operation>

<operation id="1093" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1192 %bitcast_ln116_33 = bitcast i32 %output_r_addr_35_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_33"/></StgValue>
</operation>

<operation id="1094" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1193 %store_ln116 = store i32 %bitcast_ln116_33, i12 %input_fm_buffer_1_addr_33

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1095" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1205 %output_r_addr_36_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_36

]]></Node>
<StgValue><ssdm name="output_r_addr_36_read"/></StgValue>
</operation>

<operation id="1096" st_id="45" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1212 %output_r_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_35_req"/></StgValue>
</operation>

<operation id="1097" st_id="45" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1220 %output_r_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_36_req"/></StgValue>
</operation>

<operation id="1098" st_id="45" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1228 %output_r_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_37_req"/></StgValue>
</operation>

<operation id="1099" st_id="45" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1236 %output_r_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_38_req"/></StgValue>
</operation>

<operation id="1100" st_id="45" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1244 %output_r_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_39_req"/></StgValue>
</operation>

<operation id="1101" st_id="45" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1252 %output_r_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_40_req"/></StgValue>
</operation>

<operation id="1102" st_id="45" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1260 %output_r_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_41_req"/></StgValue>
</operation>

<operation id="1103" st_id="45" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1268 %output_r_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_42_req"/></StgValue>
</operation>

<operation id="1104" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1272 %add_ln116_47 = add i64 %add_ln116_37, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_47"/></StgValue>
</operation>

<operation id="1105" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1273 %trunc_ln116_42 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_47, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_42"/></StgValue>
</operation>

<operation id="1106" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1274 %sext_ln116_43 = sext i62 %trunc_ln116_42

]]></Node>
<StgValue><ssdm name="sext_ln116_43"/></StgValue>
</operation>

<operation id="1107" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1275 %output_r_addr_45 = getelementptr i32 %output_r, i64 %sext_ln116_43

]]></Node>
<StgValue><ssdm name="output_r_addr_45"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1108" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:101 %add_ln116_340 = add i12 %phi_mul_load, i12 34

]]></Node>
<StgValue><ssdm name="add_ln116_340"/></StgValue>
</operation>

<operation id="1109" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:102 %zext_ln116_85 = zext i12 %add_ln116_340

]]></Node>
<StgValue><ssdm name="zext_ln116_85"/></StgValue>
</operation>

<operation id="1110" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:103 %input_fm_buffer_1_addr_34 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_85

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_34"/></StgValue>
</operation>

<operation id="1111" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1206 %bitcast_ln116_34 = bitcast i32 %output_r_addr_36_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_34"/></StgValue>
</operation>

<operation id="1112" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1207 %store_ln116 = store i32 %bitcast_ln116_34, i12 %input_fm_buffer_1_addr_34

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1113" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1213 %output_r_addr_37_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_37

]]></Node>
<StgValue><ssdm name="output_r_addr_37_read"/></StgValue>
</operation>

<operation id="1114" st_id="46" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1220 %output_r_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_36_req"/></StgValue>
</operation>

<operation id="1115" st_id="46" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1228 %output_r_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_37_req"/></StgValue>
</operation>

<operation id="1116" st_id="46" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1236 %output_r_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_38_req"/></StgValue>
</operation>

<operation id="1117" st_id="46" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1244 %output_r_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_39_req"/></StgValue>
</operation>

<operation id="1118" st_id="46" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1252 %output_r_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_40_req"/></StgValue>
</operation>

<operation id="1119" st_id="46" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1260 %output_r_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_41_req"/></StgValue>
</operation>

<operation id="1120" st_id="46" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1268 %output_r_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_42_req"/></StgValue>
</operation>

<operation id="1121" st_id="46" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1276 %output_r_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_43_req"/></StgValue>
</operation>

<operation id="1122" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1280 %add_ln116_48 = add i64 %add_ln116_37, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_48"/></StgValue>
</operation>

<operation id="1123" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1281 %trunc_ln116_43 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_48, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_43"/></StgValue>
</operation>

<operation id="1124" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1282 %sext_ln116_44 = sext i62 %trunc_ln116_43

]]></Node>
<StgValue><ssdm name="sext_ln116_44"/></StgValue>
</operation>

<operation id="1125" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1283 %output_r_addr_46 = getelementptr i32 %output_r, i64 %sext_ln116_44

]]></Node>
<StgValue><ssdm name="output_r_addr_46"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1126" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:104 %add_ln116_341 = add i12 %phi_mul_load, i12 35

]]></Node>
<StgValue><ssdm name="add_ln116_341"/></StgValue>
</operation>

<operation id="1127" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:105 %zext_ln116_86 = zext i12 %add_ln116_341

]]></Node>
<StgValue><ssdm name="zext_ln116_86"/></StgValue>
</operation>

<operation id="1128" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:106 %input_fm_buffer_1_addr_35 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_86

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_35"/></StgValue>
</operation>

<operation id="1129" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1214 %bitcast_ln116_35 = bitcast i32 %output_r_addr_37_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_35"/></StgValue>
</operation>

<operation id="1130" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1215 %store_ln116 = store i32 %bitcast_ln116_35, i12 %input_fm_buffer_1_addr_35

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1131" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1221 %output_r_addr_38_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_38

]]></Node>
<StgValue><ssdm name="output_r_addr_38_read"/></StgValue>
</operation>

<operation id="1132" st_id="47" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1228 %output_r_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_37_req"/></StgValue>
</operation>

<operation id="1133" st_id="47" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1236 %output_r_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_38_req"/></StgValue>
</operation>

<operation id="1134" st_id="47" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1244 %output_r_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_39_req"/></StgValue>
</operation>

<operation id="1135" st_id="47" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1252 %output_r_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_40_req"/></StgValue>
</operation>

<operation id="1136" st_id="47" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1260 %output_r_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_41_req"/></StgValue>
</operation>

<operation id="1137" st_id="47" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1268 %output_r_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_42_req"/></StgValue>
</operation>

<operation id="1138" st_id="47" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1276 %output_r_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_43_req"/></StgValue>
</operation>

<operation id="1139" st_id="47" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1284 %output_r_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_44_req"/></StgValue>
</operation>

<operation id="1140" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1288 %add_ln116_49 = add i64 %add_ln116_37, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_49"/></StgValue>
</operation>

<operation id="1141" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1289 %trunc_ln116_44 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_49, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_44"/></StgValue>
</operation>

<operation id="1142" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1290 %sext_ln116_45 = sext i62 %trunc_ln116_44

]]></Node>
<StgValue><ssdm name="sext_ln116_45"/></StgValue>
</operation>

<operation id="1143" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1291 %output_r_addr_47 = getelementptr i32 %output_r, i64 %sext_ln116_45

]]></Node>
<StgValue><ssdm name="output_r_addr_47"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1144" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:107 %add_ln116_342 = add i12 %phi_mul_load, i12 36

]]></Node>
<StgValue><ssdm name="add_ln116_342"/></StgValue>
</operation>

<operation id="1145" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:108 %zext_ln116_87 = zext i12 %add_ln116_342

]]></Node>
<StgValue><ssdm name="zext_ln116_87"/></StgValue>
</operation>

<operation id="1146" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:109 %input_fm_buffer_1_addr_36 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_87

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_36"/></StgValue>
</operation>

<operation id="1147" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1222 %bitcast_ln116_36 = bitcast i32 %output_r_addr_38_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_36"/></StgValue>
</operation>

<operation id="1148" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1223 %store_ln116 = store i32 %bitcast_ln116_36, i12 %input_fm_buffer_1_addr_36

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1149" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1229 %output_r_addr_39_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_39

]]></Node>
<StgValue><ssdm name="output_r_addr_39_read"/></StgValue>
</operation>

<operation id="1150" st_id="48" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1236 %output_r_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_38_req"/></StgValue>
</operation>

<operation id="1151" st_id="48" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1244 %output_r_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_39_req"/></StgValue>
</operation>

<operation id="1152" st_id="48" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1252 %output_r_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_40_req"/></StgValue>
</operation>

<operation id="1153" st_id="48" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1260 %output_r_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_41_req"/></StgValue>
</operation>

<operation id="1154" st_id="48" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1268 %output_r_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_42_req"/></StgValue>
</operation>

<operation id="1155" st_id="48" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1276 %output_r_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_43_req"/></StgValue>
</operation>

<operation id="1156" st_id="48" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1284 %output_r_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_44_req"/></StgValue>
</operation>

<operation id="1157" st_id="48" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1292 %output_r_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_45_req"/></StgValue>
</operation>

<operation id="1158" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1296 %add_ln116_50 = add i64 %add_ln116_37, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_50"/></StgValue>
</operation>

<operation id="1159" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1297 %trunc_ln116_45 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_50, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_45"/></StgValue>
</operation>

<operation id="1160" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1298 %sext_ln116_46 = sext i62 %trunc_ln116_45

]]></Node>
<StgValue><ssdm name="sext_ln116_46"/></StgValue>
</operation>

<operation id="1161" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1299 %output_r_addr_48 = getelementptr i32 %output_r, i64 %sext_ln116_46

]]></Node>
<StgValue><ssdm name="output_r_addr_48"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1162" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:110 %add_ln116_343 = add i12 %phi_mul_load, i12 37

]]></Node>
<StgValue><ssdm name="add_ln116_343"/></StgValue>
</operation>

<operation id="1163" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:111 %zext_ln116_88 = zext i12 %add_ln116_343

]]></Node>
<StgValue><ssdm name="zext_ln116_88"/></StgValue>
</operation>

<operation id="1164" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:112 %input_fm_buffer_1_addr_37 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_88

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_37"/></StgValue>
</operation>

<operation id="1165" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1230 %bitcast_ln116_37 = bitcast i32 %output_r_addr_39_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_37"/></StgValue>
</operation>

<operation id="1166" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1231 %store_ln116 = store i32 %bitcast_ln116_37, i12 %input_fm_buffer_1_addr_37

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1167" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1237 %output_r_addr_40_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_40

]]></Node>
<StgValue><ssdm name="output_r_addr_40_read"/></StgValue>
</operation>

<operation id="1168" st_id="49" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1244 %output_r_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_39_req"/></StgValue>
</operation>

<operation id="1169" st_id="49" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1252 %output_r_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_40_req"/></StgValue>
</operation>

<operation id="1170" st_id="49" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1260 %output_r_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_41_req"/></StgValue>
</operation>

<operation id="1171" st_id="49" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1268 %output_r_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_42_req"/></StgValue>
</operation>

<operation id="1172" st_id="49" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1276 %output_r_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_43_req"/></StgValue>
</operation>

<operation id="1173" st_id="49" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1284 %output_r_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_44_req"/></StgValue>
</operation>

<operation id="1174" st_id="49" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1292 %output_r_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_45_req"/></StgValue>
</operation>

<operation id="1175" st_id="49" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1300 %output_r_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_46_req"/></StgValue>
</operation>

<operation id="1176" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1304 %add_ln116_51 = add i64 %add_ln116_37, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_51"/></StgValue>
</operation>

<operation id="1177" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1305 %trunc_ln116_46 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_51, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_46"/></StgValue>
</operation>

<operation id="1178" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1306 %sext_ln116_47 = sext i62 %trunc_ln116_46

]]></Node>
<StgValue><ssdm name="sext_ln116_47"/></StgValue>
</operation>

<operation id="1179" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1307 %output_r_addr_49 = getelementptr i32 %output_r, i64 %sext_ln116_47

]]></Node>
<StgValue><ssdm name="output_r_addr_49"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1180" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:113 %add_ln116_344 = add i12 %phi_mul_load, i12 38

]]></Node>
<StgValue><ssdm name="add_ln116_344"/></StgValue>
</operation>

<operation id="1181" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:114 %zext_ln116_89 = zext i12 %add_ln116_344

]]></Node>
<StgValue><ssdm name="zext_ln116_89"/></StgValue>
</operation>

<operation id="1182" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:115 %input_fm_buffer_1_addr_38 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_89

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_38"/></StgValue>
</operation>

<operation id="1183" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1238 %bitcast_ln116_38 = bitcast i32 %output_r_addr_40_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_38"/></StgValue>
</operation>

<operation id="1184" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1239 %store_ln116 = store i32 %bitcast_ln116_38, i12 %input_fm_buffer_1_addr_38

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1185" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1245 %output_r_addr_41_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_41

]]></Node>
<StgValue><ssdm name="output_r_addr_41_read"/></StgValue>
</operation>

<operation id="1186" st_id="50" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1252 %output_r_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_40_req"/></StgValue>
</operation>

<operation id="1187" st_id="50" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1260 %output_r_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_41_req"/></StgValue>
</operation>

<operation id="1188" st_id="50" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1268 %output_r_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_42_req"/></StgValue>
</operation>

<operation id="1189" st_id="50" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1276 %output_r_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_43_req"/></StgValue>
</operation>

<operation id="1190" st_id="50" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1284 %output_r_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_44_req"/></StgValue>
</operation>

<operation id="1191" st_id="50" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1292 %output_r_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_45_req"/></StgValue>
</operation>

<operation id="1192" st_id="50" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1300 %output_r_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_46_req"/></StgValue>
</operation>

<operation id="1193" st_id="50" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1308 %output_r_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_47_req"/></StgValue>
</operation>

<operation id="1194" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1312 %add_ln116_52 = add i64 %add_ln116_37, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_52"/></StgValue>
</operation>

<operation id="1195" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1313 %trunc_ln116_47 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_52, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_47"/></StgValue>
</operation>

<operation id="1196" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1314 %sext_ln116_48 = sext i62 %trunc_ln116_47

]]></Node>
<StgValue><ssdm name="sext_ln116_48"/></StgValue>
</operation>

<operation id="1197" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1315 %output_r_addr_50 = getelementptr i32 %output_r, i64 %sext_ln116_48

]]></Node>
<StgValue><ssdm name="output_r_addr_50"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1198" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:116 %add_ln116_345 = add i12 %phi_mul_load, i12 39

]]></Node>
<StgValue><ssdm name="add_ln116_345"/></StgValue>
</operation>

<operation id="1199" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:117 %zext_ln116_90 = zext i12 %add_ln116_345

]]></Node>
<StgValue><ssdm name="zext_ln116_90"/></StgValue>
</operation>

<operation id="1200" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:118 %input_fm_buffer_1_addr_39 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_90

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_39"/></StgValue>
</operation>

<operation id="1201" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1246 %bitcast_ln116_39 = bitcast i32 %output_r_addr_41_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_39"/></StgValue>
</operation>

<operation id="1202" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1247 %store_ln116 = store i32 %bitcast_ln116_39, i12 %input_fm_buffer_1_addr_39

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1203" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1253 %output_r_addr_42_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_42

]]></Node>
<StgValue><ssdm name="output_r_addr_42_read"/></StgValue>
</operation>

<operation id="1204" st_id="51" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1260 %output_r_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_41_req"/></StgValue>
</operation>

<operation id="1205" st_id="51" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1268 %output_r_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_42_req"/></StgValue>
</operation>

<operation id="1206" st_id="51" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1276 %output_r_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_43_req"/></StgValue>
</operation>

<operation id="1207" st_id="51" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1284 %output_r_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_44_req"/></StgValue>
</operation>

<operation id="1208" st_id="51" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1292 %output_r_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_45_req"/></StgValue>
</operation>

<operation id="1209" st_id="51" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1300 %output_r_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_46_req"/></StgValue>
</operation>

<operation id="1210" st_id="51" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1308 %output_r_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_47_req"/></StgValue>
</operation>

<operation id="1211" st_id="51" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1316 %output_r_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_48_req"/></StgValue>
</operation>

<operation id="1212" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1320 %add_ln116_53 = add i64 %add_ln116_37, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_53"/></StgValue>
</operation>

<operation id="1213" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1321 %trunc_ln116_48 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_53, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_48"/></StgValue>
</operation>

<operation id="1214" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1322 %sext_ln116_49 = sext i62 %trunc_ln116_48

]]></Node>
<StgValue><ssdm name="sext_ln116_49"/></StgValue>
</operation>

<operation id="1215" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1323 %output_r_addr_51 = getelementptr i32 %output_r, i64 %sext_ln116_49

]]></Node>
<StgValue><ssdm name="output_r_addr_51"/></StgValue>
</operation>

<operation id="1216" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1328 %add_ln116_54 = add i64 %add_ln116_37, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_54"/></StgValue>
</operation>

<operation id="1217" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1329 %trunc_ln116_49 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_54, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_49"/></StgValue>
</operation>

<operation id="1218" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1330 %sext_ln116_50 = sext i62 %trunc_ln116_49

]]></Node>
<StgValue><ssdm name="sext_ln116_50"/></StgValue>
</operation>

<operation id="1219" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1331 %output_r_addr_52 = getelementptr i32 %output_r, i64 %sext_ln116_50

]]></Node>
<StgValue><ssdm name="output_r_addr_52"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1220" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:119 %add_ln116_346 = add i12 %phi_mul_load, i12 40

]]></Node>
<StgValue><ssdm name="add_ln116_346"/></StgValue>
</operation>

<operation id="1221" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:120 %zext_ln116_91 = zext i12 %add_ln116_346

]]></Node>
<StgValue><ssdm name="zext_ln116_91"/></StgValue>
</operation>

<operation id="1222" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:121 %input_fm_buffer_1_addr_40 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_91

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_40"/></StgValue>
</operation>

<operation id="1223" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1254 %bitcast_ln116_40 = bitcast i32 %output_r_addr_42_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_40"/></StgValue>
</operation>

<operation id="1224" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1255 %store_ln116 = store i32 %bitcast_ln116_40, i12 %input_fm_buffer_1_addr_40

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1225" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1261 %output_r_addr_43_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_43

]]></Node>
<StgValue><ssdm name="output_r_addr_43_read"/></StgValue>
</operation>

<operation id="1226" st_id="52" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1268 %output_r_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_42_req"/></StgValue>
</operation>

<operation id="1227" st_id="52" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1276 %output_r_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_43_req"/></StgValue>
</operation>

<operation id="1228" st_id="52" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1284 %output_r_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_44_req"/></StgValue>
</operation>

<operation id="1229" st_id="52" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1292 %output_r_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_45_req"/></StgValue>
</operation>

<operation id="1230" st_id="52" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1300 %output_r_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_46_req"/></StgValue>
</operation>

<operation id="1231" st_id="52" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1308 %output_r_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_47_req"/></StgValue>
</operation>

<operation id="1232" st_id="52" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1316 %output_r_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_48_req"/></StgValue>
</operation>

<operation id="1233" st_id="52" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1324 %output_r_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_49_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1234" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:122 %add_ln116_347 = add i12 %phi_mul_load, i12 41

]]></Node>
<StgValue><ssdm name="add_ln116_347"/></StgValue>
</operation>

<operation id="1235" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:123 %zext_ln116_92 = zext i12 %add_ln116_347

]]></Node>
<StgValue><ssdm name="zext_ln116_92"/></StgValue>
</operation>

<operation id="1236" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:124 %input_fm_buffer_1_addr_41 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_92

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_41"/></StgValue>
</operation>

<operation id="1237" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1262 %bitcast_ln116_41 = bitcast i32 %output_r_addr_43_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_41"/></StgValue>
</operation>

<operation id="1238" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1263 %store_ln116 = store i32 %bitcast_ln116_41, i12 %input_fm_buffer_1_addr_41

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1239" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1269 %output_r_addr_44_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_44

]]></Node>
<StgValue><ssdm name="output_r_addr_44_read"/></StgValue>
</operation>

<operation id="1240" st_id="53" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1276 %output_r_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_43_req"/></StgValue>
</operation>

<operation id="1241" st_id="53" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1284 %output_r_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_44_req"/></StgValue>
</operation>

<operation id="1242" st_id="53" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1292 %output_r_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_45_req"/></StgValue>
</operation>

<operation id="1243" st_id="53" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1300 %output_r_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_46_req"/></StgValue>
</operation>

<operation id="1244" st_id="53" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1308 %output_r_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_47_req"/></StgValue>
</operation>

<operation id="1245" st_id="53" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1316 %output_r_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_48_req"/></StgValue>
</operation>

<operation id="1246" st_id="53" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1324 %output_r_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_49_req"/></StgValue>
</operation>

<operation id="1247" st_id="53" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1332 %output_r_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_50_req"/></StgValue>
</operation>

<operation id="1248" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:1336 %shl_ln116_22 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_2_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_22"/></StgValue>
</operation>

<operation id="1249" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:1337 %shl_ln116_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_2_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_23"/></StgValue>
</operation>

<operation id="1250" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:1338 %zext_ln116_24 = zext i10 %shl_ln116_23

]]></Node>
<StgValue><ssdm name="zext_ln116_24"/></StgValue>
</operation>

<operation id="1251" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:1339 %sub_ln116_3 = sub i18 %shl_ln116_22, i18 %zext_ln116_24

]]></Node>
<StgValue><ssdm name="sub_ln116_3"/></StgValue>
</operation>

<operation id="1252" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:1340 %zext_ln116_25 = zext i18 %sub_ln116_3

]]></Node>
<StgValue><ssdm name="zext_ln116_25"/></StgValue>
</operation>

<operation id="1253" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1341 %add_ln116_55 = add i64 %add_ln116, i64 %zext_ln116_25

]]></Node>
<StgValue><ssdm name="add_ln116_55"/></StgValue>
</operation>

<operation id="1254" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1342 %add_ln116_56 = add i64 %add_ln116_55, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_56"/></StgValue>
</operation>

<operation id="1255" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1343 %trunc_ln116_50 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_56, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_50"/></StgValue>
</operation>

<operation id="1256" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1344 %sext_ln116_51 = sext i62 %trunc_ln116_50

]]></Node>
<StgValue><ssdm name="sext_ln116_51"/></StgValue>
</operation>

<operation id="1257" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1345 %output_r_addr_53 = getelementptr i32 %output_r, i64 %sext_ln116_51

]]></Node>
<StgValue><ssdm name="output_r_addr_53"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1258" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:125 %add_ln116_348 = add i12 %phi_mul_load, i12 42

]]></Node>
<StgValue><ssdm name="add_ln116_348"/></StgValue>
</operation>

<operation id="1259" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:126 %zext_ln116_93 = zext i12 %add_ln116_348

]]></Node>
<StgValue><ssdm name="zext_ln116_93"/></StgValue>
</operation>

<operation id="1260" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:127 %input_fm_buffer_1_addr_42 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_93

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_42"/></StgValue>
</operation>

<operation id="1261" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1270 %bitcast_ln116_42 = bitcast i32 %output_r_addr_44_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_42"/></StgValue>
</operation>

<operation id="1262" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1271 %store_ln116 = store i32 %bitcast_ln116_42, i12 %input_fm_buffer_1_addr_42

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1263" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1277 %output_r_addr_45_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_45

]]></Node>
<StgValue><ssdm name="output_r_addr_45_read"/></StgValue>
</operation>

<operation id="1264" st_id="54" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1284 %output_r_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_44_req"/></StgValue>
</operation>

<operation id="1265" st_id="54" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1292 %output_r_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_45_req"/></StgValue>
</operation>

<operation id="1266" st_id="54" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1300 %output_r_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_46_req"/></StgValue>
</operation>

<operation id="1267" st_id="54" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1308 %output_r_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_47_req"/></StgValue>
</operation>

<operation id="1268" st_id="54" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1316 %output_r_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_48_req"/></StgValue>
</operation>

<operation id="1269" st_id="54" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1324 %output_r_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_49_req"/></StgValue>
</operation>

<operation id="1270" st_id="54" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1332 %output_r_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_50_req"/></StgValue>
</operation>

<operation id="1271" st_id="54" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1346 %output_r_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_51_req"/></StgValue>
</operation>

<operation id="1272" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1350 %add_ln116_57 = add i64 %add_ln116_55, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_57"/></StgValue>
</operation>

<operation id="1273" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1351 %trunc_ln116_51 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_57, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_51"/></StgValue>
</operation>

<operation id="1274" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1352 %sext_ln116_52 = sext i62 %trunc_ln116_51

]]></Node>
<StgValue><ssdm name="sext_ln116_52"/></StgValue>
</operation>

<operation id="1275" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1353 %output_r_addr_54 = getelementptr i32 %output_r, i64 %sext_ln116_52

]]></Node>
<StgValue><ssdm name="output_r_addr_54"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1276" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:128 %add_ln116_349 = add i12 %phi_mul_load, i12 43

]]></Node>
<StgValue><ssdm name="add_ln116_349"/></StgValue>
</operation>

<operation id="1277" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:129 %zext_ln116_94 = zext i12 %add_ln116_349

]]></Node>
<StgValue><ssdm name="zext_ln116_94"/></StgValue>
</operation>

<operation id="1278" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:130 %input_fm_buffer_1_addr_43 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_94

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_43"/></StgValue>
</operation>

<operation id="1279" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1278 %bitcast_ln116_43 = bitcast i32 %output_r_addr_45_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_43"/></StgValue>
</operation>

<operation id="1280" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1279 %store_ln116 = store i32 %bitcast_ln116_43, i12 %input_fm_buffer_1_addr_43

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1281" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1285 %output_r_addr_46_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_46

]]></Node>
<StgValue><ssdm name="output_r_addr_46_read"/></StgValue>
</operation>

<operation id="1282" st_id="55" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1292 %output_r_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_45_req"/></StgValue>
</operation>

<operation id="1283" st_id="55" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1300 %output_r_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_46_req"/></StgValue>
</operation>

<operation id="1284" st_id="55" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1308 %output_r_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_47_req"/></StgValue>
</operation>

<operation id="1285" st_id="55" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1316 %output_r_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_48_req"/></StgValue>
</operation>

<operation id="1286" st_id="55" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1324 %output_r_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_49_req"/></StgValue>
</operation>

<operation id="1287" st_id="55" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1332 %output_r_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_50_req"/></StgValue>
</operation>

<operation id="1288" st_id="55" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1346 %output_r_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_51_req"/></StgValue>
</operation>

<operation id="1289" st_id="55" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1354 %output_r_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_52_req"/></StgValue>
</operation>

<operation id="1290" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1358 %add_ln116_58 = add i64 %add_ln116_55, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_58"/></StgValue>
</operation>

<operation id="1291" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1359 %trunc_ln116_52 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_58, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_52"/></StgValue>
</operation>

<operation id="1292" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1360 %sext_ln116_53 = sext i62 %trunc_ln116_52

]]></Node>
<StgValue><ssdm name="sext_ln116_53"/></StgValue>
</operation>

<operation id="1293" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1361 %output_r_addr_55 = getelementptr i32 %output_r, i64 %sext_ln116_53

]]></Node>
<StgValue><ssdm name="output_r_addr_55"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1294" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:131 %add_ln116_350 = add i12 %phi_mul_load, i12 44

]]></Node>
<StgValue><ssdm name="add_ln116_350"/></StgValue>
</operation>

<operation id="1295" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:132 %zext_ln116_95 = zext i12 %add_ln116_350

]]></Node>
<StgValue><ssdm name="zext_ln116_95"/></StgValue>
</operation>

<operation id="1296" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:133 %input_fm_buffer_1_addr_44 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_95

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_44"/></StgValue>
</operation>

<operation id="1297" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1286 %bitcast_ln116_44 = bitcast i32 %output_r_addr_46_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_44"/></StgValue>
</operation>

<operation id="1298" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1287 %store_ln116 = store i32 %bitcast_ln116_44, i12 %input_fm_buffer_1_addr_44

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1299" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1293 %output_r_addr_47_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_47

]]></Node>
<StgValue><ssdm name="output_r_addr_47_read"/></StgValue>
</operation>

<operation id="1300" st_id="56" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1300 %output_r_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_46_req"/></StgValue>
</operation>

<operation id="1301" st_id="56" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1308 %output_r_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_47_req"/></StgValue>
</operation>

<operation id="1302" st_id="56" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1316 %output_r_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_48_req"/></StgValue>
</operation>

<operation id="1303" st_id="56" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1324 %output_r_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_49_req"/></StgValue>
</operation>

<operation id="1304" st_id="56" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1332 %output_r_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_50_req"/></StgValue>
</operation>

<operation id="1305" st_id="56" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1346 %output_r_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_51_req"/></StgValue>
</operation>

<operation id="1306" st_id="56" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1354 %output_r_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_52_req"/></StgValue>
</operation>

<operation id="1307" st_id="56" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1362 %output_r_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_53_req"/></StgValue>
</operation>

<operation id="1308" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1366 %add_ln116_59 = add i64 %add_ln116_55, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_59"/></StgValue>
</operation>

<operation id="1309" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1367 %trunc_ln116_53 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_59, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_53"/></StgValue>
</operation>

<operation id="1310" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1368 %sext_ln116_54 = sext i62 %trunc_ln116_53

]]></Node>
<StgValue><ssdm name="sext_ln116_54"/></StgValue>
</operation>

<operation id="1311" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1369 %output_r_addr_56 = getelementptr i32 %output_r, i64 %sext_ln116_54

]]></Node>
<StgValue><ssdm name="output_r_addr_56"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1312" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:134 %add_ln116_351 = add i12 %phi_mul_load, i12 45

]]></Node>
<StgValue><ssdm name="add_ln116_351"/></StgValue>
</operation>

<operation id="1313" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:135 %zext_ln116_96 = zext i12 %add_ln116_351

]]></Node>
<StgValue><ssdm name="zext_ln116_96"/></StgValue>
</operation>

<operation id="1314" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:136 %input_fm_buffer_1_addr_45 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_96

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_45"/></StgValue>
</operation>

<operation id="1315" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1294 %bitcast_ln116_45 = bitcast i32 %output_r_addr_47_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_45"/></StgValue>
</operation>

<operation id="1316" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1295 %store_ln116 = store i32 %bitcast_ln116_45, i12 %input_fm_buffer_1_addr_45

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1317" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1301 %output_r_addr_48_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_48

]]></Node>
<StgValue><ssdm name="output_r_addr_48_read"/></StgValue>
</operation>

<operation id="1318" st_id="57" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1308 %output_r_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_47_req"/></StgValue>
</operation>

<operation id="1319" st_id="57" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1316 %output_r_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_48_req"/></StgValue>
</operation>

<operation id="1320" st_id="57" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1324 %output_r_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_49_req"/></StgValue>
</operation>

<operation id="1321" st_id="57" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1332 %output_r_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_50_req"/></StgValue>
</operation>

<operation id="1322" st_id="57" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1346 %output_r_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_51_req"/></StgValue>
</operation>

<operation id="1323" st_id="57" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1354 %output_r_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_52_req"/></StgValue>
</operation>

<operation id="1324" st_id="57" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1362 %output_r_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_53_req"/></StgValue>
</operation>

<operation id="1325" st_id="57" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1370 %output_r_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_54_req"/></StgValue>
</operation>

<operation id="1326" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1374 %add_ln116_60 = add i64 %add_ln116_55, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_60"/></StgValue>
</operation>

<operation id="1327" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1375 %trunc_ln116_54 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_60, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_54"/></StgValue>
</operation>

<operation id="1328" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1376 %sext_ln116_55 = sext i62 %trunc_ln116_54

]]></Node>
<StgValue><ssdm name="sext_ln116_55"/></StgValue>
</operation>

<operation id="1329" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1377 %output_r_addr_57 = getelementptr i32 %output_r, i64 %sext_ln116_55

]]></Node>
<StgValue><ssdm name="output_r_addr_57"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1330" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:137 %add_ln116_352 = add i12 %phi_mul_load, i12 46

]]></Node>
<StgValue><ssdm name="add_ln116_352"/></StgValue>
</operation>

<operation id="1331" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:138 %zext_ln116_97 = zext i12 %add_ln116_352

]]></Node>
<StgValue><ssdm name="zext_ln116_97"/></StgValue>
</operation>

<operation id="1332" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:139 %input_fm_buffer_1_addr_46 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_97

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_46"/></StgValue>
</operation>

<operation id="1333" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1302 %bitcast_ln116_46 = bitcast i32 %output_r_addr_48_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_46"/></StgValue>
</operation>

<operation id="1334" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1303 %store_ln116 = store i32 %bitcast_ln116_46, i12 %input_fm_buffer_1_addr_46

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1335" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1309 %output_r_addr_49_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_49

]]></Node>
<StgValue><ssdm name="output_r_addr_49_read"/></StgValue>
</operation>

<operation id="1336" st_id="58" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1316 %output_r_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_48_req"/></StgValue>
</operation>

<operation id="1337" st_id="58" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1324 %output_r_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_49_req"/></StgValue>
</operation>

<operation id="1338" st_id="58" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1332 %output_r_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_50_req"/></StgValue>
</operation>

<operation id="1339" st_id="58" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1346 %output_r_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_51_req"/></StgValue>
</operation>

<operation id="1340" st_id="58" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1354 %output_r_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_52_req"/></StgValue>
</operation>

<operation id="1341" st_id="58" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1362 %output_r_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_53_req"/></StgValue>
</operation>

<operation id="1342" st_id="58" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1370 %output_r_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_54_req"/></StgValue>
</operation>

<operation id="1343" st_id="58" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1378 %output_r_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_55_req"/></StgValue>
</operation>

<operation id="1344" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1382 %add_ln116_61 = add i64 %add_ln116_55, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_61"/></StgValue>
</operation>

<operation id="1345" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1383 %trunc_ln116_55 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_61, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_55"/></StgValue>
</operation>

<operation id="1346" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1384 %sext_ln116_56 = sext i62 %trunc_ln116_55

]]></Node>
<StgValue><ssdm name="sext_ln116_56"/></StgValue>
</operation>

<operation id="1347" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1385 %output_r_addr_58 = getelementptr i32 %output_r, i64 %sext_ln116_56

]]></Node>
<StgValue><ssdm name="output_r_addr_58"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1348" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:140 %add_ln116_353 = add i12 %phi_mul_load, i12 47

]]></Node>
<StgValue><ssdm name="add_ln116_353"/></StgValue>
</operation>

<operation id="1349" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:141 %zext_ln116_98 = zext i12 %add_ln116_353

]]></Node>
<StgValue><ssdm name="zext_ln116_98"/></StgValue>
</operation>

<operation id="1350" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:142 %input_fm_buffer_1_addr_47 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_98

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_47"/></StgValue>
</operation>

<operation id="1351" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1310 %bitcast_ln116_47 = bitcast i32 %output_r_addr_49_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_47"/></StgValue>
</operation>

<operation id="1352" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1311 %store_ln116 = store i32 %bitcast_ln116_47, i12 %input_fm_buffer_1_addr_47

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1353" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1317 %output_r_addr_50_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_50

]]></Node>
<StgValue><ssdm name="output_r_addr_50_read"/></StgValue>
</operation>

<operation id="1354" st_id="59" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1324 %output_r_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_49_req"/></StgValue>
</operation>

<operation id="1355" st_id="59" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1332 %output_r_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_50_req"/></StgValue>
</operation>

<operation id="1356" st_id="59" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1346 %output_r_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_51_req"/></StgValue>
</operation>

<operation id="1357" st_id="59" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1354 %output_r_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_52_req"/></StgValue>
</operation>

<operation id="1358" st_id="59" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1362 %output_r_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_53_req"/></StgValue>
</operation>

<operation id="1359" st_id="59" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1370 %output_r_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_54_req"/></StgValue>
</operation>

<operation id="1360" st_id="59" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1378 %output_r_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_55_req"/></StgValue>
</operation>

<operation id="1361" st_id="59" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1386 %output_r_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_56_req"/></StgValue>
</operation>

<operation id="1362" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1390 %add_ln116_62 = add i64 %add_ln116_55, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_62"/></StgValue>
</operation>

<operation id="1363" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1391 %trunc_ln116_56 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_62, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_56"/></StgValue>
</operation>

<operation id="1364" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1392 %sext_ln116_57 = sext i62 %trunc_ln116_56

]]></Node>
<StgValue><ssdm name="sext_ln116_57"/></StgValue>
</operation>

<operation id="1365" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1393 %output_r_addr_59 = getelementptr i32 %output_r, i64 %sext_ln116_57

]]></Node>
<StgValue><ssdm name="output_r_addr_59"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1366" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:143 %add_ln116_354 = add i12 %phi_mul_load, i12 48

]]></Node>
<StgValue><ssdm name="add_ln116_354"/></StgValue>
</operation>

<operation id="1367" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:144 %zext_ln116_99 = zext i12 %add_ln116_354

]]></Node>
<StgValue><ssdm name="zext_ln116_99"/></StgValue>
</operation>

<operation id="1368" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:145 %input_fm_buffer_1_addr_48 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_99

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_48"/></StgValue>
</operation>

<operation id="1369" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1318 %bitcast_ln116_48 = bitcast i32 %output_r_addr_50_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_48"/></StgValue>
</operation>

<operation id="1370" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1319 %store_ln116 = store i32 %bitcast_ln116_48, i12 %input_fm_buffer_1_addr_48

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1371" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1325 %output_r_addr_51_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_51

]]></Node>
<StgValue><ssdm name="output_r_addr_51_read"/></StgValue>
</operation>

<operation id="1372" st_id="60" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1332 %output_r_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_50_req"/></StgValue>
</operation>

<operation id="1373" st_id="60" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1346 %output_r_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_51_req"/></StgValue>
</operation>

<operation id="1374" st_id="60" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1354 %output_r_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_52_req"/></StgValue>
</operation>

<operation id="1375" st_id="60" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1362 %output_r_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_53_req"/></StgValue>
</operation>

<operation id="1376" st_id="60" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1370 %output_r_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_54_req"/></StgValue>
</operation>

<operation id="1377" st_id="60" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1378 %output_r_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_55_req"/></StgValue>
</operation>

<operation id="1378" st_id="60" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1386 %output_r_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_56_req"/></StgValue>
</operation>

<operation id="1379" st_id="60" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1394 %output_r_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_57_req"/></StgValue>
</operation>

<operation id="1380" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1398 %add_ln116_63 = add i64 %add_ln116_55, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_63"/></StgValue>
</operation>

<operation id="1381" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1399 %trunc_ln116_57 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_63, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_57"/></StgValue>
</operation>

<operation id="1382" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1400 %sext_ln116_58 = sext i62 %trunc_ln116_57

]]></Node>
<StgValue><ssdm name="sext_ln116_58"/></StgValue>
</operation>

<operation id="1383" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1401 %output_r_addr_60 = getelementptr i32 %output_r, i64 %sext_ln116_58

]]></Node>
<StgValue><ssdm name="output_r_addr_60"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1384" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:146 %add_ln116_355 = add i12 %phi_mul_load, i12 49

]]></Node>
<StgValue><ssdm name="add_ln116_355"/></StgValue>
</operation>

<operation id="1385" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:147 %zext_ln116_100 = zext i12 %add_ln116_355

]]></Node>
<StgValue><ssdm name="zext_ln116_100"/></StgValue>
</operation>

<operation id="1386" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:148 %input_fm_buffer_1_addr_49 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_100

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_49"/></StgValue>
</operation>

<operation id="1387" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1326 %bitcast_ln116_49 = bitcast i32 %output_r_addr_51_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_49"/></StgValue>
</operation>

<operation id="1388" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1327 %store_ln116 = store i32 %bitcast_ln116_49, i12 %input_fm_buffer_1_addr_49

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1389" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1333 %output_r_addr_52_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_52

]]></Node>
<StgValue><ssdm name="output_r_addr_52_read"/></StgValue>
</operation>

<operation id="1390" st_id="61" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1346 %output_r_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_51_req"/></StgValue>
</operation>

<operation id="1391" st_id="61" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1354 %output_r_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_52_req"/></StgValue>
</operation>

<operation id="1392" st_id="61" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1362 %output_r_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_53_req"/></StgValue>
</operation>

<operation id="1393" st_id="61" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1370 %output_r_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_54_req"/></StgValue>
</operation>

<operation id="1394" st_id="61" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1378 %output_r_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_55_req"/></StgValue>
</operation>

<operation id="1395" st_id="61" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1386 %output_r_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_56_req"/></StgValue>
</operation>

<operation id="1396" st_id="61" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1394 %output_r_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_57_req"/></StgValue>
</operation>

<operation id="1397" st_id="61" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1402 %output_r_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_58_req"/></StgValue>
</operation>

<operation id="1398" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1406 %add_ln116_64 = add i64 %add_ln116_55, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_64"/></StgValue>
</operation>

<operation id="1399" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1407 %trunc_ln116_58 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_64, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_58"/></StgValue>
</operation>

<operation id="1400" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1408 %sext_ln116_59 = sext i62 %trunc_ln116_58

]]></Node>
<StgValue><ssdm name="sext_ln116_59"/></StgValue>
</operation>

<operation id="1401" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1409 %output_r_addr_61 = getelementptr i32 %output_r, i64 %sext_ln116_59

]]></Node>
<StgValue><ssdm name="output_r_addr_61"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1402" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:149 %add_ln116_356 = add i12 %phi_mul_load, i12 50

]]></Node>
<StgValue><ssdm name="add_ln116_356"/></StgValue>
</operation>

<operation id="1403" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:150 %zext_ln116_101 = zext i12 %add_ln116_356

]]></Node>
<StgValue><ssdm name="zext_ln116_101"/></StgValue>
</operation>

<operation id="1404" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:151 %input_fm_buffer_1_addr_50 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_101

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_50"/></StgValue>
</operation>

<operation id="1405" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1334 %bitcast_ln116_50 = bitcast i32 %output_r_addr_52_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_50"/></StgValue>
</operation>

<operation id="1406" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1335 %store_ln116 = store i32 %bitcast_ln116_50, i12 %input_fm_buffer_1_addr_50

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1407" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1347 %output_r_addr_53_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_53

]]></Node>
<StgValue><ssdm name="output_r_addr_53_read"/></StgValue>
</operation>

<operation id="1408" st_id="62" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1354 %output_r_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_52_req"/></StgValue>
</operation>

<operation id="1409" st_id="62" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1362 %output_r_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_53_req"/></StgValue>
</operation>

<operation id="1410" st_id="62" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1370 %output_r_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_54_req"/></StgValue>
</operation>

<operation id="1411" st_id="62" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1378 %output_r_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_55_req"/></StgValue>
</operation>

<operation id="1412" st_id="62" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1386 %output_r_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_56_req"/></StgValue>
</operation>

<operation id="1413" st_id="62" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1394 %output_r_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_57_req"/></StgValue>
</operation>

<operation id="1414" st_id="62" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1402 %output_r_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_58_req"/></StgValue>
</operation>

<operation id="1415" st_id="62" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1410 %output_r_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_59_req"/></StgValue>
</operation>

<operation id="1416" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1414 %add_ln116_65 = add i64 %add_ln116_55, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_65"/></StgValue>
</operation>

<operation id="1417" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1415 %trunc_ln116_59 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_65, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_59"/></StgValue>
</operation>

<operation id="1418" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1416 %sext_ln116_60 = sext i62 %trunc_ln116_59

]]></Node>
<StgValue><ssdm name="sext_ln116_60"/></StgValue>
</operation>

<operation id="1419" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1417 %output_r_addr_62 = getelementptr i32 %output_r, i64 %sext_ln116_60

]]></Node>
<StgValue><ssdm name="output_r_addr_62"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1420" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:152 %add_ln116_357 = add i12 %phi_mul_load, i12 51

]]></Node>
<StgValue><ssdm name="add_ln116_357"/></StgValue>
</operation>

<operation id="1421" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:153 %zext_ln116_102 = zext i12 %add_ln116_357

]]></Node>
<StgValue><ssdm name="zext_ln116_102"/></StgValue>
</operation>

<operation id="1422" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:154 %input_fm_buffer_1_addr_51 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_102

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_51"/></StgValue>
</operation>

<operation id="1423" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1348 %bitcast_ln116_51 = bitcast i32 %output_r_addr_53_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_51"/></StgValue>
</operation>

<operation id="1424" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1349 %store_ln116 = store i32 %bitcast_ln116_51, i12 %input_fm_buffer_1_addr_51

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1425" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1355 %output_r_addr_54_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_54

]]></Node>
<StgValue><ssdm name="output_r_addr_54_read"/></StgValue>
</operation>

<operation id="1426" st_id="63" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1362 %output_r_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_53_req"/></StgValue>
</operation>

<operation id="1427" st_id="63" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1370 %output_r_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_54_req"/></StgValue>
</operation>

<operation id="1428" st_id="63" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1378 %output_r_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_55_req"/></StgValue>
</operation>

<operation id="1429" st_id="63" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1386 %output_r_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_56_req"/></StgValue>
</operation>

<operation id="1430" st_id="63" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1394 %output_r_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_57_req"/></StgValue>
</operation>

<operation id="1431" st_id="63" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1402 %output_r_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_58_req"/></StgValue>
</operation>

<operation id="1432" st_id="63" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1410 %output_r_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_59_req"/></StgValue>
</operation>

<operation id="1433" st_id="63" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1418 %output_r_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_60_req"/></StgValue>
</operation>

<operation id="1434" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1422 %add_ln116_66 = add i64 %add_ln116_55, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_66"/></StgValue>
</operation>

<operation id="1435" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1423 %trunc_ln116_60 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_66, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_60"/></StgValue>
</operation>

<operation id="1436" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1424 %sext_ln116_61 = sext i62 %trunc_ln116_60

]]></Node>
<StgValue><ssdm name="sext_ln116_61"/></StgValue>
</operation>

<operation id="1437" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1425 %output_r_addr_63 = getelementptr i32 %output_r, i64 %sext_ln116_61

]]></Node>
<StgValue><ssdm name="output_r_addr_63"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1438" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:155 %add_ln116_358 = add i12 %phi_mul_load, i12 52

]]></Node>
<StgValue><ssdm name="add_ln116_358"/></StgValue>
</operation>

<operation id="1439" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:156 %zext_ln116_103 = zext i12 %add_ln116_358

]]></Node>
<StgValue><ssdm name="zext_ln116_103"/></StgValue>
</operation>

<operation id="1440" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:157 %input_fm_buffer_1_addr_52 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_103

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_52"/></StgValue>
</operation>

<operation id="1441" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1356 %bitcast_ln116_52 = bitcast i32 %output_r_addr_54_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_52"/></StgValue>
</operation>

<operation id="1442" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1357 %store_ln116 = store i32 %bitcast_ln116_52, i12 %input_fm_buffer_1_addr_52

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1443" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1363 %output_r_addr_55_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_55

]]></Node>
<StgValue><ssdm name="output_r_addr_55_read"/></StgValue>
</operation>

<operation id="1444" st_id="64" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1370 %output_r_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_54_req"/></StgValue>
</operation>

<operation id="1445" st_id="64" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1378 %output_r_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_55_req"/></StgValue>
</operation>

<operation id="1446" st_id="64" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1386 %output_r_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_56_req"/></StgValue>
</operation>

<operation id="1447" st_id="64" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1394 %output_r_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_57_req"/></StgValue>
</operation>

<operation id="1448" st_id="64" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1402 %output_r_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_58_req"/></StgValue>
</operation>

<operation id="1449" st_id="64" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1410 %output_r_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_59_req"/></StgValue>
</operation>

<operation id="1450" st_id="64" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1418 %output_r_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_60_req"/></StgValue>
</operation>

<operation id="1451" st_id="64" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1426 %output_r_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_61_req"/></StgValue>
</operation>

<operation id="1452" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1430 %add_ln116_67 = add i64 %add_ln116_55, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_67"/></StgValue>
</operation>

<operation id="1453" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1431 %trunc_ln116_61 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_67, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_61"/></StgValue>
</operation>

<operation id="1454" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1432 %sext_ln116_62 = sext i62 %trunc_ln116_61

]]></Node>
<StgValue><ssdm name="sext_ln116_62"/></StgValue>
</operation>

<operation id="1455" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1433 %output_r_addr_64 = getelementptr i32 %output_r, i64 %sext_ln116_62

]]></Node>
<StgValue><ssdm name="output_r_addr_64"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1456" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:158 %add_ln116_359 = add i12 %phi_mul_load, i12 53

]]></Node>
<StgValue><ssdm name="add_ln116_359"/></StgValue>
</operation>

<operation id="1457" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:159 %zext_ln116_104 = zext i12 %add_ln116_359

]]></Node>
<StgValue><ssdm name="zext_ln116_104"/></StgValue>
</operation>

<operation id="1458" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:160 %input_fm_buffer_1_addr_53 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_104

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_53"/></StgValue>
</operation>

<operation id="1459" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1364 %bitcast_ln116_53 = bitcast i32 %output_r_addr_55_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_53"/></StgValue>
</operation>

<operation id="1460" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1365 %store_ln116 = store i32 %bitcast_ln116_53, i12 %input_fm_buffer_1_addr_53

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1461" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1371 %output_r_addr_56_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_56

]]></Node>
<StgValue><ssdm name="output_r_addr_56_read"/></StgValue>
</operation>

<operation id="1462" st_id="65" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1378 %output_r_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_55_req"/></StgValue>
</operation>

<operation id="1463" st_id="65" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1386 %output_r_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_56_req"/></StgValue>
</operation>

<operation id="1464" st_id="65" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1394 %output_r_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_57_req"/></StgValue>
</operation>

<operation id="1465" st_id="65" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1402 %output_r_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_58_req"/></StgValue>
</operation>

<operation id="1466" st_id="65" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1410 %output_r_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_59_req"/></StgValue>
</operation>

<operation id="1467" st_id="65" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1418 %output_r_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_60_req"/></StgValue>
</operation>

<operation id="1468" st_id="65" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1426 %output_r_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_61_req"/></StgValue>
</operation>

<operation id="1469" st_id="65" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1434 %output_r_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_62_req"/></StgValue>
</operation>

<operation id="1470" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1438 %add_ln116_68 = add i64 %add_ln116_55, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_68"/></StgValue>
</operation>

<operation id="1471" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1439 %trunc_ln116_62 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_68, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_62"/></StgValue>
</operation>

<operation id="1472" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1440 %sext_ln116_63 = sext i62 %trunc_ln116_62

]]></Node>
<StgValue><ssdm name="sext_ln116_63"/></StgValue>
</operation>

<operation id="1473" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1441 %output_r_addr_65 = getelementptr i32 %output_r, i64 %sext_ln116_63

]]></Node>
<StgValue><ssdm name="output_r_addr_65"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1474" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:161 %add_ln116_360 = add i12 %phi_mul_load, i12 54

]]></Node>
<StgValue><ssdm name="add_ln116_360"/></StgValue>
</operation>

<operation id="1475" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:162 %zext_ln116_105 = zext i12 %add_ln116_360

]]></Node>
<StgValue><ssdm name="zext_ln116_105"/></StgValue>
</operation>

<operation id="1476" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:163 %input_fm_buffer_1_addr_54 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_105

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_54"/></StgValue>
</operation>

<operation id="1477" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1372 %bitcast_ln116_54 = bitcast i32 %output_r_addr_56_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_54"/></StgValue>
</operation>

<operation id="1478" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1373 %store_ln116 = store i32 %bitcast_ln116_54, i12 %input_fm_buffer_1_addr_54

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1479" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1379 %output_r_addr_57_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_57

]]></Node>
<StgValue><ssdm name="output_r_addr_57_read"/></StgValue>
</operation>

<operation id="1480" st_id="66" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1386 %output_r_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_56_req"/></StgValue>
</operation>

<operation id="1481" st_id="66" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1394 %output_r_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_57_req"/></StgValue>
</operation>

<operation id="1482" st_id="66" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1402 %output_r_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_58_req"/></StgValue>
</operation>

<operation id="1483" st_id="66" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1410 %output_r_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_59_req"/></StgValue>
</operation>

<operation id="1484" st_id="66" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1418 %output_r_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_60_req"/></StgValue>
</operation>

<operation id="1485" st_id="66" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1426 %output_r_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_61_req"/></StgValue>
</operation>

<operation id="1486" st_id="66" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1434 %output_r_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_62_req"/></StgValue>
</operation>

<operation id="1487" st_id="66" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1442 %output_r_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_63_req"/></StgValue>
</operation>

<operation id="1488" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1446 %add_ln116_69 = add i64 %add_ln116_55, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_69"/></StgValue>
</operation>

<operation id="1489" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1447 %trunc_ln116_63 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_69, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_63"/></StgValue>
</operation>

<operation id="1490" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1448 %sext_ln116_64 = sext i62 %trunc_ln116_63

]]></Node>
<StgValue><ssdm name="sext_ln116_64"/></StgValue>
</operation>

<operation id="1491" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1449 %output_r_addr_66 = getelementptr i32 %output_r, i64 %sext_ln116_64

]]></Node>
<StgValue><ssdm name="output_r_addr_66"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1492" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:164 %add_ln116_361 = add i12 %phi_mul_load, i12 55

]]></Node>
<StgValue><ssdm name="add_ln116_361"/></StgValue>
</operation>

<operation id="1493" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:165 %zext_ln116_106 = zext i12 %add_ln116_361

]]></Node>
<StgValue><ssdm name="zext_ln116_106"/></StgValue>
</operation>

<operation id="1494" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:166 %input_fm_buffer_1_addr_55 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_106

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_55"/></StgValue>
</operation>

<operation id="1495" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1380 %bitcast_ln116_55 = bitcast i32 %output_r_addr_57_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_55"/></StgValue>
</operation>

<operation id="1496" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1381 %store_ln116 = store i32 %bitcast_ln116_55, i12 %input_fm_buffer_1_addr_55

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1497" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1387 %output_r_addr_58_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_58

]]></Node>
<StgValue><ssdm name="output_r_addr_58_read"/></StgValue>
</operation>

<operation id="1498" st_id="67" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1394 %output_r_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_57_req"/></StgValue>
</operation>

<operation id="1499" st_id="67" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1402 %output_r_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_58_req"/></StgValue>
</operation>

<operation id="1500" st_id="67" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1410 %output_r_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_59_req"/></StgValue>
</operation>

<operation id="1501" st_id="67" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1418 %output_r_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_60_req"/></StgValue>
</operation>

<operation id="1502" st_id="67" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1426 %output_r_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_61_req"/></StgValue>
</operation>

<operation id="1503" st_id="67" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1434 %output_r_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_62_req"/></StgValue>
</operation>

<operation id="1504" st_id="67" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1442 %output_r_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_63_req"/></StgValue>
</operation>

<operation id="1505" st_id="67" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1450 %output_r_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_64_req"/></StgValue>
</operation>

<operation id="1506" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1454 %add_ln116_70 = add i64 %add_ln116_55, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_70"/></StgValue>
</operation>

<operation id="1507" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1455 %trunc_ln116_64 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_70, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_64"/></StgValue>
</operation>

<operation id="1508" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1456 %sext_ln116_65 = sext i62 %trunc_ln116_64

]]></Node>
<StgValue><ssdm name="sext_ln116_65"/></StgValue>
</operation>

<operation id="1509" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1457 %output_r_addr_67 = getelementptr i32 %output_r, i64 %sext_ln116_65

]]></Node>
<StgValue><ssdm name="output_r_addr_67"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1510" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:167 %add_ln116_362 = add i12 %phi_mul_load, i12 56

]]></Node>
<StgValue><ssdm name="add_ln116_362"/></StgValue>
</operation>

<operation id="1511" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:168 %zext_ln116_107 = zext i12 %add_ln116_362

]]></Node>
<StgValue><ssdm name="zext_ln116_107"/></StgValue>
</operation>

<operation id="1512" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:169 %input_fm_buffer_1_addr_56 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_107

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_56"/></StgValue>
</operation>

<operation id="1513" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1388 %bitcast_ln116_56 = bitcast i32 %output_r_addr_58_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_56"/></StgValue>
</operation>

<operation id="1514" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1389 %store_ln116 = store i32 %bitcast_ln116_56, i12 %input_fm_buffer_1_addr_56

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1515" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1395 %output_r_addr_59_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_59

]]></Node>
<StgValue><ssdm name="output_r_addr_59_read"/></StgValue>
</operation>

<operation id="1516" st_id="68" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1402 %output_r_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_58_req"/></StgValue>
</operation>

<operation id="1517" st_id="68" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1410 %output_r_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_59_req"/></StgValue>
</operation>

<operation id="1518" st_id="68" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1418 %output_r_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_60_req"/></StgValue>
</operation>

<operation id="1519" st_id="68" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1426 %output_r_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_61_req"/></StgValue>
</operation>

<operation id="1520" st_id="68" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1434 %output_r_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_62_req"/></StgValue>
</operation>

<operation id="1521" st_id="68" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1442 %output_r_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_63_req"/></StgValue>
</operation>

<operation id="1522" st_id="68" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1450 %output_r_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_64_req"/></StgValue>
</operation>

<operation id="1523" st_id="68" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1458 %output_r_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_65_req"/></StgValue>
</operation>

<operation id="1524" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1462 %add_ln116_71 = add i64 %add_ln116_55, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_71"/></StgValue>
</operation>

<operation id="1525" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1463 %trunc_ln116_65 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_71, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_65"/></StgValue>
</operation>

<operation id="1526" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1464 %sext_ln116_66 = sext i62 %trunc_ln116_65

]]></Node>
<StgValue><ssdm name="sext_ln116_66"/></StgValue>
</operation>

<operation id="1527" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1465 %output_r_addr_68 = getelementptr i32 %output_r, i64 %sext_ln116_66

]]></Node>
<StgValue><ssdm name="output_r_addr_68"/></StgValue>
</operation>

<operation id="1528" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1470 %add_ln116_72 = add i64 %add_ln116_55, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_72"/></StgValue>
</operation>

<operation id="1529" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1471 %trunc_ln116_66 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_72, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_66"/></StgValue>
</operation>

<operation id="1530" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1472 %sext_ln116_67 = sext i62 %trunc_ln116_66

]]></Node>
<StgValue><ssdm name="sext_ln116_67"/></StgValue>
</operation>

<operation id="1531" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1473 %output_r_addr_69 = getelementptr i32 %output_r, i64 %sext_ln116_67

]]></Node>
<StgValue><ssdm name="output_r_addr_69"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1532" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:170 %add_ln116_363 = add i12 %phi_mul_load, i12 57

]]></Node>
<StgValue><ssdm name="add_ln116_363"/></StgValue>
</operation>

<operation id="1533" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:171 %zext_ln116_108 = zext i12 %add_ln116_363

]]></Node>
<StgValue><ssdm name="zext_ln116_108"/></StgValue>
</operation>

<operation id="1534" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:172 %input_fm_buffer_1_addr_57 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_108

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_57"/></StgValue>
</operation>

<operation id="1535" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1396 %bitcast_ln116_57 = bitcast i32 %output_r_addr_59_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_57"/></StgValue>
</operation>

<operation id="1536" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1397 %store_ln116 = store i32 %bitcast_ln116_57, i12 %input_fm_buffer_1_addr_57

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1537" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1403 %output_r_addr_60_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_60

]]></Node>
<StgValue><ssdm name="output_r_addr_60_read"/></StgValue>
</operation>

<operation id="1538" st_id="69" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1410 %output_r_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_59_req"/></StgValue>
</operation>

<operation id="1539" st_id="69" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1418 %output_r_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_60_req"/></StgValue>
</operation>

<operation id="1540" st_id="69" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1426 %output_r_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_61_req"/></StgValue>
</operation>

<operation id="1541" st_id="69" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1434 %output_r_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_62_req"/></StgValue>
</operation>

<operation id="1542" st_id="69" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1442 %output_r_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_63_req"/></StgValue>
</operation>

<operation id="1543" st_id="69" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1450 %output_r_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_64_req"/></StgValue>
</operation>

<operation id="1544" st_id="69" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1458 %output_r_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_65_req"/></StgValue>
</operation>

<operation id="1545" st_id="69" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1466 %output_r_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_66_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1546" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:173 %add_ln116_364 = add i12 %phi_mul_load, i12 58

]]></Node>
<StgValue><ssdm name="add_ln116_364"/></StgValue>
</operation>

<operation id="1547" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:174 %zext_ln116_109 = zext i12 %add_ln116_364

]]></Node>
<StgValue><ssdm name="zext_ln116_109"/></StgValue>
</operation>

<operation id="1548" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:175 %input_fm_buffer_1_addr_58 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_109

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_58"/></StgValue>
</operation>

<operation id="1549" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1404 %bitcast_ln116_58 = bitcast i32 %output_r_addr_60_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_58"/></StgValue>
</operation>

<operation id="1550" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1405 %store_ln116 = store i32 %bitcast_ln116_58, i12 %input_fm_buffer_1_addr_58

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1551" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1411 %output_r_addr_61_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_61

]]></Node>
<StgValue><ssdm name="output_r_addr_61_read"/></StgValue>
</operation>

<operation id="1552" st_id="70" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1418 %output_r_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_60_req"/></StgValue>
</operation>

<operation id="1553" st_id="70" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1426 %output_r_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_61_req"/></StgValue>
</operation>

<operation id="1554" st_id="70" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1434 %output_r_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_62_req"/></StgValue>
</operation>

<operation id="1555" st_id="70" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1442 %output_r_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_63_req"/></StgValue>
</operation>

<operation id="1556" st_id="70" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1450 %output_r_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_64_req"/></StgValue>
</operation>

<operation id="1557" st_id="70" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1458 %output_r_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_65_req"/></StgValue>
</operation>

<operation id="1558" st_id="70" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1466 %output_r_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_66_req"/></StgValue>
</operation>

<operation id="1559" st_id="70" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1474 %output_r_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_67_req"/></StgValue>
</operation>

<operation id="1560" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:1478 %shl_ln116_24 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_3_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_24"/></StgValue>
</operation>

<operation id="1561" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:1479 %shl_ln116_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_3_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_25"/></StgValue>
</operation>

<operation id="1562" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:1480 %zext_ln116_26 = zext i10 %shl_ln116_25

]]></Node>
<StgValue><ssdm name="zext_ln116_26"/></StgValue>
</operation>

<operation id="1563" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:1481 %sub_ln116_4 = sub i18 %shl_ln116_24, i18 %zext_ln116_26

]]></Node>
<StgValue><ssdm name="sub_ln116_4"/></StgValue>
</operation>

<operation id="1564" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:1482 %zext_ln116_27 = zext i18 %sub_ln116_4

]]></Node>
<StgValue><ssdm name="zext_ln116_27"/></StgValue>
</operation>

<operation id="1565" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1483 %add_ln116_73 = add i64 %add_ln116, i64 %zext_ln116_27

]]></Node>
<StgValue><ssdm name="add_ln116_73"/></StgValue>
</operation>

<operation id="1566" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1484 %add_ln116_74 = add i64 %add_ln116_73, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_74"/></StgValue>
</operation>

<operation id="1567" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1485 %trunc_ln116_67 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_74, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_67"/></StgValue>
</operation>

<operation id="1568" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1486 %sext_ln116_68 = sext i62 %trunc_ln116_67

]]></Node>
<StgValue><ssdm name="sext_ln116_68"/></StgValue>
</operation>

<operation id="1569" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1487 %output_r_addr_70 = getelementptr i32 %output_r, i64 %sext_ln116_68

]]></Node>
<StgValue><ssdm name="output_r_addr_70"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1570" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:176 %add_ln116_365 = add i12 %phi_mul_load, i12 59

]]></Node>
<StgValue><ssdm name="add_ln116_365"/></StgValue>
</operation>

<operation id="1571" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:177 %zext_ln116_110 = zext i12 %add_ln116_365

]]></Node>
<StgValue><ssdm name="zext_ln116_110"/></StgValue>
</operation>

<operation id="1572" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:178 %input_fm_buffer_1_addr_59 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_110

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_59"/></StgValue>
</operation>

<operation id="1573" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1412 %bitcast_ln116_59 = bitcast i32 %output_r_addr_61_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_59"/></StgValue>
</operation>

<operation id="1574" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1413 %store_ln116 = store i32 %bitcast_ln116_59, i12 %input_fm_buffer_1_addr_59

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1575" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1419 %output_r_addr_62_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_62

]]></Node>
<StgValue><ssdm name="output_r_addr_62_read"/></StgValue>
</operation>

<operation id="1576" st_id="71" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1426 %output_r_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_61_req"/></StgValue>
</operation>

<operation id="1577" st_id="71" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1434 %output_r_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_62_req"/></StgValue>
</operation>

<operation id="1578" st_id="71" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1442 %output_r_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_63_req"/></StgValue>
</operation>

<operation id="1579" st_id="71" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1450 %output_r_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_64_req"/></StgValue>
</operation>

<operation id="1580" st_id="71" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1458 %output_r_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_65_req"/></StgValue>
</operation>

<operation id="1581" st_id="71" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1466 %output_r_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_66_req"/></StgValue>
</operation>

<operation id="1582" st_id="71" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1474 %output_r_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_67_req"/></StgValue>
</operation>

<operation id="1583" st_id="71" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1488 %output_r_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_68_req"/></StgValue>
</operation>

<operation id="1584" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1492 %add_ln116_75 = add i64 %add_ln116_73, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_75"/></StgValue>
</operation>

<operation id="1585" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1493 %trunc_ln116_68 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_75, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_68"/></StgValue>
</operation>

<operation id="1586" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1494 %sext_ln116_69 = sext i62 %trunc_ln116_68

]]></Node>
<StgValue><ssdm name="sext_ln116_69"/></StgValue>
</operation>

<operation id="1587" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1495 %output_r_addr_71 = getelementptr i32 %output_r, i64 %sext_ln116_69

]]></Node>
<StgValue><ssdm name="output_r_addr_71"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1588" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:179 %add_ln116_366 = add i12 %phi_mul_load, i12 60

]]></Node>
<StgValue><ssdm name="add_ln116_366"/></StgValue>
</operation>

<operation id="1589" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:180 %zext_ln116_111 = zext i12 %add_ln116_366

]]></Node>
<StgValue><ssdm name="zext_ln116_111"/></StgValue>
</operation>

<operation id="1590" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:181 %input_fm_buffer_1_addr_60 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_111

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_60"/></StgValue>
</operation>

<operation id="1591" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1420 %bitcast_ln116_60 = bitcast i32 %output_r_addr_62_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_60"/></StgValue>
</operation>

<operation id="1592" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1421 %store_ln116 = store i32 %bitcast_ln116_60, i12 %input_fm_buffer_1_addr_60

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1593" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1427 %output_r_addr_63_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_63

]]></Node>
<StgValue><ssdm name="output_r_addr_63_read"/></StgValue>
</operation>

<operation id="1594" st_id="72" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1434 %output_r_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_62_req"/></StgValue>
</operation>

<operation id="1595" st_id="72" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1442 %output_r_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_63_req"/></StgValue>
</operation>

<operation id="1596" st_id="72" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1450 %output_r_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_64_req"/></StgValue>
</operation>

<operation id="1597" st_id="72" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1458 %output_r_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_65_req"/></StgValue>
</operation>

<operation id="1598" st_id="72" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1466 %output_r_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_66_req"/></StgValue>
</operation>

<operation id="1599" st_id="72" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1474 %output_r_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_67_req"/></StgValue>
</operation>

<operation id="1600" st_id="72" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1488 %output_r_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_68_req"/></StgValue>
</operation>

<operation id="1601" st_id="72" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1496 %output_r_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_69_req"/></StgValue>
</operation>

<operation id="1602" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1500 %add_ln116_76 = add i64 %add_ln116_73, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_76"/></StgValue>
</operation>

<operation id="1603" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1501 %trunc_ln116_69 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_76, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_69"/></StgValue>
</operation>

<operation id="1604" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1502 %sext_ln116_70 = sext i62 %trunc_ln116_69

]]></Node>
<StgValue><ssdm name="sext_ln116_70"/></StgValue>
</operation>

<operation id="1605" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1503 %output_r_addr_72 = getelementptr i32 %output_r, i64 %sext_ln116_70

]]></Node>
<StgValue><ssdm name="output_r_addr_72"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1606" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:182 %add_ln116_367 = add i12 %phi_mul_load, i12 61

]]></Node>
<StgValue><ssdm name="add_ln116_367"/></StgValue>
</operation>

<operation id="1607" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:183 %zext_ln116_112 = zext i12 %add_ln116_367

]]></Node>
<StgValue><ssdm name="zext_ln116_112"/></StgValue>
</operation>

<operation id="1608" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:184 %input_fm_buffer_1_addr_61 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_112

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_61"/></StgValue>
</operation>

<operation id="1609" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1428 %bitcast_ln116_61 = bitcast i32 %output_r_addr_63_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_61"/></StgValue>
</operation>

<operation id="1610" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1429 %store_ln116 = store i32 %bitcast_ln116_61, i12 %input_fm_buffer_1_addr_61

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1611" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1435 %output_r_addr_64_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_64

]]></Node>
<StgValue><ssdm name="output_r_addr_64_read"/></StgValue>
</operation>

<operation id="1612" st_id="73" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1442 %output_r_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_63_req"/></StgValue>
</operation>

<operation id="1613" st_id="73" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1450 %output_r_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_64_req"/></StgValue>
</operation>

<operation id="1614" st_id="73" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1458 %output_r_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_65_req"/></StgValue>
</operation>

<operation id="1615" st_id="73" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1466 %output_r_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_66_req"/></StgValue>
</operation>

<operation id="1616" st_id="73" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1474 %output_r_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_67_req"/></StgValue>
</operation>

<operation id="1617" st_id="73" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1488 %output_r_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_68_req"/></StgValue>
</operation>

<operation id="1618" st_id="73" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1496 %output_r_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_69_req"/></StgValue>
</operation>

<operation id="1619" st_id="73" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1504 %output_r_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_70_req"/></StgValue>
</operation>

<operation id="1620" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1508 %add_ln116_77 = add i64 %add_ln116_73, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_77"/></StgValue>
</operation>

<operation id="1621" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1509 %trunc_ln116_70 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_77, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_70"/></StgValue>
</operation>

<operation id="1622" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1510 %sext_ln116_71 = sext i62 %trunc_ln116_70

]]></Node>
<StgValue><ssdm name="sext_ln116_71"/></StgValue>
</operation>

<operation id="1623" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1511 %output_r_addr_73 = getelementptr i32 %output_r, i64 %sext_ln116_71

]]></Node>
<StgValue><ssdm name="output_r_addr_73"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1624" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:185 %add_ln116_368 = add i12 %phi_mul_load, i12 62

]]></Node>
<StgValue><ssdm name="add_ln116_368"/></StgValue>
</operation>

<operation id="1625" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:186 %zext_ln116_113 = zext i12 %add_ln116_368

]]></Node>
<StgValue><ssdm name="zext_ln116_113"/></StgValue>
</operation>

<operation id="1626" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:187 %input_fm_buffer_1_addr_62 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_113

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_62"/></StgValue>
</operation>

<operation id="1627" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1436 %bitcast_ln116_62 = bitcast i32 %output_r_addr_64_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_62"/></StgValue>
</operation>

<operation id="1628" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1437 %store_ln116 = store i32 %bitcast_ln116_62, i12 %input_fm_buffer_1_addr_62

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1629" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1443 %output_r_addr_65_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_65

]]></Node>
<StgValue><ssdm name="output_r_addr_65_read"/></StgValue>
</operation>

<operation id="1630" st_id="74" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1450 %output_r_load_64_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_64_req"/></StgValue>
</operation>

<operation id="1631" st_id="74" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1458 %output_r_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_65_req"/></StgValue>
</operation>

<operation id="1632" st_id="74" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1466 %output_r_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_66_req"/></StgValue>
</operation>

<operation id="1633" st_id="74" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1474 %output_r_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_67_req"/></StgValue>
</operation>

<operation id="1634" st_id="74" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1488 %output_r_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_68_req"/></StgValue>
</operation>

<operation id="1635" st_id="74" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1496 %output_r_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_69_req"/></StgValue>
</operation>

<operation id="1636" st_id="74" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1504 %output_r_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_70_req"/></StgValue>
</operation>

<operation id="1637" st_id="74" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1512 %output_r_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_71_req"/></StgValue>
</operation>

<operation id="1638" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1516 %add_ln116_78 = add i64 %add_ln116_73, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_78"/></StgValue>
</operation>

<operation id="1639" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1517 %trunc_ln116_71 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_78, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_71"/></StgValue>
</operation>

<operation id="1640" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1518 %sext_ln116_72 = sext i62 %trunc_ln116_71

]]></Node>
<StgValue><ssdm name="sext_ln116_72"/></StgValue>
</operation>

<operation id="1641" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1519 %output_r_addr_74 = getelementptr i32 %output_r, i64 %sext_ln116_72

]]></Node>
<StgValue><ssdm name="output_r_addr_74"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1642" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:188 %add_ln116_369 = add i12 %phi_mul_load, i12 63

]]></Node>
<StgValue><ssdm name="add_ln116_369"/></StgValue>
</operation>

<operation id="1643" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:189 %zext_ln116_114 = zext i12 %add_ln116_369

]]></Node>
<StgValue><ssdm name="zext_ln116_114"/></StgValue>
</operation>

<operation id="1644" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:190 %input_fm_buffer_1_addr_63 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_114

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_63"/></StgValue>
</operation>

<operation id="1645" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1444 %bitcast_ln116_63 = bitcast i32 %output_r_addr_65_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_63"/></StgValue>
</operation>

<operation id="1646" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1445 %store_ln116 = store i32 %bitcast_ln116_63, i12 %input_fm_buffer_1_addr_63

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1647" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1451 %output_r_addr_66_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_66

]]></Node>
<StgValue><ssdm name="output_r_addr_66_read"/></StgValue>
</operation>

<operation id="1648" st_id="75" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1458 %output_r_load_65_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_65_req"/></StgValue>
</operation>

<operation id="1649" st_id="75" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1466 %output_r_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_66_req"/></StgValue>
</operation>

<operation id="1650" st_id="75" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1474 %output_r_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_67_req"/></StgValue>
</operation>

<operation id="1651" st_id="75" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1488 %output_r_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_68_req"/></StgValue>
</operation>

<operation id="1652" st_id="75" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1496 %output_r_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_69_req"/></StgValue>
</operation>

<operation id="1653" st_id="75" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1504 %output_r_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_70_req"/></StgValue>
</operation>

<operation id="1654" st_id="75" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1512 %output_r_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_71_req"/></StgValue>
</operation>

<operation id="1655" st_id="75" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1520 %output_r_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_72_req"/></StgValue>
</operation>

<operation id="1656" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1524 %add_ln116_79 = add i64 %add_ln116_73, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_79"/></StgValue>
</operation>

<operation id="1657" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1525 %trunc_ln116_72 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_79, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_72"/></StgValue>
</operation>

<operation id="1658" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1526 %sext_ln116_73 = sext i62 %trunc_ln116_72

]]></Node>
<StgValue><ssdm name="sext_ln116_73"/></StgValue>
</operation>

<operation id="1659" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1527 %output_r_addr_75 = getelementptr i32 %output_r, i64 %sext_ln116_73

]]></Node>
<StgValue><ssdm name="output_r_addr_75"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1660" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:191 %add_ln116_370 = add i12 %phi_mul_load, i12 64

]]></Node>
<StgValue><ssdm name="add_ln116_370"/></StgValue>
</operation>

<operation id="1661" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:192 %zext_ln116_115 = zext i12 %add_ln116_370

]]></Node>
<StgValue><ssdm name="zext_ln116_115"/></StgValue>
</operation>

<operation id="1662" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:193 %input_fm_buffer_1_addr_64 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_115

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_64"/></StgValue>
</operation>

<operation id="1663" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1452 %bitcast_ln116_64 = bitcast i32 %output_r_addr_66_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_64"/></StgValue>
</operation>

<operation id="1664" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1453 %store_ln116 = store i32 %bitcast_ln116_64, i12 %input_fm_buffer_1_addr_64

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1665" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1459 %output_r_addr_67_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_67

]]></Node>
<StgValue><ssdm name="output_r_addr_67_read"/></StgValue>
</operation>

<operation id="1666" st_id="76" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1466 %output_r_load_66_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_66_req"/></StgValue>
</operation>

<operation id="1667" st_id="76" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1474 %output_r_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_67_req"/></StgValue>
</operation>

<operation id="1668" st_id="76" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1488 %output_r_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_68_req"/></StgValue>
</operation>

<operation id="1669" st_id="76" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1496 %output_r_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_69_req"/></StgValue>
</operation>

<operation id="1670" st_id="76" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1504 %output_r_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_70_req"/></StgValue>
</operation>

<operation id="1671" st_id="76" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1512 %output_r_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_71_req"/></StgValue>
</operation>

<operation id="1672" st_id="76" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1520 %output_r_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_72_req"/></StgValue>
</operation>

<operation id="1673" st_id="76" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1528 %output_r_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_73_req"/></StgValue>
</operation>

<operation id="1674" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1532 %add_ln116_80 = add i64 %add_ln116_73, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_80"/></StgValue>
</operation>

<operation id="1675" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1533 %trunc_ln116_73 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_80, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_73"/></StgValue>
</operation>

<operation id="1676" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1534 %sext_ln116_74 = sext i62 %trunc_ln116_73

]]></Node>
<StgValue><ssdm name="sext_ln116_74"/></StgValue>
</operation>

<operation id="1677" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1535 %output_r_addr_76 = getelementptr i32 %output_r, i64 %sext_ln116_74

]]></Node>
<StgValue><ssdm name="output_r_addr_76"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1678" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:194 %add_ln116_371 = add i12 %phi_mul_load, i12 65

]]></Node>
<StgValue><ssdm name="add_ln116_371"/></StgValue>
</operation>

<operation id="1679" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:195 %zext_ln116_116 = zext i12 %add_ln116_371

]]></Node>
<StgValue><ssdm name="zext_ln116_116"/></StgValue>
</operation>

<operation id="1680" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:196 %input_fm_buffer_1_addr_65 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_116

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_65"/></StgValue>
</operation>

<operation id="1681" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1460 %bitcast_ln116_65 = bitcast i32 %output_r_addr_67_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_65"/></StgValue>
</operation>

<operation id="1682" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1461 %store_ln116 = store i32 %bitcast_ln116_65, i12 %input_fm_buffer_1_addr_65

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1683" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1467 %output_r_addr_68_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_68

]]></Node>
<StgValue><ssdm name="output_r_addr_68_read"/></StgValue>
</operation>

<operation id="1684" st_id="77" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1474 %output_r_load_67_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_67_req"/></StgValue>
</operation>

<operation id="1685" st_id="77" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1488 %output_r_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_68_req"/></StgValue>
</operation>

<operation id="1686" st_id="77" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1496 %output_r_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_69_req"/></StgValue>
</operation>

<operation id="1687" st_id="77" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1504 %output_r_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_70_req"/></StgValue>
</operation>

<operation id="1688" st_id="77" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1512 %output_r_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_71_req"/></StgValue>
</operation>

<operation id="1689" st_id="77" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1520 %output_r_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_72_req"/></StgValue>
</operation>

<operation id="1690" st_id="77" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1528 %output_r_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_73_req"/></StgValue>
</operation>

<operation id="1691" st_id="77" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1536 %output_r_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_74_req"/></StgValue>
</operation>

<operation id="1692" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1540 %add_ln116_81 = add i64 %add_ln116_73, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_81"/></StgValue>
</operation>

<operation id="1693" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1541 %trunc_ln116_74 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_81, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_74"/></StgValue>
</operation>

<operation id="1694" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1542 %sext_ln116_75 = sext i62 %trunc_ln116_74

]]></Node>
<StgValue><ssdm name="sext_ln116_75"/></StgValue>
</operation>

<operation id="1695" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1543 %output_r_addr_77 = getelementptr i32 %output_r, i64 %sext_ln116_75

]]></Node>
<StgValue><ssdm name="output_r_addr_77"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1696" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:197 %add_ln116_372 = add i12 %phi_mul_load, i12 66

]]></Node>
<StgValue><ssdm name="add_ln116_372"/></StgValue>
</operation>

<operation id="1697" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:198 %zext_ln116_117 = zext i12 %add_ln116_372

]]></Node>
<StgValue><ssdm name="zext_ln116_117"/></StgValue>
</operation>

<operation id="1698" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:199 %input_fm_buffer_1_addr_66 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_117

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_66"/></StgValue>
</operation>

<operation id="1699" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1468 %bitcast_ln116_66 = bitcast i32 %output_r_addr_68_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_66"/></StgValue>
</operation>

<operation id="1700" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1469 %store_ln116 = store i32 %bitcast_ln116_66, i12 %input_fm_buffer_1_addr_66

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1701" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1475 %output_r_addr_69_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_69

]]></Node>
<StgValue><ssdm name="output_r_addr_69_read"/></StgValue>
</operation>

<operation id="1702" st_id="78" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1488 %output_r_load_68_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_68_req"/></StgValue>
</operation>

<operation id="1703" st_id="78" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1496 %output_r_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_69_req"/></StgValue>
</operation>

<operation id="1704" st_id="78" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1504 %output_r_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_70_req"/></StgValue>
</operation>

<operation id="1705" st_id="78" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1512 %output_r_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_71_req"/></StgValue>
</operation>

<operation id="1706" st_id="78" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1520 %output_r_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_72_req"/></StgValue>
</operation>

<operation id="1707" st_id="78" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1528 %output_r_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_73_req"/></StgValue>
</operation>

<operation id="1708" st_id="78" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1536 %output_r_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_74_req"/></StgValue>
</operation>

<operation id="1709" st_id="78" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1544 %output_r_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_75_req"/></StgValue>
</operation>

<operation id="1710" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1548 %add_ln116_82 = add i64 %add_ln116_73, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_82"/></StgValue>
</operation>

<operation id="1711" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1549 %trunc_ln116_75 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_82, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_75"/></StgValue>
</operation>

<operation id="1712" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1550 %sext_ln116_76 = sext i62 %trunc_ln116_75

]]></Node>
<StgValue><ssdm name="sext_ln116_76"/></StgValue>
</operation>

<operation id="1713" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1551 %output_r_addr_78 = getelementptr i32 %output_r, i64 %sext_ln116_76

]]></Node>
<StgValue><ssdm name="output_r_addr_78"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1714" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:200 %add_ln116_373 = add i12 %phi_mul_load, i12 67

]]></Node>
<StgValue><ssdm name="add_ln116_373"/></StgValue>
</operation>

<operation id="1715" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:201 %zext_ln116_118 = zext i12 %add_ln116_373

]]></Node>
<StgValue><ssdm name="zext_ln116_118"/></StgValue>
</operation>

<operation id="1716" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:202 %input_fm_buffer_1_addr_67 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_118

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_67"/></StgValue>
</operation>

<operation id="1717" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1476 %bitcast_ln116_67 = bitcast i32 %output_r_addr_69_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_67"/></StgValue>
</operation>

<operation id="1718" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1477 %store_ln116 = store i32 %bitcast_ln116_67, i12 %input_fm_buffer_1_addr_67

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1719" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1489 %output_r_addr_70_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_70

]]></Node>
<StgValue><ssdm name="output_r_addr_70_read"/></StgValue>
</operation>

<operation id="1720" st_id="79" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1496 %output_r_load_69_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_69_req"/></StgValue>
</operation>

<operation id="1721" st_id="79" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1504 %output_r_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_70_req"/></StgValue>
</operation>

<operation id="1722" st_id="79" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1512 %output_r_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_71_req"/></StgValue>
</operation>

<operation id="1723" st_id="79" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1520 %output_r_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_72_req"/></StgValue>
</operation>

<operation id="1724" st_id="79" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1528 %output_r_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_73_req"/></StgValue>
</operation>

<operation id="1725" st_id="79" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1536 %output_r_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_74_req"/></StgValue>
</operation>

<operation id="1726" st_id="79" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1544 %output_r_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_75_req"/></StgValue>
</operation>

<operation id="1727" st_id="79" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1552 %output_r_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_76_req"/></StgValue>
</operation>

<operation id="1728" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1556 %add_ln116_83 = add i64 %add_ln116_73, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_83"/></StgValue>
</operation>

<operation id="1729" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1557 %trunc_ln116_76 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_83, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_76"/></StgValue>
</operation>

<operation id="1730" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1558 %sext_ln116_77 = sext i62 %trunc_ln116_76

]]></Node>
<StgValue><ssdm name="sext_ln116_77"/></StgValue>
</operation>

<operation id="1731" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1559 %output_r_addr_79 = getelementptr i32 %output_r, i64 %sext_ln116_77

]]></Node>
<StgValue><ssdm name="output_r_addr_79"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1732" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:203 %add_ln116_374 = add i12 %phi_mul_load, i12 68

]]></Node>
<StgValue><ssdm name="add_ln116_374"/></StgValue>
</operation>

<operation id="1733" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:204 %zext_ln116_119 = zext i12 %add_ln116_374

]]></Node>
<StgValue><ssdm name="zext_ln116_119"/></StgValue>
</operation>

<operation id="1734" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:205 %input_fm_buffer_1_addr_68 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_119

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_68"/></StgValue>
</operation>

<operation id="1735" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1490 %bitcast_ln116_68 = bitcast i32 %output_r_addr_70_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_68"/></StgValue>
</operation>

<operation id="1736" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1491 %store_ln116 = store i32 %bitcast_ln116_68, i12 %input_fm_buffer_1_addr_68

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1737" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1497 %output_r_addr_71_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_71

]]></Node>
<StgValue><ssdm name="output_r_addr_71_read"/></StgValue>
</operation>

<operation id="1738" st_id="80" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1504 %output_r_load_70_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_70_req"/></StgValue>
</operation>

<operation id="1739" st_id="80" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1512 %output_r_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_71_req"/></StgValue>
</operation>

<operation id="1740" st_id="80" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1520 %output_r_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_72_req"/></StgValue>
</operation>

<operation id="1741" st_id="80" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1528 %output_r_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_73_req"/></StgValue>
</operation>

<operation id="1742" st_id="80" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1536 %output_r_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_74_req"/></StgValue>
</operation>

<operation id="1743" st_id="80" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1544 %output_r_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_75_req"/></StgValue>
</operation>

<operation id="1744" st_id="80" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1552 %output_r_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_76_req"/></StgValue>
</operation>

<operation id="1745" st_id="80" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1560 %output_r_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_77_req"/></StgValue>
</operation>

<operation id="1746" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1564 %add_ln116_84 = add i64 %add_ln116_73, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_84"/></StgValue>
</operation>

<operation id="1747" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1565 %trunc_ln116_77 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_84, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_77"/></StgValue>
</operation>

<operation id="1748" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1566 %sext_ln116_78 = sext i62 %trunc_ln116_77

]]></Node>
<StgValue><ssdm name="sext_ln116_78"/></StgValue>
</operation>

<operation id="1749" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1567 %output_r_addr_80 = getelementptr i32 %output_r, i64 %sext_ln116_78

]]></Node>
<StgValue><ssdm name="output_r_addr_80"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1750" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:206 %add_ln116_375 = add i12 %phi_mul_load, i12 69

]]></Node>
<StgValue><ssdm name="add_ln116_375"/></StgValue>
</operation>

<operation id="1751" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:207 %zext_ln116_120 = zext i12 %add_ln116_375

]]></Node>
<StgValue><ssdm name="zext_ln116_120"/></StgValue>
</operation>

<operation id="1752" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:208 %input_fm_buffer_1_addr_69 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_120

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_69"/></StgValue>
</operation>

<operation id="1753" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1498 %bitcast_ln116_69 = bitcast i32 %output_r_addr_71_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_69"/></StgValue>
</operation>

<operation id="1754" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1499 %store_ln116 = store i32 %bitcast_ln116_69, i12 %input_fm_buffer_1_addr_69

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1755" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1505 %output_r_addr_72_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_72

]]></Node>
<StgValue><ssdm name="output_r_addr_72_read"/></StgValue>
</operation>

<operation id="1756" st_id="81" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1512 %output_r_load_71_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_71_req"/></StgValue>
</operation>

<operation id="1757" st_id="81" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1520 %output_r_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_72_req"/></StgValue>
</operation>

<operation id="1758" st_id="81" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1528 %output_r_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_73_req"/></StgValue>
</operation>

<operation id="1759" st_id="81" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1536 %output_r_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_74_req"/></StgValue>
</operation>

<operation id="1760" st_id="81" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1544 %output_r_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_75_req"/></StgValue>
</operation>

<operation id="1761" st_id="81" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1552 %output_r_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_76_req"/></StgValue>
</operation>

<operation id="1762" st_id="81" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1560 %output_r_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_77_req"/></StgValue>
</operation>

<operation id="1763" st_id="81" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1568 %output_r_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_78_req"/></StgValue>
</operation>

<operation id="1764" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1572 %add_ln116_85 = add i64 %add_ln116_73, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_85"/></StgValue>
</operation>

<operation id="1765" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1573 %trunc_ln116_78 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_85, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_78"/></StgValue>
</operation>

<operation id="1766" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1574 %sext_ln116_79 = sext i62 %trunc_ln116_78

]]></Node>
<StgValue><ssdm name="sext_ln116_79"/></StgValue>
</operation>

<operation id="1767" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1575 %output_r_addr_81 = getelementptr i32 %output_r, i64 %sext_ln116_79

]]></Node>
<StgValue><ssdm name="output_r_addr_81"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1768" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:209 %add_ln116_376 = add i12 %phi_mul_load, i12 70

]]></Node>
<StgValue><ssdm name="add_ln116_376"/></StgValue>
</operation>

<operation id="1769" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:210 %zext_ln116_121 = zext i12 %add_ln116_376

]]></Node>
<StgValue><ssdm name="zext_ln116_121"/></StgValue>
</operation>

<operation id="1770" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:211 %input_fm_buffer_1_addr_70 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_121

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_70"/></StgValue>
</operation>

<operation id="1771" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1506 %bitcast_ln116_70 = bitcast i32 %output_r_addr_72_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_70"/></StgValue>
</operation>

<operation id="1772" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1507 %store_ln116 = store i32 %bitcast_ln116_70, i12 %input_fm_buffer_1_addr_70

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1773" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1513 %output_r_addr_73_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_73

]]></Node>
<StgValue><ssdm name="output_r_addr_73_read"/></StgValue>
</operation>

<operation id="1774" st_id="82" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1520 %output_r_load_72_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_72_req"/></StgValue>
</operation>

<operation id="1775" st_id="82" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1528 %output_r_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_73_req"/></StgValue>
</operation>

<operation id="1776" st_id="82" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1536 %output_r_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_74_req"/></StgValue>
</operation>

<operation id="1777" st_id="82" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1544 %output_r_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_75_req"/></StgValue>
</operation>

<operation id="1778" st_id="82" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1552 %output_r_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_76_req"/></StgValue>
</operation>

<operation id="1779" st_id="82" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1560 %output_r_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_77_req"/></StgValue>
</operation>

<operation id="1780" st_id="82" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1568 %output_r_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_78_req"/></StgValue>
</operation>

<operation id="1781" st_id="82" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1576 %output_r_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_79_req"/></StgValue>
</operation>

<operation id="1782" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1580 %add_ln116_86 = add i64 %add_ln116_73, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_86"/></StgValue>
</operation>

<operation id="1783" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1581 %trunc_ln116_79 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_86, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_79"/></StgValue>
</operation>

<operation id="1784" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1582 %sext_ln116_80 = sext i62 %trunc_ln116_79

]]></Node>
<StgValue><ssdm name="sext_ln116_80"/></StgValue>
</operation>

<operation id="1785" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1583 %output_r_addr_82 = getelementptr i32 %output_r, i64 %sext_ln116_80

]]></Node>
<StgValue><ssdm name="output_r_addr_82"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1786" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:212 %add_ln116_377 = add i12 %phi_mul_load, i12 71

]]></Node>
<StgValue><ssdm name="add_ln116_377"/></StgValue>
</operation>

<operation id="1787" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:213 %zext_ln116_122 = zext i12 %add_ln116_377

]]></Node>
<StgValue><ssdm name="zext_ln116_122"/></StgValue>
</operation>

<operation id="1788" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:214 %input_fm_buffer_1_addr_71 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_122

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_71"/></StgValue>
</operation>

<operation id="1789" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1514 %bitcast_ln116_71 = bitcast i32 %output_r_addr_73_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_71"/></StgValue>
</operation>

<operation id="1790" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1515 %store_ln116 = store i32 %bitcast_ln116_71, i12 %input_fm_buffer_1_addr_71

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1791" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1521 %output_r_addr_74_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_74

]]></Node>
<StgValue><ssdm name="output_r_addr_74_read"/></StgValue>
</operation>

<operation id="1792" st_id="83" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1528 %output_r_load_73_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_73_req"/></StgValue>
</operation>

<operation id="1793" st_id="83" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1536 %output_r_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_74_req"/></StgValue>
</operation>

<operation id="1794" st_id="83" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1544 %output_r_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_75_req"/></StgValue>
</operation>

<operation id="1795" st_id="83" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1552 %output_r_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_76_req"/></StgValue>
</operation>

<operation id="1796" st_id="83" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1560 %output_r_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_77_req"/></StgValue>
</operation>

<operation id="1797" st_id="83" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1568 %output_r_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_78_req"/></StgValue>
</operation>

<operation id="1798" st_id="83" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1576 %output_r_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_79_req"/></StgValue>
</operation>

<operation id="1799" st_id="83" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1584 %output_r_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_80_req"/></StgValue>
</operation>

<operation id="1800" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1588 %add_ln116_87 = add i64 %add_ln116_73, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_87"/></StgValue>
</operation>

<operation id="1801" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1589 %trunc_ln116_80 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_87, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_80"/></StgValue>
</operation>

<operation id="1802" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1590 %sext_ln116_81 = sext i62 %trunc_ln116_80

]]></Node>
<StgValue><ssdm name="sext_ln116_81"/></StgValue>
</operation>

<operation id="1803" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1591 %output_r_addr_83 = getelementptr i32 %output_r, i64 %sext_ln116_81

]]></Node>
<StgValue><ssdm name="output_r_addr_83"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1804" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:215 %add_ln116_378 = add i12 %phi_mul_load, i12 72

]]></Node>
<StgValue><ssdm name="add_ln116_378"/></StgValue>
</operation>

<operation id="1805" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:216 %zext_ln116_123 = zext i12 %add_ln116_378

]]></Node>
<StgValue><ssdm name="zext_ln116_123"/></StgValue>
</operation>

<operation id="1806" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:217 %input_fm_buffer_1_addr_72 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_123

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_72"/></StgValue>
</operation>

<operation id="1807" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1522 %bitcast_ln116_72 = bitcast i32 %output_r_addr_74_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_72"/></StgValue>
</operation>

<operation id="1808" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1523 %store_ln116 = store i32 %bitcast_ln116_72, i12 %input_fm_buffer_1_addr_72

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1809" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1529 %output_r_addr_75_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_75

]]></Node>
<StgValue><ssdm name="output_r_addr_75_read"/></StgValue>
</operation>

<operation id="1810" st_id="84" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1536 %output_r_load_74_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_74_req"/></StgValue>
</operation>

<operation id="1811" st_id="84" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1544 %output_r_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_75_req"/></StgValue>
</operation>

<operation id="1812" st_id="84" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1552 %output_r_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_76_req"/></StgValue>
</operation>

<operation id="1813" st_id="84" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1560 %output_r_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_77_req"/></StgValue>
</operation>

<operation id="1814" st_id="84" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1568 %output_r_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_78_req"/></StgValue>
</operation>

<operation id="1815" st_id="84" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1576 %output_r_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_79_req"/></StgValue>
</operation>

<operation id="1816" st_id="84" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1584 %output_r_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_80_req"/></StgValue>
</operation>

<operation id="1817" st_id="84" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1592 %output_r_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_81_req"/></StgValue>
</operation>

<operation id="1818" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1596 %add_ln116_88 = add i64 %add_ln116_73, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_88"/></StgValue>
</operation>

<operation id="1819" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1597 %trunc_ln116_81 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_88, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_81"/></StgValue>
</operation>

<operation id="1820" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1598 %sext_ln116_82 = sext i62 %trunc_ln116_81

]]></Node>
<StgValue><ssdm name="sext_ln116_82"/></StgValue>
</operation>

<operation id="1821" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1599 %output_r_addr_84 = getelementptr i32 %output_r, i64 %sext_ln116_82

]]></Node>
<StgValue><ssdm name="output_r_addr_84"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1822" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:218 %add_ln116_379 = add i12 %phi_mul_load, i12 73

]]></Node>
<StgValue><ssdm name="add_ln116_379"/></StgValue>
</operation>

<operation id="1823" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:219 %zext_ln116_124 = zext i12 %add_ln116_379

]]></Node>
<StgValue><ssdm name="zext_ln116_124"/></StgValue>
</operation>

<operation id="1824" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:220 %input_fm_buffer_1_addr_73 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_124

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_73"/></StgValue>
</operation>

<operation id="1825" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1530 %bitcast_ln116_73 = bitcast i32 %output_r_addr_75_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_73"/></StgValue>
</operation>

<operation id="1826" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1531 %store_ln116 = store i32 %bitcast_ln116_73, i12 %input_fm_buffer_1_addr_73

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1827" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1537 %output_r_addr_76_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_76

]]></Node>
<StgValue><ssdm name="output_r_addr_76_read"/></StgValue>
</operation>

<operation id="1828" st_id="85" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1544 %output_r_load_75_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_75_req"/></StgValue>
</operation>

<operation id="1829" st_id="85" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1552 %output_r_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_76_req"/></StgValue>
</operation>

<operation id="1830" st_id="85" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1560 %output_r_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_77_req"/></StgValue>
</operation>

<operation id="1831" st_id="85" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1568 %output_r_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_78_req"/></StgValue>
</operation>

<operation id="1832" st_id="85" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1576 %output_r_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_79_req"/></StgValue>
</operation>

<operation id="1833" st_id="85" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1584 %output_r_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_80_req"/></StgValue>
</operation>

<operation id="1834" st_id="85" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1592 %output_r_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_81_req"/></StgValue>
</operation>

<operation id="1835" st_id="85" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1600 %output_r_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_82_req"/></StgValue>
</operation>

<operation id="1836" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1604 %add_ln116_89 = add i64 %add_ln116_73, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_89"/></StgValue>
</operation>

<operation id="1837" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1605 %trunc_ln116_82 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_89, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_82"/></StgValue>
</operation>

<operation id="1838" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1606 %sext_ln116_83 = sext i62 %trunc_ln116_82

]]></Node>
<StgValue><ssdm name="sext_ln116_83"/></StgValue>
</operation>

<operation id="1839" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1607 %output_r_addr_85 = getelementptr i32 %output_r, i64 %sext_ln116_83

]]></Node>
<StgValue><ssdm name="output_r_addr_85"/></StgValue>
</operation>

<operation id="1840" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1612 %add_ln116_90 = add i64 %add_ln116_73, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_90"/></StgValue>
</operation>

<operation id="1841" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1613 %trunc_ln116_83 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_90, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_83"/></StgValue>
</operation>

<operation id="1842" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1614 %sext_ln116_84 = sext i62 %trunc_ln116_83

]]></Node>
<StgValue><ssdm name="sext_ln116_84"/></StgValue>
</operation>

<operation id="1843" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1615 %output_r_addr_86 = getelementptr i32 %output_r, i64 %sext_ln116_84

]]></Node>
<StgValue><ssdm name="output_r_addr_86"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1844" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:221 %add_ln116_380 = add i12 %phi_mul_load, i12 74

]]></Node>
<StgValue><ssdm name="add_ln116_380"/></StgValue>
</operation>

<operation id="1845" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:222 %zext_ln116_125 = zext i12 %add_ln116_380

]]></Node>
<StgValue><ssdm name="zext_ln116_125"/></StgValue>
</operation>

<operation id="1846" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:223 %input_fm_buffer_1_addr_74 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_125

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_74"/></StgValue>
</operation>

<operation id="1847" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1538 %bitcast_ln116_74 = bitcast i32 %output_r_addr_76_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_74"/></StgValue>
</operation>

<operation id="1848" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1539 %store_ln116 = store i32 %bitcast_ln116_74, i12 %input_fm_buffer_1_addr_74

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1849" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1545 %output_r_addr_77_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_77

]]></Node>
<StgValue><ssdm name="output_r_addr_77_read"/></StgValue>
</operation>

<operation id="1850" st_id="86" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1552 %output_r_load_76_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_76_req"/></StgValue>
</operation>

<operation id="1851" st_id="86" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1560 %output_r_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_77_req"/></StgValue>
</operation>

<operation id="1852" st_id="86" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1568 %output_r_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_78_req"/></StgValue>
</operation>

<operation id="1853" st_id="86" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1576 %output_r_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_79_req"/></StgValue>
</operation>

<operation id="1854" st_id="86" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1584 %output_r_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_80_req"/></StgValue>
</operation>

<operation id="1855" st_id="86" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1592 %output_r_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_81_req"/></StgValue>
</operation>

<operation id="1856" st_id="86" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1600 %output_r_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_82_req"/></StgValue>
</operation>

<operation id="1857" st_id="86" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1608 %output_r_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_83_req"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1858" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:224 %add_ln116_381 = add i12 %phi_mul_load, i12 75

]]></Node>
<StgValue><ssdm name="add_ln116_381"/></StgValue>
</operation>

<operation id="1859" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:225 %zext_ln116_126 = zext i12 %add_ln116_381

]]></Node>
<StgValue><ssdm name="zext_ln116_126"/></StgValue>
</operation>

<operation id="1860" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:226 %input_fm_buffer_1_addr_75 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_126

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_75"/></StgValue>
</operation>

<operation id="1861" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1546 %bitcast_ln116_75 = bitcast i32 %output_r_addr_77_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_75"/></StgValue>
</operation>

<operation id="1862" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1547 %store_ln116 = store i32 %bitcast_ln116_75, i12 %input_fm_buffer_1_addr_75

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1863" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1553 %output_r_addr_78_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_78

]]></Node>
<StgValue><ssdm name="output_r_addr_78_read"/></StgValue>
</operation>

<operation id="1864" st_id="87" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1560 %output_r_load_77_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_77_req"/></StgValue>
</operation>

<operation id="1865" st_id="87" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1568 %output_r_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_78_req"/></StgValue>
</operation>

<operation id="1866" st_id="87" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1576 %output_r_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_79_req"/></StgValue>
</operation>

<operation id="1867" st_id="87" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1584 %output_r_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_80_req"/></StgValue>
</operation>

<operation id="1868" st_id="87" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1592 %output_r_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_81_req"/></StgValue>
</operation>

<operation id="1869" st_id="87" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1600 %output_r_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_82_req"/></StgValue>
</operation>

<operation id="1870" st_id="87" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1608 %output_r_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_83_req"/></StgValue>
</operation>

<operation id="1871" st_id="87" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1616 %output_r_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_84_req"/></StgValue>
</operation>

<operation id="1872" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:1620 %shl_ln116_26 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_4_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_26"/></StgValue>
</operation>

<operation id="1873" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:1621 %shl_ln116_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_4_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_27"/></StgValue>
</operation>

<operation id="1874" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:1622 %zext_ln116_28 = zext i10 %shl_ln116_27

]]></Node>
<StgValue><ssdm name="zext_ln116_28"/></StgValue>
</operation>

<operation id="1875" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:1623 %sub_ln116_5 = sub i18 %shl_ln116_26, i18 %zext_ln116_28

]]></Node>
<StgValue><ssdm name="sub_ln116_5"/></StgValue>
</operation>

<operation id="1876" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:1624 %zext_ln116_29 = zext i18 %sub_ln116_5

]]></Node>
<StgValue><ssdm name="zext_ln116_29"/></StgValue>
</operation>

<operation id="1877" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1625 %add_ln116_91 = add i64 %add_ln116, i64 %zext_ln116_29

]]></Node>
<StgValue><ssdm name="add_ln116_91"/></StgValue>
</operation>

<operation id="1878" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1626 %add_ln116_92 = add i64 %add_ln116_91, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_92"/></StgValue>
</operation>

<operation id="1879" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1627 %trunc_ln116_84 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_92, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_84"/></StgValue>
</operation>

<operation id="1880" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1628 %sext_ln116_85 = sext i62 %trunc_ln116_84

]]></Node>
<StgValue><ssdm name="sext_ln116_85"/></StgValue>
</operation>

<operation id="1881" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1629 %output_r_addr_87 = getelementptr i32 %output_r, i64 %sext_ln116_85

]]></Node>
<StgValue><ssdm name="output_r_addr_87"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1882" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:227 %add_ln116_382 = add i12 %phi_mul_load, i12 76

]]></Node>
<StgValue><ssdm name="add_ln116_382"/></StgValue>
</operation>

<operation id="1883" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:228 %zext_ln116_127 = zext i12 %add_ln116_382

]]></Node>
<StgValue><ssdm name="zext_ln116_127"/></StgValue>
</operation>

<operation id="1884" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:229 %input_fm_buffer_1_addr_76 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_127

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_76"/></StgValue>
</operation>

<operation id="1885" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1554 %bitcast_ln116_76 = bitcast i32 %output_r_addr_78_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_76"/></StgValue>
</operation>

<operation id="1886" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1555 %store_ln116 = store i32 %bitcast_ln116_76, i12 %input_fm_buffer_1_addr_76

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1887" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1561 %output_r_addr_79_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_79

]]></Node>
<StgValue><ssdm name="output_r_addr_79_read"/></StgValue>
</operation>

<operation id="1888" st_id="88" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1568 %output_r_load_78_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_78_req"/></StgValue>
</operation>

<operation id="1889" st_id="88" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1576 %output_r_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_79_req"/></StgValue>
</operation>

<operation id="1890" st_id="88" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1584 %output_r_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_80_req"/></StgValue>
</operation>

<operation id="1891" st_id="88" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1592 %output_r_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_81_req"/></StgValue>
</operation>

<operation id="1892" st_id="88" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1600 %output_r_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_82_req"/></StgValue>
</operation>

<operation id="1893" st_id="88" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1608 %output_r_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_83_req"/></StgValue>
</operation>

<operation id="1894" st_id="88" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1616 %output_r_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_84_req"/></StgValue>
</operation>

<operation id="1895" st_id="88" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1630 %output_r_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_85_req"/></StgValue>
</operation>

<operation id="1896" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1634 %add_ln116_93 = add i64 %add_ln116_91, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_93"/></StgValue>
</operation>

<operation id="1897" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1635 %trunc_ln116_85 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_93, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_85"/></StgValue>
</operation>

<operation id="1898" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1636 %sext_ln116_86 = sext i62 %trunc_ln116_85

]]></Node>
<StgValue><ssdm name="sext_ln116_86"/></StgValue>
</operation>

<operation id="1899" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1637 %output_r_addr_88 = getelementptr i32 %output_r, i64 %sext_ln116_86

]]></Node>
<StgValue><ssdm name="output_r_addr_88"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1900" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:230 %add_ln116_383 = add i12 %phi_mul_load, i12 77

]]></Node>
<StgValue><ssdm name="add_ln116_383"/></StgValue>
</operation>

<operation id="1901" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:231 %zext_ln116_128 = zext i12 %add_ln116_383

]]></Node>
<StgValue><ssdm name="zext_ln116_128"/></StgValue>
</operation>

<operation id="1902" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:232 %input_fm_buffer_1_addr_77 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_128

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_77"/></StgValue>
</operation>

<operation id="1903" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1562 %bitcast_ln116_77 = bitcast i32 %output_r_addr_79_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_77"/></StgValue>
</operation>

<operation id="1904" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1563 %store_ln116 = store i32 %bitcast_ln116_77, i12 %input_fm_buffer_1_addr_77

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1905" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1569 %output_r_addr_80_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_80

]]></Node>
<StgValue><ssdm name="output_r_addr_80_read"/></StgValue>
</operation>

<operation id="1906" st_id="89" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1576 %output_r_load_79_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_79_req"/></StgValue>
</operation>

<operation id="1907" st_id="89" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1584 %output_r_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_80_req"/></StgValue>
</operation>

<operation id="1908" st_id="89" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1592 %output_r_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_81_req"/></StgValue>
</operation>

<operation id="1909" st_id="89" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1600 %output_r_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_82_req"/></StgValue>
</operation>

<operation id="1910" st_id="89" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1608 %output_r_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_83_req"/></StgValue>
</operation>

<operation id="1911" st_id="89" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1616 %output_r_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_84_req"/></StgValue>
</operation>

<operation id="1912" st_id="89" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1630 %output_r_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_85_req"/></StgValue>
</operation>

<operation id="1913" st_id="89" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1638 %output_r_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_86_req"/></StgValue>
</operation>

<operation id="1914" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1642 %add_ln116_94 = add i64 %add_ln116_91, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_94"/></StgValue>
</operation>

<operation id="1915" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1643 %trunc_ln116_86 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_94, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_86"/></StgValue>
</operation>

<operation id="1916" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1644 %sext_ln116_87 = sext i62 %trunc_ln116_86

]]></Node>
<StgValue><ssdm name="sext_ln116_87"/></StgValue>
</operation>

<operation id="1917" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1645 %output_r_addr_89 = getelementptr i32 %output_r, i64 %sext_ln116_87

]]></Node>
<StgValue><ssdm name="output_r_addr_89"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1918" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:233 %add_ln116_384 = add i12 %phi_mul_load, i12 78

]]></Node>
<StgValue><ssdm name="add_ln116_384"/></StgValue>
</operation>

<operation id="1919" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:234 %zext_ln116_129 = zext i12 %add_ln116_384

]]></Node>
<StgValue><ssdm name="zext_ln116_129"/></StgValue>
</operation>

<operation id="1920" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:235 %input_fm_buffer_1_addr_78 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_129

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_78"/></StgValue>
</operation>

<operation id="1921" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1570 %bitcast_ln116_78 = bitcast i32 %output_r_addr_80_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_78"/></StgValue>
</operation>

<operation id="1922" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1571 %store_ln116 = store i32 %bitcast_ln116_78, i12 %input_fm_buffer_1_addr_78

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1923" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1577 %output_r_addr_81_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_81

]]></Node>
<StgValue><ssdm name="output_r_addr_81_read"/></StgValue>
</operation>

<operation id="1924" st_id="90" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1584 %output_r_load_80_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_80_req"/></StgValue>
</operation>

<operation id="1925" st_id="90" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1592 %output_r_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_81_req"/></StgValue>
</operation>

<operation id="1926" st_id="90" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1600 %output_r_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_82_req"/></StgValue>
</operation>

<operation id="1927" st_id="90" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1608 %output_r_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_83_req"/></StgValue>
</operation>

<operation id="1928" st_id="90" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1616 %output_r_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_84_req"/></StgValue>
</operation>

<operation id="1929" st_id="90" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1630 %output_r_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_85_req"/></StgValue>
</operation>

<operation id="1930" st_id="90" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1638 %output_r_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_86_req"/></StgValue>
</operation>

<operation id="1931" st_id="90" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1646 %output_r_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_87_req"/></StgValue>
</operation>

<operation id="1932" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1650 %add_ln116_95 = add i64 %add_ln116_91, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_95"/></StgValue>
</operation>

<operation id="1933" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1651 %trunc_ln116_87 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_95, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_87"/></StgValue>
</operation>

<operation id="1934" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1652 %sext_ln116_88 = sext i62 %trunc_ln116_87

]]></Node>
<StgValue><ssdm name="sext_ln116_88"/></StgValue>
</operation>

<operation id="1935" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1653 %output_r_addr_90 = getelementptr i32 %output_r, i64 %sext_ln116_88

]]></Node>
<StgValue><ssdm name="output_r_addr_90"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1936" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:236 %add_ln116_385 = add i12 %phi_mul_load, i12 79

]]></Node>
<StgValue><ssdm name="add_ln116_385"/></StgValue>
</operation>

<operation id="1937" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:237 %zext_ln116_130 = zext i12 %add_ln116_385

]]></Node>
<StgValue><ssdm name="zext_ln116_130"/></StgValue>
</operation>

<operation id="1938" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:238 %input_fm_buffer_1_addr_79 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_130

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_79"/></StgValue>
</operation>

<operation id="1939" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1578 %bitcast_ln116_79 = bitcast i32 %output_r_addr_81_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_79"/></StgValue>
</operation>

<operation id="1940" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1579 %store_ln116 = store i32 %bitcast_ln116_79, i12 %input_fm_buffer_1_addr_79

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1941" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1585 %output_r_addr_82_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_82

]]></Node>
<StgValue><ssdm name="output_r_addr_82_read"/></StgValue>
</operation>

<operation id="1942" st_id="91" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1592 %output_r_load_81_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_81_req"/></StgValue>
</operation>

<operation id="1943" st_id="91" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1600 %output_r_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_82_req"/></StgValue>
</operation>

<operation id="1944" st_id="91" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1608 %output_r_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_83_req"/></StgValue>
</operation>

<operation id="1945" st_id="91" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1616 %output_r_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_84_req"/></StgValue>
</operation>

<operation id="1946" st_id="91" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1630 %output_r_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_85_req"/></StgValue>
</operation>

<operation id="1947" st_id="91" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1638 %output_r_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_86_req"/></StgValue>
</operation>

<operation id="1948" st_id="91" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1646 %output_r_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_87_req"/></StgValue>
</operation>

<operation id="1949" st_id="91" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1654 %output_r_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_88_req"/></StgValue>
</operation>

<operation id="1950" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1658 %add_ln116_96 = add i64 %add_ln116_91, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_96"/></StgValue>
</operation>

<operation id="1951" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1659 %trunc_ln116_88 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_96, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_88"/></StgValue>
</operation>

<operation id="1952" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1660 %sext_ln116_89 = sext i62 %trunc_ln116_88

]]></Node>
<StgValue><ssdm name="sext_ln116_89"/></StgValue>
</operation>

<operation id="1953" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1661 %output_r_addr_91 = getelementptr i32 %output_r, i64 %sext_ln116_89

]]></Node>
<StgValue><ssdm name="output_r_addr_91"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1954" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:239 %add_ln116_386 = add i12 %phi_mul_load, i12 80

]]></Node>
<StgValue><ssdm name="add_ln116_386"/></StgValue>
</operation>

<operation id="1955" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:240 %zext_ln116_131 = zext i12 %add_ln116_386

]]></Node>
<StgValue><ssdm name="zext_ln116_131"/></StgValue>
</operation>

<operation id="1956" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:241 %input_fm_buffer_1_addr_80 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_131

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_80"/></StgValue>
</operation>

<operation id="1957" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1586 %bitcast_ln116_80 = bitcast i32 %output_r_addr_82_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_80"/></StgValue>
</operation>

<operation id="1958" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1587 %store_ln116 = store i32 %bitcast_ln116_80, i12 %input_fm_buffer_1_addr_80

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1959" st_id="92" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1593 %output_r_addr_83_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_83

]]></Node>
<StgValue><ssdm name="output_r_addr_83_read"/></StgValue>
</operation>

<operation id="1960" st_id="92" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1600 %output_r_load_82_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_82_req"/></StgValue>
</operation>

<operation id="1961" st_id="92" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1608 %output_r_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_83_req"/></StgValue>
</operation>

<operation id="1962" st_id="92" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1616 %output_r_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_84_req"/></StgValue>
</operation>

<operation id="1963" st_id="92" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1630 %output_r_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_85_req"/></StgValue>
</operation>

<operation id="1964" st_id="92" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1638 %output_r_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_86_req"/></StgValue>
</operation>

<operation id="1965" st_id="92" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1646 %output_r_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_87_req"/></StgValue>
</operation>

<operation id="1966" st_id="92" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1654 %output_r_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_88_req"/></StgValue>
</operation>

<operation id="1967" st_id="92" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1662 %output_r_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_89_req"/></StgValue>
</operation>

<operation id="1968" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1666 %add_ln116_97 = add i64 %add_ln116_91, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_97"/></StgValue>
</operation>

<operation id="1969" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1667 %trunc_ln116_89 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_97, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_89"/></StgValue>
</operation>

<operation id="1970" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1668 %sext_ln116_90 = sext i62 %trunc_ln116_89

]]></Node>
<StgValue><ssdm name="sext_ln116_90"/></StgValue>
</operation>

<operation id="1971" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1669 %output_r_addr_92 = getelementptr i32 %output_r, i64 %sext_ln116_90

]]></Node>
<StgValue><ssdm name="output_r_addr_92"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1972" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:242 %add_ln116_387 = add i12 %phi_mul_load, i12 81

]]></Node>
<StgValue><ssdm name="add_ln116_387"/></StgValue>
</operation>

<operation id="1973" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:243 %zext_ln116_132 = zext i12 %add_ln116_387

]]></Node>
<StgValue><ssdm name="zext_ln116_132"/></StgValue>
</operation>

<operation id="1974" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:244 %input_fm_buffer_1_addr_81 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_132

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_81"/></StgValue>
</operation>

<operation id="1975" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1594 %bitcast_ln116_81 = bitcast i32 %output_r_addr_83_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_81"/></StgValue>
</operation>

<operation id="1976" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1595 %store_ln116 = store i32 %bitcast_ln116_81, i12 %input_fm_buffer_1_addr_81

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1977" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1601 %output_r_addr_84_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_84

]]></Node>
<StgValue><ssdm name="output_r_addr_84_read"/></StgValue>
</operation>

<operation id="1978" st_id="93" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1608 %output_r_load_83_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_83_req"/></StgValue>
</operation>

<operation id="1979" st_id="93" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1616 %output_r_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_84_req"/></StgValue>
</operation>

<operation id="1980" st_id="93" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1630 %output_r_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_85_req"/></StgValue>
</operation>

<operation id="1981" st_id="93" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1638 %output_r_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_86_req"/></StgValue>
</operation>

<operation id="1982" st_id="93" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1646 %output_r_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_87_req"/></StgValue>
</operation>

<operation id="1983" st_id="93" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1654 %output_r_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_88_req"/></StgValue>
</operation>

<operation id="1984" st_id="93" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1662 %output_r_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_89_req"/></StgValue>
</operation>

<operation id="1985" st_id="93" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1670 %output_r_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_90_req"/></StgValue>
</operation>

<operation id="1986" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1674 %add_ln116_98 = add i64 %add_ln116_91, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_98"/></StgValue>
</operation>

<operation id="1987" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1675 %trunc_ln116_90 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_98, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_90"/></StgValue>
</operation>

<operation id="1988" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1676 %sext_ln116_91 = sext i62 %trunc_ln116_90

]]></Node>
<StgValue><ssdm name="sext_ln116_91"/></StgValue>
</operation>

<operation id="1989" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1677 %output_r_addr_93 = getelementptr i32 %output_r, i64 %sext_ln116_91

]]></Node>
<StgValue><ssdm name="output_r_addr_93"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1990" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:245 %add_ln116_388 = add i12 %phi_mul_load, i12 82

]]></Node>
<StgValue><ssdm name="add_ln116_388"/></StgValue>
</operation>

<operation id="1991" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:246 %zext_ln116_133 = zext i12 %add_ln116_388

]]></Node>
<StgValue><ssdm name="zext_ln116_133"/></StgValue>
</operation>

<operation id="1992" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:247 %input_fm_buffer_1_addr_82 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_133

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_82"/></StgValue>
</operation>

<operation id="1993" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1602 %bitcast_ln116_82 = bitcast i32 %output_r_addr_84_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_82"/></StgValue>
</operation>

<operation id="1994" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1603 %store_ln116 = store i32 %bitcast_ln116_82, i12 %input_fm_buffer_1_addr_82

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1995" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1609 %output_r_addr_85_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_85

]]></Node>
<StgValue><ssdm name="output_r_addr_85_read"/></StgValue>
</operation>

<operation id="1996" st_id="94" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1616 %output_r_load_84_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_84_req"/></StgValue>
</operation>

<operation id="1997" st_id="94" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1630 %output_r_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_85_req"/></StgValue>
</operation>

<operation id="1998" st_id="94" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1638 %output_r_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_86_req"/></StgValue>
</operation>

<operation id="1999" st_id="94" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1646 %output_r_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_87_req"/></StgValue>
</operation>

<operation id="2000" st_id="94" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1654 %output_r_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_88_req"/></StgValue>
</operation>

<operation id="2001" st_id="94" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1662 %output_r_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_89_req"/></StgValue>
</operation>

<operation id="2002" st_id="94" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1670 %output_r_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_90_req"/></StgValue>
</operation>

<operation id="2003" st_id="94" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1678 %output_r_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_91_req"/></StgValue>
</operation>

<operation id="2004" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1682 %add_ln116_99 = add i64 %add_ln116_91, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_99"/></StgValue>
</operation>

<operation id="2005" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1683 %trunc_ln116_91 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_99, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_91"/></StgValue>
</operation>

<operation id="2006" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1684 %sext_ln116_92 = sext i62 %trunc_ln116_91

]]></Node>
<StgValue><ssdm name="sext_ln116_92"/></StgValue>
</operation>

<operation id="2007" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1685 %output_r_addr_94 = getelementptr i32 %output_r, i64 %sext_ln116_92

]]></Node>
<StgValue><ssdm name="output_r_addr_94"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2008" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:248 %add_ln116_389 = add i12 %phi_mul_load, i12 83

]]></Node>
<StgValue><ssdm name="add_ln116_389"/></StgValue>
</operation>

<operation id="2009" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:249 %zext_ln116_134 = zext i12 %add_ln116_389

]]></Node>
<StgValue><ssdm name="zext_ln116_134"/></StgValue>
</operation>

<operation id="2010" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:250 %input_fm_buffer_1_addr_83 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_134

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_83"/></StgValue>
</operation>

<operation id="2011" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1610 %bitcast_ln116_83 = bitcast i32 %output_r_addr_85_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_83"/></StgValue>
</operation>

<operation id="2012" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1611 %store_ln116 = store i32 %bitcast_ln116_83, i12 %input_fm_buffer_1_addr_83

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2013" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1617 %output_r_addr_86_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_86

]]></Node>
<StgValue><ssdm name="output_r_addr_86_read"/></StgValue>
</operation>

<operation id="2014" st_id="95" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1630 %output_r_load_85_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_85_req"/></StgValue>
</operation>

<operation id="2015" st_id="95" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1638 %output_r_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_86_req"/></StgValue>
</operation>

<operation id="2016" st_id="95" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1646 %output_r_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_87_req"/></StgValue>
</operation>

<operation id="2017" st_id="95" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1654 %output_r_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_88_req"/></StgValue>
</operation>

<operation id="2018" st_id="95" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1662 %output_r_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_89_req"/></StgValue>
</operation>

<operation id="2019" st_id="95" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1670 %output_r_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_90_req"/></StgValue>
</operation>

<operation id="2020" st_id="95" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1678 %output_r_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_91_req"/></StgValue>
</operation>

<operation id="2021" st_id="95" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1686 %output_r_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_92_req"/></StgValue>
</operation>

<operation id="2022" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1690 %add_ln116_100 = add i64 %add_ln116_91, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_100"/></StgValue>
</operation>

<operation id="2023" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1691 %trunc_ln116_92 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_100, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_92"/></StgValue>
</operation>

<operation id="2024" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1692 %sext_ln116_93 = sext i62 %trunc_ln116_92

]]></Node>
<StgValue><ssdm name="sext_ln116_93"/></StgValue>
</operation>

<operation id="2025" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1693 %output_r_addr_95 = getelementptr i32 %output_r, i64 %sext_ln116_93

]]></Node>
<StgValue><ssdm name="output_r_addr_95"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2026" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:251 %add_ln116_390 = add i12 %phi_mul_load, i12 84

]]></Node>
<StgValue><ssdm name="add_ln116_390"/></StgValue>
</operation>

<operation id="2027" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:252 %zext_ln116_135 = zext i12 %add_ln116_390

]]></Node>
<StgValue><ssdm name="zext_ln116_135"/></StgValue>
</operation>

<operation id="2028" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:253 %input_fm_buffer_1_addr_84 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_135

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_84"/></StgValue>
</operation>

<operation id="2029" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1618 %bitcast_ln116_84 = bitcast i32 %output_r_addr_86_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_84"/></StgValue>
</operation>

<operation id="2030" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1619 %store_ln116 = store i32 %bitcast_ln116_84, i12 %input_fm_buffer_1_addr_84

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2031" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1631 %output_r_addr_87_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_87

]]></Node>
<StgValue><ssdm name="output_r_addr_87_read"/></StgValue>
</operation>

<operation id="2032" st_id="96" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1638 %output_r_load_86_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_86_req"/></StgValue>
</operation>

<operation id="2033" st_id="96" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1646 %output_r_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_87_req"/></StgValue>
</operation>

<operation id="2034" st_id="96" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1654 %output_r_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_88_req"/></StgValue>
</operation>

<operation id="2035" st_id="96" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1662 %output_r_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_89_req"/></StgValue>
</operation>

<operation id="2036" st_id="96" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1670 %output_r_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_90_req"/></StgValue>
</operation>

<operation id="2037" st_id="96" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1678 %output_r_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_91_req"/></StgValue>
</operation>

<operation id="2038" st_id="96" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1686 %output_r_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_92_req"/></StgValue>
</operation>

<operation id="2039" st_id="96" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1694 %output_r_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_93_req"/></StgValue>
</operation>

<operation id="2040" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1698 %add_ln116_101 = add i64 %add_ln116_91, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_101"/></StgValue>
</operation>

<operation id="2041" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1699 %trunc_ln116_93 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_101, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_93"/></StgValue>
</operation>

<operation id="2042" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1700 %sext_ln116_94 = sext i62 %trunc_ln116_93

]]></Node>
<StgValue><ssdm name="sext_ln116_94"/></StgValue>
</operation>

<operation id="2043" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1701 %output_r_addr_96 = getelementptr i32 %output_r, i64 %sext_ln116_94

]]></Node>
<StgValue><ssdm name="output_r_addr_96"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2044" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:254 %add_ln116_391 = add i12 %phi_mul_load, i12 85

]]></Node>
<StgValue><ssdm name="add_ln116_391"/></StgValue>
</operation>

<operation id="2045" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:255 %zext_ln116_136 = zext i12 %add_ln116_391

]]></Node>
<StgValue><ssdm name="zext_ln116_136"/></StgValue>
</operation>

<operation id="2046" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:256 %input_fm_buffer_1_addr_85 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_136

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_85"/></StgValue>
</operation>

<operation id="2047" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1632 %bitcast_ln116_85 = bitcast i32 %output_r_addr_87_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_85"/></StgValue>
</operation>

<operation id="2048" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1633 %store_ln116 = store i32 %bitcast_ln116_85, i12 %input_fm_buffer_1_addr_85

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2049" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1639 %output_r_addr_88_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_88

]]></Node>
<StgValue><ssdm name="output_r_addr_88_read"/></StgValue>
</operation>

<operation id="2050" st_id="97" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1646 %output_r_load_87_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_87_req"/></StgValue>
</operation>

<operation id="2051" st_id="97" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1654 %output_r_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_88_req"/></StgValue>
</operation>

<operation id="2052" st_id="97" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1662 %output_r_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_89_req"/></StgValue>
</operation>

<operation id="2053" st_id="97" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1670 %output_r_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_90_req"/></StgValue>
</operation>

<operation id="2054" st_id="97" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1678 %output_r_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_91_req"/></StgValue>
</operation>

<operation id="2055" st_id="97" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1686 %output_r_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_92_req"/></StgValue>
</operation>

<operation id="2056" st_id="97" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1694 %output_r_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_93_req"/></StgValue>
</operation>

<operation id="2057" st_id="97" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1702 %output_r_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_94_req"/></StgValue>
</operation>

<operation id="2058" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1706 %add_ln116_102 = add i64 %add_ln116_91, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_102"/></StgValue>
</operation>

<operation id="2059" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1707 %trunc_ln116_94 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_102, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_94"/></StgValue>
</operation>

<operation id="2060" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1708 %sext_ln116_95 = sext i62 %trunc_ln116_94

]]></Node>
<StgValue><ssdm name="sext_ln116_95"/></StgValue>
</operation>

<operation id="2061" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1709 %output_r_addr_97 = getelementptr i32 %output_r, i64 %sext_ln116_95

]]></Node>
<StgValue><ssdm name="output_r_addr_97"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2062" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:257 %add_ln116_392 = add i12 %phi_mul_load, i12 86

]]></Node>
<StgValue><ssdm name="add_ln116_392"/></StgValue>
</operation>

<operation id="2063" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:258 %zext_ln116_137 = zext i12 %add_ln116_392

]]></Node>
<StgValue><ssdm name="zext_ln116_137"/></StgValue>
</operation>

<operation id="2064" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:259 %input_fm_buffer_1_addr_86 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_137

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_86"/></StgValue>
</operation>

<operation id="2065" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1640 %bitcast_ln116_86 = bitcast i32 %output_r_addr_88_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_86"/></StgValue>
</operation>

<operation id="2066" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1641 %store_ln116 = store i32 %bitcast_ln116_86, i12 %input_fm_buffer_1_addr_86

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2067" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1647 %output_r_addr_89_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_89

]]></Node>
<StgValue><ssdm name="output_r_addr_89_read"/></StgValue>
</operation>

<operation id="2068" st_id="98" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1654 %output_r_load_88_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_88_req"/></StgValue>
</operation>

<operation id="2069" st_id="98" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1662 %output_r_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_89_req"/></StgValue>
</operation>

<operation id="2070" st_id="98" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1670 %output_r_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_90_req"/></StgValue>
</operation>

<operation id="2071" st_id="98" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1678 %output_r_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_91_req"/></StgValue>
</operation>

<operation id="2072" st_id="98" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1686 %output_r_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_92_req"/></StgValue>
</operation>

<operation id="2073" st_id="98" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1694 %output_r_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_93_req"/></StgValue>
</operation>

<operation id="2074" st_id="98" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1702 %output_r_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_94_req"/></StgValue>
</operation>

<operation id="2075" st_id="98" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1710 %output_r_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_95_req"/></StgValue>
</operation>

<operation id="2076" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1714 %add_ln116_103 = add i64 %add_ln116_91, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_103"/></StgValue>
</operation>

<operation id="2077" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1715 %trunc_ln116_95 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_103, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_95"/></StgValue>
</operation>

<operation id="2078" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1716 %sext_ln116_96 = sext i62 %trunc_ln116_95

]]></Node>
<StgValue><ssdm name="sext_ln116_96"/></StgValue>
</operation>

<operation id="2079" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1717 %output_r_addr_98 = getelementptr i32 %output_r, i64 %sext_ln116_96

]]></Node>
<StgValue><ssdm name="output_r_addr_98"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2080" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:260 %add_ln116_393 = add i12 %phi_mul_load, i12 87

]]></Node>
<StgValue><ssdm name="add_ln116_393"/></StgValue>
</operation>

<operation id="2081" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:261 %zext_ln116_138 = zext i12 %add_ln116_393

]]></Node>
<StgValue><ssdm name="zext_ln116_138"/></StgValue>
</operation>

<operation id="2082" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:262 %input_fm_buffer_1_addr_87 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_138

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_87"/></StgValue>
</operation>

<operation id="2083" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1648 %bitcast_ln116_87 = bitcast i32 %output_r_addr_89_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_87"/></StgValue>
</operation>

<operation id="2084" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1649 %store_ln116 = store i32 %bitcast_ln116_87, i12 %input_fm_buffer_1_addr_87

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2085" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1655 %output_r_addr_90_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_90

]]></Node>
<StgValue><ssdm name="output_r_addr_90_read"/></StgValue>
</operation>

<operation id="2086" st_id="99" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1662 %output_r_load_89_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_89_req"/></StgValue>
</operation>

<operation id="2087" st_id="99" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1670 %output_r_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_90_req"/></StgValue>
</operation>

<operation id="2088" st_id="99" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1678 %output_r_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_91_req"/></StgValue>
</operation>

<operation id="2089" st_id="99" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1686 %output_r_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_92_req"/></StgValue>
</operation>

<operation id="2090" st_id="99" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1694 %output_r_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_93_req"/></StgValue>
</operation>

<operation id="2091" st_id="99" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1702 %output_r_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_94_req"/></StgValue>
</operation>

<operation id="2092" st_id="99" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1710 %output_r_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_95_req"/></StgValue>
</operation>

<operation id="2093" st_id="99" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1718 %output_r_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_96_req"/></StgValue>
</operation>

<operation id="2094" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1722 %add_ln116_104 = add i64 %add_ln116_91, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_104"/></StgValue>
</operation>

<operation id="2095" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1723 %trunc_ln116_96 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_104, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_96"/></StgValue>
</operation>

<operation id="2096" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1724 %sext_ln116_97 = sext i62 %trunc_ln116_96

]]></Node>
<StgValue><ssdm name="sext_ln116_97"/></StgValue>
</operation>

<operation id="2097" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1725 %output_r_addr_99 = getelementptr i32 %output_r, i64 %sext_ln116_97

]]></Node>
<StgValue><ssdm name="output_r_addr_99"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2098" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:263 %add_ln116_394 = add i12 %phi_mul_load, i12 88

]]></Node>
<StgValue><ssdm name="add_ln116_394"/></StgValue>
</operation>

<operation id="2099" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:264 %zext_ln116_139 = zext i12 %add_ln116_394

]]></Node>
<StgValue><ssdm name="zext_ln116_139"/></StgValue>
</operation>

<operation id="2100" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:265 %input_fm_buffer_1_addr_88 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_139

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_88"/></StgValue>
</operation>

<operation id="2101" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1656 %bitcast_ln116_88 = bitcast i32 %output_r_addr_90_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_88"/></StgValue>
</operation>

<operation id="2102" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1657 %store_ln116 = store i32 %bitcast_ln116_88, i12 %input_fm_buffer_1_addr_88

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2103" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1663 %output_r_addr_91_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_91

]]></Node>
<StgValue><ssdm name="output_r_addr_91_read"/></StgValue>
</operation>

<operation id="2104" st_id="100" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1670 %output_r_load_90_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_90_req"/></StgValue>
</operation>

<operation id="2105" st_id="100" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1678 %output_r_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_91_req"/></StgValue>
</operation>

<operation id="2106" st_id="100" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1686 %output_r_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_92_req"/></StgValue>
</operation>

<operation id="2107" st_id="100" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1694 %output_r_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_93_req"/></StgValue>
</operation>

<operation id="2108" st_id="100" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1702 %output_r_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_94_req"/></StgValue>
</operation>

<operation id="2109" st_id="100" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1710 %output_r_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_95_req"/></StgValue>
</operation>

<operation id="2110" st_id="100" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1718 %output_r_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_96_req"/></StgValue>
</operation>

<operation id="2111" st_id="100" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1726 %output_r_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_97_req"/></StgValue>
</operation>

<operation id="2112" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1730 %add_ln116_105 = add i64 %add_ln116_91, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_105"/></StgValue>
</operation>

<operation id="2113" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1731 %trunc_ln116_97 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_105, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_97"/></StgValue>
</operation>

<operation id="2114" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1732 %sext_ln116_98 = sext i62 %trunc_ln116_97

]]></Node>
<StgValue><ssdm name="sext_ln116_98"/></StgValue>
</operation>

<operation id="2115" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1733 %output_r_addr_100 = getelementptr i32 %output_r, i64 %sext_ln116_98

]]></Node>
<StgValue><ssdm name="output_r_addr_100"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2116" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:266 %add_ln116_395 = add i12 %phi_mul_load, i12 89

]]></Node>
<StgValue><ssdm name="add_ln116_395"/></StgValue>
</operation>

<operation id="2117" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:267 %zext_ln116_140 = zext i12 %add_ln116_395

]]></Node>
<StgValue><ssdm name="zext_ln116_140"/></StgValue>
</operation>

<operation id="2118" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:268 %input_fm_buffer_1_addr_89 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_140

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_89"/></StgValue>
</operation>

<operation id="2119" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1664 %bitcast_ln116_89 = bitcast i32 %output_r_addr_91_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_89"/></StgValue>
</operation>

<operation id="2120" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1665 %store_ln116 = store i32 %bitcast_ln116_89, i12 %input_fm_buffer_1_addr_89

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2121" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1671 %output_r_addr_92_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_92

]]></Node>
<StgValue><ssdm name="output_r_addr_92_read"/></StgValue>
</operation>

<operation id="2122" st_id="101" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1678 %output_r_load_91_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_91_req"/></StgValue>
</operation>

<operation id="2123" st_id="101" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1686 %output_r_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_92_req"/></StgValue>
</operation>

<operation id="2124" st_id="101" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1694 %output_r_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_93_req"/></StgValue>
</operation>

<operation id="2125" st_id="101" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1702 %output_r_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_94_req"/></StgValue>
</operation>

<operation id="2126" st_id="101" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1710 %output_r_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_95_req"/></StgValue>
</operation>

<operation id="2127" st_id="101" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1718 %output_r_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_96_req"/></StgValue>
</operation>

<operation id="2128" st_id="101" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1726 %output_r_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_97_req"/></StgValue>
</operation>

<operation id="2129" st_id="101" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1734 %output_r_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_98_req"/></StgValue>
</operation>

<operation id="2130" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1738 %add_ln116_106 = add i64 %add_ln116_91, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_106"/></StgValue>
</operation>

<operation id="2131" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1739 %trunc_ln116_98 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_106, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_98"/></StgValue>
</operation>

<operation id="2132" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1740 %sext_ln116_99 = sext i62 %trunc_ln116_98

]]></Node>
<StgValue><ssdm name="sext_ln116_99"/></StgValue>
</operation>

<operation id="2133" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1741 %output_r_addr_101 = getelementptr i32 %output_r, i64 %sext_ln116_99

]]></Node>
<StgValue><ssdm name="output_r_addr_101"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2134" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:269 %add_ln116_396 = add i12 %phi_mul_load, i12 90

]]></Node>
<StgValue><ssdm name="add_ln116_396"/></StgValue>
</operation>

<operation id="2135" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:270 %zext_ln116_141 = zext i12 %add_ln116_396

]]></Node>
<StgValue><ssdm name="zext_ln116_141"/></StgValue>
</operation>

<operation id="2136" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:271 %input_fm_buffer_1_addr_90 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_141

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_90"/></StgValue>
</operation>

<operation id="2137" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1672 %bitcast_ln116_90 = bitcast i32 %output_r_addr_92_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_90"/></StgValue>
</operation>

<operation id="2138" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1673 %store_ln116 = store i32 %bitcast_ln116_90, i12 %input_fm_buffer_1_addr_90

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2139" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1679 %output_r_addr_93_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_93

]]></Node>
<StgValue><ssdm name="output_r_addr_93_read"/></StgValue>
</operation>

<operation id="2140" st_id="102" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1686 %output_r_load_92_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_92_req"/></StgValue>
</operation>

<operation id="2141" st_id="102" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1694 %output_r_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_93_req"/></StgValue>
</operation>

<operation id="2142" st_id="102" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1702 %output_r_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_94_req"/></StgValue>
</operation>

<operation id="2143" st_id="102" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1710 %output_r_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_95_req"/></StgValue>
</operation>

<operation id="2144" st_id="102" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1718 %output_r_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_96_req"/></StgValue>
</operation>

<operation id="2145" st_id="102" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1726 %output_r_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_97_req"/></StgValue>
</operation>

<operation id="2146" st_id="102" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1734 %output_r_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_98_req"/></StgValue>
</operation>

<operation id="2147" st_id="102" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1742 %output_r_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_99_req"/></StgValue>
</operation>

<operation id="2148" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1746 %add_ln116_107 = add i64 %add_ln116_91, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_107"/></StgValue>
</operation>

<operation id="2149" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1747 %trunc_ln116_99 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_107, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_99"/></StgValue>
</operation>

<operation id="2150" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1748 %sext_ln116_100 = sext i62 %trunc_ln116_99

]]></Node>
<StgValue><ssdm name="sext_ln116_100"/></StgValue>
</operation>

<operation id="2151" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1749 %output_r_addr_102 = getelementptr i32 %output_r, i64 %sext_ln116_100

]]></Node>
<StgValue><ssdm name="output_r_addr_102"/></StgValue>
</operation>

<operation id="2152" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1754 %add_ln116_108 = add i64 %add_ln116_91, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_108"/></StgValue>
</operation>

<operation id="2153" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1755 %trunc_ln116_100 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_108, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_100"/></StgValue>
</operation>

<operation id="2154" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1756 %sext_ln116_101 = sext i62 %trunc_ln116_100

]]></Node>
<StgValue><ssdm name="sext_ln116_101"/></StgValue>
</operation>

<operation id="2155" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1757 %output_r_addr_103 = getelementptr i32 %output_r, i64 %sext_ln116_101

]]></Node>
<StgValue><ssdm name="output_r_addr_103"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2156" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:272 %add_ln116_397 = add i12 %phi_mul_load, i12 91

]]></Node>
<StgValue><ssdm name="add_ln116_397"/></StgValue>
</operation>

<operation id="2157" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:273 %zext_ln116_142 = zext i12 %add_ln116_397

]]></Node>
<StgValue><ssdm name="zext_ln116_142"/></StgValue>
</operation>

<operation id="2158" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:274 %input_fm_buffer_1_addr_91 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_142

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_91"/></StgValue>
</operation>

<operation id="2159" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1680 %bitcast_ln116_91 = bitcast i32 %output_r_addr_93_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_91"/></StgValue>
</operation>

<operation id="2160" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1681 %store_ln116 = store i32 %bitcast_ln116_91, i12 %input_fm_buffer_1_addr_91

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2161" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1687 %output_r_addr_94_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_94

]]></Node>
<StgValue><ssdm name="output_r_addr_94_read"/></StgValue>
</operation>

<operation id="2162" st_id="103" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1694 %output_r_load_93_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_93_req"/></StgValue>
</operation>

<operation id="2163" st_id="103" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1702 %output_r_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_94_req"/></StgValue>
</operation>

<operation id="2164" st_id="103" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1710 %output_r_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_95_req"/></StgValue>
</operation>

<operation id="2165" st_id="103" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1718 %output_r_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_96_req"/></StgValue>
</operation>

<operation id="2166" st_id="103" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1726 %output_r_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_97_req"/></StgValue>
</operation>

<operation id="2167" st_id="103" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1734 %output_r_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_98_req"/></StgValue>
</operation>

<operation id="2168" st_id="103" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1742 %output_r_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_99_req"/></StgValue>
</operation>

<operation id="2169" st_id="103" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1750 %output_r_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_100_req"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2170" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:275 %add_ln116_398 = add i12 %phi_mul_load, i12 92

]]></Node>
<StgValue><ssdm name="add_ln116_398"/></StgValue>
</operation>

<operation id="2171" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:276 %zext_ln116_143 = zext i12 %add_ln116_398

]]></Node>
<StgValue><ssdm name="zext_ln116_143"/></StgValue>
</operation>

<operation id="2172" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:277 %input_fm_buffer_1_addr_92 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_143

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_92"/></StgValue>
</operation>

<operation id="2173" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1688 %bitcast_ln116_92 = bitcast i32 %output_r_addr_94_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_92"/></StgValue>
</operation>

<operation id="2174" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1689 %store_ln116 = store i32 %bitcast_ln116_92, i12 %input_fm_buffer_1_addr_92

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2175" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1695 %output_r_addr_95_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_95

]]></Node>
<StgValue><ssdm name="output_r_addr_95_read"/></StgValue>
</operation>

<operation id="2176" st_id="104" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1702 %output_r_load_94_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_94_req"/></StgValue>
</operation>

<operation id="2177" st_id="104" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1710 %output_r_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_95_req"/></StgValue>
</operation>

<operation id="2178" st_id="104" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1718 %output_r_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_96_req"/></StgValue>
</operation>

<operation id="2179" st_id="104" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1726 %output_r_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_97_req"/></StgValue>
</operation>

<operation id="2180" st_id="104" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1734 %output_r_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_98_req"/></StgValue>
</operation>

<operation id="2181" st_id="104" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1742 %output_r_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_99_req"/></StgValue>
</operation>

<operation id="2182" st_id="104" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1750 %output_r_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_100_req"/></StgValue>
</operation>

<operation id="2183" st_id="104" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1758 %output_r_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_101_req"/></StgValue>
</operation>

<operation id="2184" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:1762 %shl_ln116_28 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_5_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_28"/></StgValue>
</operation>

<operation id="2185" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:1763 %shl_ln116_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_5_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_29"/></StgValue>
</operation>

<operation id="2186" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:1764 %zext_ln116_30 = zext i10 %shl_ln116_29

]]></Node>
<StgValue><ssdm name="zext_ln116_30"/></StgValue>
</operation>

<operation id="2187" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:1765 %sub_ln116_6 = sub i18 %shl_ln116_28, i18 %zext_ln116_30

]]></Node>
<StgValue><ssdm name="sub_ln116_6"/></StgValue>
</operation>

<operation id="2188" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:1766 %zext_ln116_31 = zext i18 %sub_ln116_6

]]></Node>
<StgValue><ssdm name="zext_ln116_31"/></StgValue>
</operation>

<operation id="2189" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1767 %add_ln116_109 = add i64 %add_ln116, i64 %zext_ln116_31

]]></Node>
<StgValue><ssdm name="add_ln116_109"/></StgValue>
</operation>

<operation id="2190" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1768 %add_ln116_110 = add i64 %add_ln116_109, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_110"/></StgValue>
</operation>

<operation id="2191" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1769 %trunc_ln116_101 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_110, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_101"/></StgValue>
</operation>

<operation id="2192" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1770 %sext_ln116_102 = sext i62 %trunc_ln116_101

]]></Node>
<StgValue><ssdm name="sext_ln116_102"/></StgValue>
</operation>

<operation id="2193" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1771 %output_r_addr_104 = getelementptr i32 %output_r, i64 %sext_ln116_102

]]></Node>
<StgValue><ssdm name="output_r_addr_104"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2194" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:278 %add_ln116_399 = add i12 %phi_mul_load, i12 93

]]></Node>
<StgValue><ssdm name="add_ln116_399"/></StgValue>
</operation>

<operation id="2195" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:279 %zext_ln116_144 = zext i12 %add_ln116_399

]]></Node>
<StgValue><ssdm name="zext_ln116_144"/></StgValue>
</operation>

<operation id="2196" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:280 %input_fm_buffer_1_addr_93 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_144

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_93"/></StgValue>
</operation>

<operation id="2197" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1696 %bitcast_ln116_93 = bitcast i32 %output_r_addr_95_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_93"/></StgValue>
</operation>

<operation id="2198" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1697 %store_ln116 = store i32 %bitcast_ln116_93, i12 %input_fm_buffer_1_addr_93

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2199" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1703 %output_r_addr_96_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_96

]]></Node>
<StgValue><ssdm name="output_r_addr_96_read"/></StgValue>
</operation>

<operation id="2200" st_id="105" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1710 %output_r_load_95_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_95_req"/></StgValue>
</operation>

<operation id="2201" st_id="105" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1718 %output_r_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_96_req"/></StgValue>
</operation>

<operation id="2202" st_id="105" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1726 %output_r_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_97_req"/></StgValue>
</operation>

<operation id="2203" st_id="105" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1734 %output_r_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_98_req"/></StgValue>
</operation>

<operation id="2204" st_id="105" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1742 %output_r_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_99_req"/></StgValue>
</operation>

<operation id="2205" st_id="105" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1750 %output_r_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_100_req"/></StgValue>
</operation>

<operation id="2206" st_id="105" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1758 %output_r_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_101_req"/></StgValue>
</operation>

<operation id="2207" st_id="105" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1772 %output_r_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_102_req"/></StgValue>
</operation>

<operation id="2208" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1776 %add_ln116_111 = add i64 %add_ln116_109, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_111"/></StgValue>
</operation>

<operation id="2209" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1777 %trunc_ln116_102 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_111, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_102"/></StgValue>
</operation>

<operation id="2210" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1778 %sext_ln116_103 = sext i62 %trunc_ln116_102

]]></Node>
<StgValue><ssdm name="sext_ln116_103"/></StgValue>
</operation>

<operation id="2211" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1779 %output_r_addr_105 = getelementptr i32 %output_r, i64 %sext_ln116_103

]]></Node>
<StgValue><ssdm name="output_r_addr_105"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2212" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:281 %add_ln116_400 = add i12 %phi_mul_load, i12 94

]]></Node>
<StgValue><ssdm name="add_ln116_400"/></StgValue>
</operation>

<operation id="2213" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:282 %zext_ln116_145 = zext i12 %add_ln116_400

]]></Node>
<StgValue><ssdm name="zext_ln116_145"/></StgValue>
</operation>

<operation id="2214" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:283 %input_fm_buffer_1_addr_94 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_145

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_94"/></StgValue>
</operation>

<operation id="2215" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1704 %bitcast_ln116_94 = bitcast i32 %output_r_addr_96_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_94"/></StgValue>
</operation>

<operation id="2216" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1705 %store_ln116 = store i32 %bitcast_ln116_94, i12 %input_fm_buffer_1_addr_94

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2217" st_id="106" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1711 %output_r_addr_97_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_97

]]></Node>
<StgValue><ssdm name="output_r_addr_97_read"/></StgValue>
</operation>

<operation id="2218" st_id="106" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1718 %output_r_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_96_req"/></StgValue>
</operation>

<operation id="2219" st_id="106" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1726 %output_r_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_97_req"/></StgValue>
</operation>

<operation id="2220" st_id="106" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1734 %output_r_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_98_req"/></StgValue>
</operation>

<operation id="2221" st_id="106" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1742 %output_r_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_99_req"/></StgValue>
</operation>

<operation id="2222" st_id="106" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1750 %output_r_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_100_req"/></StgValue>
</operation>

<operation id="2223" st_id="106" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1758 %output_r_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_101_req"/></StgValue>
</operation>

<operation id="2224" st_id="106" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1772 %output_r_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_102_req"/></StgValue>
</operation>

<operation id="2225" st_id="106" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1780 %output_r_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_103_req"/></StgValue>
</operation>

<operation id="2226" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1784 %add_ln116_112 = add i64 %add_ln116_109, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_112"/></StgValue>
</operation>

<operation id="2227" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1785 %trunc_ln116_103 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_112, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_103"/></StgValue>
</operation>

<operation id="2228" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1786 %sext_ln116_104 = sext i62 %trunc_ln116_103

]]></Node>
<StgValue><ssdm name="sext_ln116_104"/></StgValue>
</operation>

<operation id="2229" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1787 %output_r_addr_106 = getelementptr i32 %output_r, i64 %sext_ln116_104

]]></Node>
<StgValue><ssdm name="output_r_addr_106"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2230" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:284 %add_ln116_401 = add i12 %phi_mul_load, i12 95

]]></Node>
<StgValue><ssdm name="add_ln116_401"/></StgValue>
</operation>

<operation id="2231" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:285 %zext_ln116_146 = zext i12 %add_ln116_401

]]></Node>
<StgValue><ssdm name="zext_ln116_146"/></StgValue>
</operation>

<operation id="2232" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:286 %input_fm_buffer_1_addr_95 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_146

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_95"/></StgValue>
</operation>

<operation id="2233" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1712 %bitcast_ln116_95 = bitcast i32 %output_r_addr_97_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_95"/></StgValue>
</operation>

<operation id="2234" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1713 %store_ln116 = store i32 %bitcast_ln116_95, i12 %input_fm_buffer_1_addr_95

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2235" st_id="107" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1719 %output_r_addr_98_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_98

]]></Node>
<StgValue><ssdm name="output_r_addr_98_read"/></StgValue>
</operation>

<operation id="2236" st_id="107" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1726 %output_r_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_97_req"/></StgValue>
</operation>

<operation id="2237" st_id="107" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1734 %output_r_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_98_req"/></StgValue>
</operation>

<operation id="2238" st_id="107" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1742 %output_r_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_99_req"/></StgValue>
</operation>

<operation id="2239" st_id="107" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1750 %output_r_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_100_req"/></StgValue>
</operation>

<operation id="2240" st_id="107" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1758 %output_r_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_101_req"/></StgValue>
</operation>

<operation id="2241" st_id="107" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1772 %output_r_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_102_req"/></StgValue>
</operation>

<operation id="2242" st_id="107" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1780 %output_r_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_103_req"/></StgValue>
</operation>

<operation id="2243" st_id="107" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1788 %output_r_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_104_req"/></StgValue>
</operation>

<operation id="2244" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1792 %add_ln116_113 = add i64 %add_ln116_109, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_113"/></StgValue>
</operation>

<operation id="2245" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1793 %trunc_ln116_104 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_113, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_104"/></StgValue>
</operation>

<operation id="2246" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1794 %sext_ln116_105 = sext i62 %trunc_ln116_104

]]></Node>
<StgValue><ssdm name="sext_ln116_105"/></StgValue>
</operation>

<operation id="2247" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1795 %output_r_addr_107 = getelementptr i32 %output_r, i64 %sext_ln116_105

]]></Node>
<StgValue><ssdm name="output_r_addr_107"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2248" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:287 %add_ln116_402 = add i12 %phi_mul_load, i12 96

]]></Node>
<StgValue><ssdm name="add_ln116_402"/></StgValue>
</operation>

<operation id="2249" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:288 %zext_ln116_147 = zext i12 %add_ln116_402

]]></Node>
<StgValue><ssdm name="zext_ln116_147"/></StgValue>
</operation>

<operation id="2250" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:289 %input_fm_buffer_1_addr_96 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_147

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_96"/></StgValue>
</operation>

<operation id="2251" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1720 %bitcast_ln116_96 = bitcast i32 %output_r_addr_98_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_96"/></StgValue>
</operation>

<operation id="2252" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1721 %store_ln116 = store i32 %bitcast_ln116_96, i12 %input_fm_buffer_1_addr_96

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2253" st_id="108" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1727 %output_r_addr_99_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_99

]]></Node>
<StgValue><ssdm name="output_r_addr_99_read"/></StgValue>
</operation>

<operation id="2254" st_id="108" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1734 %output_r_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_98_req"/></StgValue>
</operation>

<operation id="2255" st_id="108" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1742 %output_r_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_99_req"/></StgValue>
</operation>

<operation id="2256" st_id="108" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1750 %output_r_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_100_req"/></StgValue>
</operation>

<operation id="2257" st_id="108" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1758 %output_r_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_101_req"/></StgValue>
</operation>

<operation id="2258" st_id="108" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1772 %output_r_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_102_req"/></StgValue>
</operation>

<operation id="2259" st_id="108" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1780 %output_r_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_103_req"/></StgValue>
</operation>

<operation id="2260" st_id="108" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1788 %output_r_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_104_req"/></StgValue>
</operation>

<operation id="2261" st_id="108" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1796 %output_r_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_105_req"/></StgValue>
</operation>

<operation id="2262" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1800 %add_ln116_114 = add i64 %add_ln116_109, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_114"/></StgValue>
</operation>

<operation id="2263" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1801 %trunc_ln116_105 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_114, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_105"/></StgValue>
</operation>

<operation id="2264" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1802 %sext_ln116_106 = sext i62 %trunc_ln116_105

]]></Node>
<StgValue><ssdm name="sext_ln116_106"/></StgValue>
</operation>

<operation id="2265" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1803 %output_r_addr_108 = getelementptr i32 %output_r, i64 %sext_ln116_106

]]></Node>
<StgValue><ssdm name="output_r_addr_108"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2266" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:290 %add_ln116_403 = add i12 %phi_mul_load, i12 97

]]></Node>
<StgValue><ssdm name="add_ln116_403"/></StgValue>
</operation>

<operation id="2267" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:291 %zext_ln116_148 = zext i12 %add_ln116_403

]]></Node>
<StgValue><ssdm name="zext_ln116_148"/></StgValue>
</operation>

<operation id="2268" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:292 %input_fm_buffer_1_addr_97 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_148

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_97"/></StgValue>
</operation>

<operation id="2269" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1728 %bitcast_ln116_97 = bitcast i32 %output_r_addr_99_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_97"/></StgValue>
</operation>

<operation id="2270" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1729 %store_ln116 = store i32 %bitcast_ln116_97, i12 %input_fm_buffer_1_addr_97

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2271" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1735 %output_r_addr_100_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_100

]]></Node>
<StgValue><ssdm name="output_r_addr_100_read"/></StgValue>
</operation>

<operation id="2272" st_id="109" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1742 %output_r_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_99_req"/></StgValue>
</operation>

<operation id="2273" st_id="109" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1750 %output_r_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_100_req"/></StgValue>
</operation>

<operation id="2274" st_id="109" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1758 %output_r_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_101_req"/></StgValue>
</operation>

<operation id="2275" st_id="109" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1772 %output_r_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_102_req"/></StgValue>
</operation>

<operation id="2276" st_id="109" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1780 %output_r_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_103_req"/></StgValue>
</operation>

<operation id="2277" st_id="109" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1788 %output_r_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_104_req"/></StgValue>
</operation>

<operation id="2278" st_id="109" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1796 %output_r_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_105_req"/></StgValue>
</operation>

<operation id="2279" st_id="109" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1804 %output_r_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_106_req"/></StgValue>
</operation>

<operation id="2280" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1808 %add_ln116_115 = add i64 %add_ln116_109, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_115"/></StgValue>
</operation>

<operation id="2281" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1809 %trunc_ln116_106 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_115, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_106"/></StgValue>
</operation>

<operation id="2282" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1810 %sext_ln116_107 = sext i62 %trunc_ln116_106

]]></Node>
<StgValue><ssdm name="sext_ln116_107"/></StgValue>
</operation>

<operation id="2283" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1811 %output_r_addr_109 = getelementptr i32 %output_r, i64 %sext_ln116_107

]]></Node>
<StgValue><ssdm name="output_r_addr_109"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2284" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:293 %add_ln116_404 = add i12 %phi_mul_load, i12 98

]]></Node>
<StgValue><ssdm name="add_ln116_404"/></StgValue>
</operation>

<operation id="2285" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:294 %zext_ln116_149 = zext i12 %add_ln116_404

]]></Node>
<StgValue><ssdm name="zext_ln116_149"/></StgValue>
</operation>

<operation id="2286" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:295 %input_fm_buffer_1_addr_98 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_149

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_98"/></StgValue>
</operation>

<operation id="2287" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1736 %bitcast_ln116_98 = bitcast i32 %output_r_addr_100_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_98"/></StgValue>
</operation>

<operation id="2288" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1737 %store_ln116 = store i32 %bitcast_ln116_98, i12 %input_fm_buffer_1_addr_98

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2289" st_id="110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1743 %output_r_addr_101_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_101

]]></Node>
<StgValue><ssdm name="output_r_addr_101_read"/></StgValue>
</operation>

<operation id="2290" st_id="110" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1750 %output_r_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_100_req"/></StgValue>
</operation>

<operation id="2291" st_id="110" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1758 %output_r_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_101_req"/></StgValue>
</operation>

<operation id="2292" st_id="110" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1772 %output_r_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_102_req"/></StgValue>
</operation>

<operation id="2293" st_id="110" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1780 %output_r_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_103_req"/></StgValue>
</operation>

<operation id="2294" st_id="110" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1788 %output_r_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_104_req"/></StgValue>
</operation>

<operation id="2295" st_id="110" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1796 %output_r_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_105_req"/></StgValue>
</operation>

<operation id="2296" st_id="110" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1804 %output_r_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_106_req"/></StgValue>
</operation>

<operation id="2297" st_id="110" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1812 %output_r_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_107_req"/></StgValue>
</operation>

<operation id="2298" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1816 %add_ln116_116 = add i64 %add_ln116_109, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_116"/></StgValue>
</operation>

<operation id="2299" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1817 %trunc_ln116_107 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_116, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_107"/></StgValue>
</operation>

<operation id="2300" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1818 %sext_ln116_108 = sext i62 %trunc_ln116_107

]]></Node>
<StgValue><ssdm name="sext_ln116_108"/></StgValue>
</operation>

<operation id="2301" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1819 %output_r_addr_110 = getelementptr i32 %output_r, i64 %sext_ln116_108

]]></Node>
<StgValue><ssdm name="output_r_addr_110"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2302" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:296 %add_ln116_405 = add i12 %phi_mul_load, i12 99

]]></Node>
<StgValue><ssdm name="add_ln116_405"/></StgValue>
</operation>

<operation id="2303" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:297 %zext_ln116_150 = zext i12 %add_ln116_405

]]></Node>
<StgValue><ssdm name="zext_ln116_150"/></StgValue>
</operation>

<operation id="2304" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:298 %input_fm_buffer_1_addr_99 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_150

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_99"/></StgValue>
</operation>

<operation id="2305" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1744 %bitcast_ln116_99 = bitcast i32 %output_r_addr_101_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_99"/></StgValue>
</operation>

<operation id="2306" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1745 %store_ln116 = store i32 %bitcast_ln116_99, i12 %input_fm_buffer_1_addr_99

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2307" st_id="111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1751 %output_r_addr_102_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_102

]]></Node>
<StgValue><ssdm name="output_r_addr_102_read"/></StgValue>
</operation>

<operation id="2308" st_id="111" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1758 %output_r_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_101_req"/></StgValue>
</operation>

<operation id="2309" st_id="111" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1772 %output_r_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_102_req"/></StgValue>
</operation>

<operation id="2310" st_id="111" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1780 %output_r_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_103_req"/></StgValue>
</operation>

<operation id="2311" st_id="111" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1788 %output_r_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_104_req"/></StgValue>
</operation>

<operation id="2312" st_id="111" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1796 %output_r_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_105_req"/></StgValue>
</operation>

<operation id="2313" st_id="111" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1804 %output_r_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_106_req"/></StgValue>
</operation>

<operation id="2314" st_id="111" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1812 %output_r_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_107_req"/></StgValue>
</operation>

<operation id="2315" st_id="111" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1820 %output_r_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_108_req"/></StgValue>
</operation>

<operation id="2316" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1824 %add_ln116_117 = add i64 %add_ln116_109, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_117"/></StgValue>
</operation>

<operation id="2317" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1825 %trunc_ln116_108 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_117, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_108"/></StgValue>
</operation>

<operation id="2318" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1826 %sext_ln116_109 = sext i62 %trunc_ln116_108

]]></Node>
<StgValue><ssdm name="sext_ln116_109"/></StgValue>
</operation>

<operation id="2319" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1827 %output_r_addr_111 = getelementptr i32 %output_r, i64 %sext_ln116_109

]]></Node>
<StgValue><ssdm name="output_r_addr_111"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2320" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:299 %add_ln116_406 = add i12 %phi_mul_load, i12 100

]]></Node>
<StgValue><ssdm name="add_ln116_406"/></StgValue>
</operation>

<operation id="2321" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:300 %zext_ln116_151 = zext i12 %add_ln116_406

]]></Node>
<StgValue><ssdm name="zext_ln116_151"/></StgValue>
</operation>

<operation id="2322" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:301 %input_fm_buffer_1_addr_100 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_151

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_100"/></StgValue>
</operation>

<operation id="2323" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1752 %bitcast_ln116_100 = bitcast i32 %output_r_addr_102_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_100"/></StgValue>
</operation>

<operation id="2324" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1753 %store_ln116 = store i32 %bitcast_ln116_100, i12 %input_fm_buffer_1_addr_100

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2325" st_id="112" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1759 %output_r_addr_103_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_103

]]></Node>
<StgValue><ssdm name="output_r_addr_103_read"/></StgValue>
</operation>

<operation id="2326" st_id="112" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1772 %output_r_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_102_req"/></StgValue>
</operation>

<operation id="2327" st_id="112" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1780 %output_r_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_103_req"/></StgValue>
</operation>

<operation id="2328" st_id="112" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1788 %output_r_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_104_req"/></StgValue>
</operation>

<operation id="2329" st_id="112" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1796 %output_r_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_105_req"/></StgValue>
</operation>

<operation id="2330" st_id="112" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1804 %output_r_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_106_req"/></StgValue>
</operation>

<operation id="2331" st_id="112" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1812 %output_r_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_107_req"/></StgValue>
</operation>

<operation id="2332" st_id="112" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1820 %output_r_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_108_req"/></StgValue>
</operation>

<operation id="2333" st_id="112" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1828 %output_r_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_109_req"/></StgValue>
</operation>

<operation id="2334" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1832 %add_ln116_118 = add i64 %add_ln116_109, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_118"/></StgValue>
</operation>

<operation id="2335" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1833 %trunc_ln116_109 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_118, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_109"/></StgValue>
</operation>

<operation id="2336" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1834 %sext_ln116_110 = sext i62 %trunc_ln116_109

]]></Node>
<StgValue><ssdm name="sext_ln116_110"/></StgValue>
</operation>

<operation id="2337" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1835 %output_r_addr_112 = getelementptr i32 %output_r, i64 %sext_ln116_110

]]></Node>
<StgValue><ssdm name="output_r_addr_112"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2338" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:302 %add_ln116_407 = add i12 %phi_mul_load, i12 101

]]></Node>
<StgValue><ssdm name="add_ln116_407"/></StgValue>
</operation>

<operation id="2339" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:303 %zext_ln116_152 = zext i12 %add_ln116_407

]]></Node>
<StgValue><ssdm name="zext_ln116_152"/></StgValue>
</operation>

<operation id="2340" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:304 %input_fm_buffer_1_addr_101 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_152

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_101"/></StgValue>
</operation>

<operation id="2341" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1760 %bitcast_ln116_101 = bitcast i32 %output_r_addr_103_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_101"/></StgValue>
</operation>

<operation id="2342" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1761 %store_ln116 = store i32 %bitcast_ln116_101, i12 %input_fm_buffer_1_addr_101

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2343" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1773 %output_r_addr_104_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_104

]]></Node>
<StgValue><ssdm name="output_r_addr_104_read"/></StgValue>
</operation>

<operation id="2344" st_id="113" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1780 %output_r_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_103_req"/></StgValue>
</operation>

<operation id="2345" st_id="113" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1788 %output_r_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_104_req"/></StgValue>
</operation>

<operation id="2346" st_id="113" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1796 %output_r_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_105_req"/></StgValue>
</operation>

<operation id="2347" st_id="113" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1804 %output_r_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_106_req"/></StgValue>
</operation>

<operation id="2348" st_id="113" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1812 %output_r_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_107_req"/></StgValue>
</operation>

<operation id="2349" st_id="113" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1820 %output_r_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_108_req"/></StgValue>
</operation>

<operation id="2350" st_id="113" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1828 %output_r_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_109_req"/></StgValue>
</operation>

<operation id="2351" st_id="113" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1836 %output_r_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_110_req"/></StgValue>
</operation>

<operation id="2352" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1840 %add_ln116_119 = add i64 %add_ln116_109, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_119"/></StgValue>
</operation>

<operation id="2353" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1841 %trunc_ln116_110 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_119, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_110"/></StgValue>
</operation>

<operation id="2354" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1842 %sext_ln116_111 = sext i62 %trunc_ln116_110

]]></Node>
<StgValue><ssdm name="sext_ln116_111"/></StgValue>
</operation>

<operation id="2355" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1843 %output_r_addr_113 = getelementptr i32 %output_r, i64 %sext_ln116_111

]]></Node>
<StgValue><ssdm name="output_r_addr_113"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2356" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:305 %add_ln116_408 = add i12 %phi_mul_load, i12 102

]]></Node>
<StgValue><ssdm name="add_ln116_408"/></StgValue>
</operation>

<operation id="2357" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:306 %zext_ln116_153 = zext i12 %add_ln116_408

]]></Node>
<StgValue><ssdm name="zext_ln116_153"/></StgValue>
</operation>

<operation id="2358" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:307 %input_fm_buffer_1_addr_102 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_153

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_102"/></StgValue>
</operation>

<operation id="2359" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1774 %bitcast_ln116_102 = bitcast i32 %output_r_addr_104_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_102"/></StgValue>
</operation>

<operation id="2360" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1775 %store_ln116 = store i32 %bitcast_ln116_102, i12 %input_fm_buffer_1_addr_102

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2361" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1781 %output_r_addr_105_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_105

]]></Node>
<StgValue><ssdm name="output_r_addr_105_read"/></StgValue>
</operation>

<operation id="2362" st_id="114" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1788 %output_r_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_104_req"/></StgValue>
</operation>

<operation id="2363" st_id="114" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1796 %output_r_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_105_req"/></StgValue>
</operation>

<operation id="2364" st_id="114" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1804 %output_r_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_106_req"/></StgValue>
</operation>

<operation id="2365" st_id="114" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1812 %output_r_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_107_req"/></StgValue>
</operation>

<operation id="2366" st_id="114" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1820 %output_r_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_108_req"/></StgValue>
</operation>

<operation id="2367" st_id="114" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1828 %output_r_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_109_req"/></StgValue>
</operation>

<operation id="2368" st_id="114" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1836 %output_r_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_110_req"/></StgValue>
</operation>

<operation id="2369" st_id="114" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1844 %output_r_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_111_req"/></StgValue>
</operation>

<operation id="2370" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1848 %add_ln116_120 = add i64 %add_ln116_109, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_120"/></StgValue>
</operation>

<operation id="2371" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1849 %trunc_ln116_111 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_120, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_111"/></StgValue>
</operation>

<operation id="2372" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1850 %sext_ln116_112 = sext i62 %trunc_ln116_111

]]></Node>
<StgValue><ssdm name="sext_ln116_112"/></StgValue>
</operation>

<operation id="2373" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1851 %output_r_addr_114 = getelementptr i32 %output_r, i64 %sext_ln116_112

]]></Node>
<StgValue><ssdm name="output_r_addr_114"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2374" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:308 %add_ln116_409 = add i12 %phi_mul_load, i12 103

]]></Node>
<StgValue><ssdm name="add_ln116_409"/></StgValue>
</operation>

<operation id="2375" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:309 %zext_ln116_154 = zext i12 %add_ln116_409

]]></Node>
<StgValue><ssdm name="zext_ln116_154"/></StgValue>
</operation>

<operation id="2376" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:310 %input_fm_buffer_1_addr_103 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_154

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_103"/></StgValue>
</operation>

<operation id="2377" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1782 %bitcast_ln116_103 = bitcast i32 %output_r_addr_105_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_103"/></StgValue>
</operation>

<operation id="2378" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1783 %store_ln116 = store i32 %bitcast_ln116_103, i12 %input_fm_buffer_1_addr_103

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2379" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1789 %output_r_addr_106_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_106

]]></Node>
<StgValue><ssdm name="output_r_addr_106_read"/></StgValue>
</operation>

<operation id="2380" st_id="115" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1796 %output_r_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_105_req"/></StgValue>
</operation>

<operation id="2381" st_id="115" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1804 %output_r_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_106_req"/></StgValue>
</operation>

<operation id="2382" st_id="115" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1812 %output_r_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_107_req"/></StgValue>
</operation>

<operation id="2383" st_id="115" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1820 %output_r_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_108_req"/></StgValue>
</operation>

<operation id="2384" st_id="115" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1828 %output_r_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_109_req"/></StgValue>
</operation>

<operation id="2385" st_id="115" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1836 %output_r_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_110_req"/></StgValue>
</operation>

<operation id="2386" st_id="115" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1844 %output_r_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_111_req"/></StgValue>
</operation>

<operation id="2387" st_id="115" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1852 %output_r_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_112_req"/></StgValue>
</operation>

<operation id="2388" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1856 %add_ln116_121 = add i64 %add_ln116_109, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_121"/></StgValue>
</operation>

<operation id="2389" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1857 %trunc_ln116_112 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_121, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_112"/></StgValue>
</operation>

<operation id="2390" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1858 %sext_ln116_113 = sext i62 %trunc_ln116_112

]]></Node>
<StgValue><ssdm name="sext_ln116_113"/></StgValue>
</operation>

<operation id="2391" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1859 %output_r_addr_115 = getelementptr i32 %output_r, i64 %sext_ln116_113

]]></Node>
<StgValue><ssdm name="output_r_addr_115"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2392" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:311 %add_ln116_410 = add i12 %phi_mul_load, i12 104

]]></Node>
<StgValue><ssdm name="add_ln116_410"/></StgValue>
</operation>

<operation id="2393" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:312 %zext_ln116_155 = zext i12 %add_ln116_410

]]></Node>
<StgValue><ssdm name="zext_ln116_155"/></StgValue>
</operation>

<operation id="2394" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:313 %input_fm_buffer_1_addr_104 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_155

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_104"/></StgValue>
</operation>

<operation id="2395" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1790 %bitcast_ln116_104 = bitcast i32 %output_r_addr_106_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_104"/></StgValue>
</operation>

<operation id="2396" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1791 %store_ln116 = store i32 %bitcast_ln116_104, i12 %input_fm_buffer_1_addr_104

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2397" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1797 %output_r_addr_107_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_107

]]></Node>
<StgValue><ssdm name="output_r_addr_107_read"/></StgValue>
</operation>

<operation id="2398" st_id="116" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1804 %output_r_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_106_req"/></StgValue>
</operation>

<operation id="2399" st_id="116" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1812 %output_r_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_107_req"/></StgValue>
</operation>

<operation id="2400" st_id="116" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1820 %output_r_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_108_req"/></StgValue>
</operation>

<operation id="2401" st_id="116" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1828 %output_r_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_109_req"/></StgValue>
</operation>

<operation id="2402" st_id="116" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1836 %output_r_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_110_req"/></StgValue>
</operation>

<operation id="2403" st_id="116" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1844 %output_r_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_111_req"/></StgValue>
</operation>

<operation id="2404" st_id="116" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1852 %output_r_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_112_req"/></StgValue>
</operation>

<operation id="2405" st_id="116" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1860 %output_r_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_113_req"/></StgValue>
</operation>

<operation id="2406" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1864 %add_ln116_122 = add i64 %add_ln116_109, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_122"/></StgValue>
</operation>

<operation id="2407" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1865 %trunc_ln116_113 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_122, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_113"/></StgValue>
</operation>

<operation id="2408" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1866 %sext_ln116_114 = sext i62 %trunc_ln116_113

]]></Node>
<StgValue><ssdm name="sext_ln116_114"/></StgValue>
</operation>

<operation id="2409" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1867 %output_r_addr_116 = getelementptr i32 %output_r, i64 %sext_ln116_114

]]></Node>
<StgValue><ssdm name="output_r_addr_116"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2410" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:314 %add_ln116_411 = add i12 %phi_mul_load, i12 105

]]></Node>
<StgValue><ssdm name="add_ln116_411"/></StgValue>
</operation>

<operation id="2411" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:315 %zext_ln116_156 = zext i12 %add_ln116_411

]]></Node>
<StgValue><ssdm name="zext_ln116_156"/></StgValue>
</operation>

<operation id="2412" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:316 %input_fm_buffer_1_addr_105 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_156

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_105"/></StgValue>
</operation>

<operation id="2413" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1798 %bitcast_ln116_105 = bitcast i32 %output_r_addr_107_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_105"/></StgValue>
</operation>

<operation id="2414" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1799 %store_ln116 = store i32 %bitcast_ln116_105, i12 %input_fm_buffer_1_addr_105

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2415" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1805 %output_r_addr_108_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_108

]]></Node>
<StgValue><ssdm name="output_r_addr_108_read"/></StgValue>
</operation>

<operation id="2416" st_id="117" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1812 %output_r_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_107_req"/></StgValue>
</operation>

<operation id="2417" st_id="117" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1820 %output_r_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_108_req"/></StgValue>
</operation>

<operation id="2418" st_id="117" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1828 %output_r_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_109_req"/></StgValue>
</operation>

<operation id="2419" st_id="117" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1836 %output_r_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_110_req"/></StgValue>
</operation>

<operation id="2420" st_id="117" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1844 %output_r_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_111_req"/></StgValue>
</operation>

<operation id="2421" st_id="117" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1852 %output_r_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_112_req"/></StgValue>
</operation>

<operation id="2422" st_id="117" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1860 %output_r_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_113_req"/></StgValue>
</operation>

<operation id="2423" st_id="117" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1868 %output_r_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_114_req"/></StgValue>
</operation>

<operation id="2424" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1872 %add_ln116_123 = add i64 %add_ln116_109, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_123"/></StgValue>
</operation>

<operation id="2425" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1873 %trunc_ln116_114 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_123, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_114"/></StgValue>
</operation>

<operation id="2426" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1874 %sext_ln116_115 = sext i62 %trunc_ln116_114

]]></Node>
<StgValue><ssdm name="sext_ln116_115"/></StgValue>
</operation>

<operation id="2427" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1875 %output_r_addr_117 = getelementptr i32 %output_r, i64 %sext_ln116_115

]]></Node>
<StgValue><ssdm name="output_r_addr_117"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2428" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:317 %add_ln116_412 = add i12 %phi_mul_load, i12 106

]]></Node>
<StgValue><ssdm name="add_ln116_412"/></StgValue>
</operation>

<operation id="2429" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:318 %zext_ln116_157 = zext i12 %add_ln116_412

]]></Node>
<StgValue><ssdm name="zext_ln116_157"/></StgValue>
</operation>

<operation id="2430" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:319 %input_fm_buffer_1_addr_106 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_157

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_106"/></StgValue>
</operation>

<operation id="2431" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1806 %bitcast_ln116_106 = bitcast i32 %output_r_addr_108_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_106"/></StgValue>
</operation>

<operation id="2432" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1807 %store_ln116 = store i32 %bitcast_ln116_106, i12 %input_fm_buffer_1_addr_106

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2433" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1813 %output_r_addr_109_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_109

]]></Node>
<StgValue><ssdm name="output_r_addr_109_read"/></StgValue>
</operation>

<operation id="2434" st_id="118" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1820 %output_r_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_108_req"/></StgValue>
</operation>

<operation id="2435" st_id="118" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1828 %output_r_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_109_req"/></StgValue>
</operation>

<operation id="2436" st_id="118" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1836 %output_r_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_110_req"/></StgValue>
</operation>

<operation id="2437" st_id="118" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1844 %output_r_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_111_req"/></StgValue>
</operation>

<operation id="2438" st_id="118" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1852 %output_r_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_112_req"/></StgValue>
</operation>

<operation id="2439" st_id="118" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1860 %output_r_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_113_req"/></StgValue>
</operation>

<operation id="2440" st_id="118" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1868 %output_r_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_114_req"/></StgValue>
</operation>

<operation id="2441" st_id="118" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1876 %output_r_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_115_req"/></StgValue>
</operation>

<operation id="2442" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1880 %add_ln116_124 = add i64 %add_ln116_109, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_124"/></StgValue>
</operation>

<operation id="2443" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1881 %trunc_ln116_115 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_124, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_115"/></StgValue>
</operation>

<operation id="2444" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1882 %sext_ln116_116 = sext i62 %trunc_ln116_115

]]></Node>
<StgValue><ssdm name="sext_ln116_116"/></StgValue>
</operation>

<operation id="2445" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1883 %output_r_addr_118 = getelementptr i32 %output_r, i64 %sext_ln116_116

]]></Node>
<StgValue><ssdm name="output_r_addr_118"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2446" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:320 %add_ln116_413 = add i12 %phi_mul_load, i12 107

]]></Node>
<StgValue><ssdm name="add_ln116_413"/></StgValue>
</operation>

<operation id="2447" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:321 %zext_ln116_158 = zext i12 %add_ln116_413

]]></Node>
<StgValue><ssdm name="zext_ln116_158"/></StgValue>
</operation>

<operation id="2448" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:322 %input_fm_buffer_1_addr_107 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_158

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_107"/></StgValue>
</operation>

<operation id="2449" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1814 %bitcast_ln116_107 = bitcast i32 %output_r_addr_109_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_107"/></StgValue>
</operation>

<operation id="2450" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1815 %store_ln116 = store i32 %bitcast_ln116_107, i12 %input_fm_buffer_1_addr_107

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2451" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1821 %output_r_addr_110_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_110

]]></Node>
<StgValue><ssdm name="output_r_addr_110_read"/></StgValue>
</operation>

<operation id="2452" st_id="119" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1828 %output_r_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_109_req"/></StgValue>
</operation>

<operation id="2453" st_id="119" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1836 %output_r_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_110_req"/></StgValue>
</operation>

<operation id="2454" st_id="119" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1844 %output_r_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_111_req"/></StgValue>
</operation>

<operation id="2455" st_id="119" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1852 %output_r_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_112_req"/></StgValue>
</operation>

<operation id="2456" st_id="119" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1860 %output_r_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_113_req"/></StgValue>
</operation>

<operation id="2457" st_id="119" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1868 %output_r_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_114_req"/></StgValue>
</operation>

<operation id="2458" st_id="119" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1876 %output_r_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_115_req"/></StgValue>
</operation>

<operation id="2459" st_id="119" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1884 %output_r_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_116_req"/></StgValue>
</operation>

<operation id="2460" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1888 %add_ln116_125 = add i64 %add_ln116_109, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_125"/></StgValue>
</operation>

<operation id="2461" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1889 %trunc_ln116_116 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_125, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_116"/></StgValue>
</operation>

<operation id="2462" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1890 %sext_ln116_117 = sext i62 %trunc_ln116_116

]]></Node>
<StgValue><ssdm name="sext_ln116_117"/></StgValue>
</operation>

<operation id="2463" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1891 %output_r_addr_119 = getelementptr i32 %output_r, i64 %sext_ln116_117

]]></Node>
<StgValue><ssdm name="output_r_addr_119"/></StgValue>
</operation>

<operation id="2464" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1896 %add_ln116_126 = add i64 %add_ln116_109, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_126"/></StgValue>
</operation>

<operation id="2465" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1897 %trunc_ln116_117 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_126, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_117"/></StgValue>
</operation>

<operation id="2466" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1898 %sext_ln116_118 = sext i62 %trunc_ln116_117

]]></Node>
<StgValue><ssdm name="sext_ln116_118"/></StgValue>
</operation>

<operation id="2467" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1899 %output_r_addr_120 = getelementptr i32 %output_r, i64 %sext_ln116_118

]]></Node>
<StgValue><ssdm name="output_r_addr_120"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2468" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:323 %add_ln116_414 = add i12 %phi_mul_load, i12 108

]]></Node>
<StgValue><ssdm name="add_ln116_414"/></StgValue>
</operation>

<operation id="2469" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:324 %zext_ln116_159 = zext i12 %add_ln116_414

]]></Node>
<StgValue><ssdm name="zext_ln116_159"/></StgValue>
</operation>

<operation id="2470" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:325 %input_fm_buffer_1_addr_108 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_159

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_108"/></StgValue>
</operation>

<operation id="2471" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1822 %bitcast_ln116_108 = bitcast i32 %output_r_addr_110_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_108"/></StgValue>
</operation>

<operation id="2472" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1823 %store_ln116 = store i32 %bitcast_ln116_108, i12 %input_fm_buffer_1_addr_108

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2473" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1829 %output_r_addr_111_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_111

]]></Node>
<StgValue><ssdm name="output_r_addr_111_read"/></StgValue>
</operation>

<operation id="2474" st_id="120" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1836 %output_r_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_110_req"/></StgValue>
</operation>

<operation id="2475" st_id="120" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1844 %output_r_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_111_req"/></StgValue>
</operation>

<operation id="2476" st_id="120" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1852 %output_r_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_112_req"/></StgValue>
</operation>

<operation id="2477" st_id="120" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1860 %output_r_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_113_req"/></StgValue>
</operation>

<operation id="2478" st_id="120" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1868 %output_r_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_114_req"/></StgValue>
</operation>

<operation id="2479" st_id="120" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1876 %output_r_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_115_req"/></StgValue>
</operation>

<operation id="2480" st_id="120" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1884 %output_r_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_116_req"/></StgValue>
</operation>

<operation id="2481" st_id="120" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1892 %output_r_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_117_req"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2482" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:326 %add_ln116_415 = add i12 %phi_mul_load, i12 109

]]></Node>
<StgValue><ssdm name="add_ln116_415"/></StgValue>
</operation>

<operation id="2483" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:327 %zext_ln116_160 = zext i12 %add_ln116_415

]]></Node>
<StgValue><ssdm name="zext_ln116_160"/></StgValue>
</operation>

<operation id="2484" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:328 %input_fm_buffer_1_addr_109 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_160

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_109"/></StgValue>
</operation>

<operation id="2485" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1830 %bitcast_ln116_109 = bitcast i32 %output_r_addr_111_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_109"/></StgValue>
</operation>

<operation id="2486" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1831 %store_ln116 = store i32 %bitcast_ln116_109, i12 %input_fm_buffer_1_addr_109

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2487" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1837 %output_r_addr_112_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_112

]]></Node>
<StgValue><ssdm name="output_r_addr_112_read"/></StgValue>
</operation>

<operation id="2488" st_id="121" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1844 %output_r_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_111_req"/></StgValue>
</operation>

<operation id="2489" st_id="121" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1852 %output_r_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_112_req"/></StgValue>
</operation>

<operation id="2490" st_id="121" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1860 %output_r_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_113_req"/></StgValue>
</operation>

<operation id="2491" st_id="121" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1868 %output_r_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_114_req"/></StgValue>
</operation>

<operation id="2492" st_id="121" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1876 %output_r_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_115_req"/></StgValue>
</operation>

<operation id="2493" st_id="121" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1884 %output_r_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_116_req"/></StgValue>
</operation>

<operation id="2494" st_id="121" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1892 %output_r_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_117_req"/></StgValue>
</operation>

<operation id="2495" st_id="121" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1900 %output_r_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_118_req"/></StgValue>
</operation>

<operation id="2496" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:1904 %shl_ln116_30 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_6_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_30"/></StgValue>
</operation>

<operation id="2497" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:1905 %shl_ln116_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_6_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_31"/></StgValue>
</operation>

<operation id="2498" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:1906 %zext_ln116_32 = zext i10 %shl_ln116_31

]]></Node>
<StgValue><ssdm name="zext_ln116_32"/></StgValue>
</operation>

<operation id="2499" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:1907 %sub_ln116_7 = sub i18 %shl_ln116_30, i18 %zext_ln116_32

]]></Node>
<StgValue><ssdm name="sub_ln116_7"/></StgValue>
</operation>

<operation id="2500" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:1908 %zext_ln116_33 = zext i18 %sub_ln116_7

]]></Node>
<StgValue><ssdm name="zext_ln116_33"/></StgValue>
</operation>

<operation id="2501" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1909 %add_ln116_127 = add i64 %add_ln116, i64 %zext_ln116_33

]]></Node>
<StgValue><ssdm name="add_ln116_127"/></StgValue>
</operation>

<operation id="2502" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1910 %add_ln116_128 = add i64 %add_ln116_127, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_128"/></StgValue>
</operation>

<operation id="2503" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1911 %trunc_ln116_118 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_128, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_118"/></StgValue>
</operation>

<operation id="2504" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1912 %sext_ln116_119 = sext i62 %trunc_ln116_118

]]></Node>
<StgValue><ssdm name="sext_ln116_119"/></StgValue>
</operation>

<operation id="2505" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1913 %output_r_addr_121 = getelementptr i32 %output_r, i64 %sext_ln116_119

]]></Node>
<StgValue><ssdm name="output_r_addr_121"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2506" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:329 %add_ln116_416 = add i12 %phi_mul_load, i12 110

]]></Node>
<StgValue><ssdm name="add_ln116_416"/></StgValue>
</operation>

<operation id="2507" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:330 %zext_ln116_161 = zext i12 %add_ln116_416

]]></Node>
<StgValue><ssdm name="zext_ln116_161"/></StgValue>
</operation>

<operation id="2508" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:331 %input_fm_buffer_1_addr_110 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_161

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_110"/></StgValue>
</operation>

<operation id="2509" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1838 %bitcast_ln116_110 = bitcast i32 %output_r_addr_112_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_110"/></StgValue>
</operation>

<operation id="2510" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1839 %store_ln116 = store i32 %bitcast_ln116_110, i12 %input_fm_buffer_1_addr_110

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2511" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1845 %output_r_addr_113_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_113

]]></Node>
<StgValue><ssdm name="output_r_addr_113_read"/></StgValue>
</operation>

<operation id="2512" st_id="122" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1852 %output_r_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_112_req"/></StgValue>
</operation>

<operation id="2513" st_id="122" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1860 %output_r_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_113_req"/></StgValue>
</operation>

<operation id="2514" st_id="122" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1868 %output_r_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_114_req"/></StgValue>
</operation>

<operation id="2515" st_id="122" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1876 %output_r_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_115_req"/></StgValue>
</operation>

<operation id="2516" st_id="122" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1884 %output_r_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_116_req"/></StgValue>
</operation>

<operation id="2517" st_id="122" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1892 %output_r_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_117_req"/></StgValue>
</operation>

<operation id="2518" st_id="122" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1900 %output_r_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_118_req"/></StgValue>
</operation>

<operation id="2519" st_id="122" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1914 %output_r_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_119_req"/></StgValue>
</operation>

<operation id="2520" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1918 %add_ln116_129 = add i64 %add_ln116_127, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_129"/></StgValue>
</operation>

<operation id="2521" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1919 %trunc_ln116_119 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_129, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_119"/></StgValue>
</operation>

<operation id="2522" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1920 %sext_ln116_120 = sext i62 %trunc_ln116_119

]]></Node>
<StgValue><ssdm name="sext_ln116_120"/></StgValue>
</operation>

<operation id="2523" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1921 %output_r_addr_122 = getelementptr i32 %output_r, i64 %sext_ln116_120

]]></Node>
<StgValue><ssdm name="output_r_addr_122"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2524" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:332 %add_ln116_417 = add i12 %phi_mul_load, i12 111

]]></Node>
<StgValue><ssdm name="add_ln116_417"/></StgValue>
</operation>

<operation id="2525" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:333 %zext_ln116_162 = zext i12 %add_ln116_417

]]></Node>
<StgValue><ssdm name="zext_ln116_162"/></StgValue>
</operation>

<operation id="2526" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:334 %input_fm_buffer_1_addr_111 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_162

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_111"/></StgValue>
</operation>

<operation id="2527" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1846 %bitcast_ln116_111 = bitcast i32 %output_r_addr_113_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_111"/></StgValue>
</operation>

<operation id="2528" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1847 %store_ln116 = store i32 %bitcast_ln116_111, i12 %input_fm_buffer_1_addr_111

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2529" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1853 %output_r_addr_114_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_114

]]></Node>
<StgValue><ssdm name="output_r_addr_114_read"/></StgValue>
</operation>

<operation id="2530" st_id="123" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1860 %output_r_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_113_req"/></StgValue>
</operation>

<operation id="2531" st_id="123" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1868 %output_r_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_114_req"/></StgValue>
</operation>

<operation id="2532" st_id="123" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1876 %output_r_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_115_req"/></StgValue>
</operation>

<operation id="2533" st_id="123" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1884 %output_r_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_116_req"/></StgValue>
</operation>

<operation id="2534" st_id="123" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1892 %output_r_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_117_req"/></StgValue>
</operation>

<operation id="2535" st_id="123" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1900 %output_r_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_118_req"/></StgValue>
</operation>

<operation id="2536" st_id="123" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1914 %output_r_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_119_req"/></StgValue>
</operation>

<operation id="2537" st_id="123" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1922 %output_r_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_120_req"/></StgValue>
</operation>

<operation id="2538" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1926 %add_ln116_130 = add i64 %add_ln116_127, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_130"/></StgValue>
</operation>

<operation id="2539" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1927 %trunc_ln116_120 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_130, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_120"/></StgValue>
</operation>

<operation id="2540" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1928 %sext_ln116_121 = sext i62 %trunc_ln116_120

]]></Node>
<StgValue><ssdm name="sext_ln116_121"/></StgValue>
</operation>

<operation id="2541" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1929 %output_r_addr_123 = getelementptr i32 %output_r, i64 %sext_ln116_121

]]></Node>
<StgValue><ssdm name="output_r_addr_123"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2542" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:335 %add_ln116_418 = add i12 %phi_mul_load, i12 112

]]></Node>
<StgValue><ssdm name="add_ln116_418"/></StgValue>
</operation>

<operation id="2543" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:336 %zext_ln116_163 = zext i12 %add_ln116_418

]]></Node>
<StgValue><ssdm name="zext_ln116_163"/></StgValue>
</operation>

<operation id="2544" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:337 %input_fm_buffer_1_addr_112 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_163

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_112"/></StgValue>
</operation>

<operation id="2545" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1854 %bitcast_ln116_112 = bitcast i32 %output_r_addr_114_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_112"/></StgValue>
</operation>

<operation id="2546" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1855 %store_ln116 = store i32 %bitcast_ln116_112, i12 %input_fm_buffer_1_addr_112

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2547" st_id="124" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1861 %output_r_addr_115_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_115

]]></Node>
<StgValue><ssdm name="output_r_addr_115_read"/></StgValue>
</operation>

<operation id="2548" st_id="124" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1868 %output_r_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_114_req"/></StgValue>
</operation>

<operation id="2549" st_id="124" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1876 %output_r_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_115_req"/></StgValue>
</operation>

<operation id="2550" st_id="124" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1884 %output_r_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_116_req"/></StgValue>
</operation>

<operation id="2551" st_id="124" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1892 %output_r_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_117_req"/></StgValue>
</operation>

<operation id="2552" st_id="124" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1900 %output_r_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_118_req"/></StgValue>
</operation>

<operation id="2553" st_id="124" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1914 %output_r_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_119_req"/></StgValue>
</operation>

<operation id="2554" st_id="124" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1922 %output_r_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_120_req"/></StgValue>
</operation>

<operation id="2555" st_id="124" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1930 %output_r_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_121_req"/></StgValue>
</operation>

<operation id="2556" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1934 %add_ln116_131 = add i64 %add_ln116_127, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_131"/></StgValue>
</operation>

<operation id="2557" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1935 %trunc_ln116_121 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_131, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_121"/></StgValue>
</operation>

<operation id="2558" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1936 %sext_ln116_122 = sext i62 %trunc_ln116_121

]]></Node>
<StgValue><ssdm name="sext_ln116_122"/></StgValue>
</operation>

<operation id="2559" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1937 %output_r_addr_124 = getelementptr i32 %output_r, i64 %sext_ln116_122

]]></Node>
<StgValue><ssdm name="output_r_addr_124"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2560" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:338 %add_ln116_419 = add i12 %phi_mul_load, i12 113

]]></Node>
<StgValue><ssdm name="add_ln116_419"/></StgValue>
</operation>

<operation id="2561" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:339 %zext_ln116_164 = zext i12 %add_ln116_419

]]></Node>
<StgValue><ssdm name="zext_ln116_164"/></StgValue>
</operation>

<operation id="2562" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:340 %input_fm_buffer_1_addr_113 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_164

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_113"/></StgValue>
</operation>

<operation id="2563" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1862 %bitcast_ln116_113 = bitcast i32 %output_r_addr_115_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_113"/></StgValue>
</operation>

<operation id="2564" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1863 %store_ln116 = store i32 %bitcast_ln116_113, i12 %input_fm_buffer_1_addr_113

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2565" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1869 %output_r_addr_116_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_116

]]></Node>
<StgValue><ssdm name="output_r_addr_116_read"/></StgValue>
</operation>

<operation id="2566" st_id="125" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1876 %output_r_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_115_req"/></StgValue>
</operation>

<operation id="2567" st_id="125" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1884 %output_r_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_116_req"/></StgValue>
</operation>

<operation id="2568" st_id="125" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1892 %output_r_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_117_req"/></StgValue>
</operation>

<operation id="2569" st_id="125" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1900 %output_r_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_118_req"/></StgValue>
</operation>

<operation id="2570" st_id="125" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1914 %output_r_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_119_req"/></StgValue>
</operation>

<operation id="2571" st_id="125" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1922 %output_r_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_120_req"/></StgValue>
</operation>

<operation id="2572" st_id="125" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1930 %output_r_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_121_req"/></StgValue>
</operation>

<operation id="2573" st_id="125" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1938 %output_r_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_122_req"/></StgValue>
</operation>

<operation id="2574" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1942 %add_ln116_132 = add i64 %add_ln116_127, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_132"/></StgValue>
</operation>

<operation id="2575" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1943 %trunc_ln116_122 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_132, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_122"/></StgValue>
</operation>

<operation id="2576" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1944 %sext_ln116_123 = sext i62 %trunc_ln116_122

]]></Node>
<StgValue><ssdm name="sext_ln116_123"/></StgValue>
</operation>

<operation id="2577" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1945 %output_r_addr_125 = getelementptr i32 %output_r, i64 %sext_ln116_123

]]></Node>
<StgValue><ssdm name="output_r_addr_125"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2578" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:341 %add_ln116_420 = add i12 %phi_mul_load, i12 114

]]></Node>
<StgValue><ssdm name="add_ln116_420"/></StgValue>
</operation>

<operation id="2579" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:342 %zext_ln116_165 = zext i12 %add_ln116_420

]]></Node>
<StgValue><ssdm name="zext_ln116_165"/></StgValue>
</operation>

<operation id="2580" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:343 %input_fm_buffer_1_addr_114 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_165

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_114"/></StgValue>
</operation>

<operation id="2581" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1870 %bitcast_ln116_114 = bitcast i32 %output_r_addr_116_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_114"/></StgValue>
</operation>

<operation id="2582" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1871 %store_ln116 = store i32 %bitcast_ln116_114, i12 %input_fm_buffer_1_addr_114

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2583" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1877 %output_r_addr_117_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_117

]]></Node>
<StgValue><ssdm name="output_r_addr_117_read"/></StgValue>
</operation>

<operation id="2584" st_id="126" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1884 %output_r_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_116_req"/></StgValue>
</operation>

<operation id="2585" st_id="126" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1892 %output_r_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_117_req"/></StgValue>
</operation>

<operation id="2586" st_id="126" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1900 %output_r_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_118_req"/></StgValue>
</operation>

<operation id="2587" st_id="126" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1914 %output_r_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_119_req"/></StgValue>
</operation>

<operation id="2588" st_id="126" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1922 %output_r_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_120_req"/></StgValue>
</operation>

<operation id="2589" st_id="126" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1930 %output_r_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_121_req"/></StgValue>
</operation>

<operation id="2590" st_id="126" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1938 %output_r_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_122_req"/></StgValue>
</operation>

<operation id="2591" st_id="126" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1946 %output_r_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_123_req"/></StgValue>
</operation>

<operation id="2592" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1950 %add_ln116_133 = add i64 %add_ln116_127, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_133"/></StgValue>
</operation>

<operation id="2593" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1951 %trunc_ln116_123 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_133, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_123"/></StgValue>
</operation>

<operation id="2594" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1952 %sext_ln116_124 = sext i62 %trunc_ln116_123

]]></Node>
<StgValue><ssdm name="sext_ln116_124"/></StgValue>
</operation>

<operation id="2595" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1953 %output_r_addr_126 = getelementptr i32 %output_r, i64 %sext_ln116_124

]]></Node>
<StgValue><ssdm name="output_r_addr_126"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2596" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:344 %add_ln116_421 = add i12 %phi_mul_load, i12 115

]]></Node>
<StgValue><ssdm name="add_ln116_421"/></StgValue>
</operation>

<operation id="2597" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:345 %zext_ln116_166 = zext i12 %add_ln116_421

]]></Node>
<StgValue><ssdm name="zext_ln116_166"/></StgValue>
</operation>

<operation id="2598" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:346 %input_fm_buffer_1_addr_115 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_166

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_115"/></StgValue>
</operation>

<operation id="2599" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1878 %bitcast_ln116_115 = bitcast i32 %output_r_addr_117_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_115"/></StgValue>
</operation>

<operation id="2600" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1879 %store_ln116 = store i32 %bitcast_ln116_115, i12 %input_fm_buffer_1_addr_115

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2601" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1885 %output_r_addr_118_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_118

]]></Node>
<StgValue><ssdm name="output_r_addr_118_read"/></StgValue>
</operation>

<operation id="2602" st_id="127" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1892 %output_r_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_117_req"/></StgValue>
</operation>

<operation id="2603" st_id="127" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1900 %output_r_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_118_req"/></StgValue>
</operation>

<operation id="2604" st_id="127" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1914 %output_r_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_119_req"/></StgValue>
</operation>

<operation id="2605" st_id="127" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1922 %output_r_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_120_req"/></StgValue>
</operation>

<operation id="2606" st_id="127" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1930 %output_r_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_121_req"/></StgValue>
</operation>

<operation id="2607" st_id="127" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1938 %output_r_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_122_req"/></StgValue>
</operation>

<operation id="2608" st_id="127" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1946 %output_r_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_123_req"/></StgValue>
</operation>

<operation id="2609" st_id="127" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1954 %output_r_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_124_req"/></StgValue>
</operation>

<operation id="2610" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1958 %add_ln116_134 = add i64 %add_ln116_127, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_134"/></StgValue>
</operation>

<operation id="2611" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1959 %trunc_ln116_124 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_134, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_124"/></StgValue>
</operation>

<operation id="2612" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1960 %sext_ln116_125 = sext i62 %trunc_ln116_124

]]></Node>
<StgValue><ssdm name="sext_ln116_125"/></StgValue>
</operation>

<operation id="2613" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1961 %output_r_addr_127 = getelementptr i32 %output_r, i64 %sext_ln116_125

]]></Node>
<StgValue><ssdm name="output_r_addr_127"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2614" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:347 %add_ln116_422 = add i12 %phi_mul_load, i12 116

]]></Node>
<StgValue><ssdm name="add_ln116_422"/></StgValue>
</operation>

<operation id="2615" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:348 %zext_ln116_167 = zext i12 %add_ln116_422

]]></Node>
<StgValue><ssdm name="zext_ln116_167"/></StgValue>
</operation>

<operation id="2616" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:349 %input_fm_buffer_1_addr_116 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_167

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_116"/></StgValue>
</operation>

<operation id="2617" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1886 %bitcast_ln116_116 = bitcast i32 %output_r_addr_118_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_116"/></StgValue>
</operation>

<operation id="2618" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1887 %store_ln116 = store i32 %bitcast_ln116_116, i12 %input_fm_buffer_1_addr_116

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2619" st_id="128" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1893 %output_r_addr_119_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_119

]]></Node>
<StgValue><ssdm name="output_r_addr_119_read"/></StgValue>
</operation>

<operation id="2620" st_id="128" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1900 %output_r_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_118_req"/></StgValue>
</operation>

<operation id="2621" st_id="128" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1914 %output_r_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_119_req"/></StgValue>
</operation>

<operation id="2622" st_id="128" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1922 %output_r_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_120_req"/></StgValue>
</operation>

<operation id="2623" st_id="128" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1930 %output_r_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_121_req"/></StgValue>
</operation>

<operation id="2624" st_id="128" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1938 %output_r_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_122_req"/></StgValue>
</operation>

<operation id="2625" st_id="128" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1946 %output_r_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_123_req"/></StgValue>
</operation>

<operation id="2626" st_id="128" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1954 %output_r_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_124_req"/></StgValue>
</operation>

<operation id="2627" st_id="128" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1962 %output_r_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_125_req"/></StgValue>
</operation>

<operation id="2628" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1966 %add_ln116_135 = add i64 %add_ln116_127, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_135"/></StgValue>
</operation>

<operation id="2629" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1967 %trunc_ln116_125 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_135, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_125"/></StgValue>
</operation>

<operation id="2630" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1968 %sext_ln116_126 = sext i62 %trunc_ln116_125

]]></Node>
<StgValue><ssdm name="sext_ln116_126"/></StgValue>
</operation>

<operation id="2631" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1969 %output_r_addr_128 = getelementptr i32 %output_r, i64 %sext_ln116_126

]]></Node>
<StgValue><ssdm name="output_r_addr_128"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2632" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:350 %add_ln116_423 = add i12 %phi_mul_load, i12 117

]]></Node>
<StgValue><ssdm name="add_ln116_423"/></StgValue>
</operation>

<operation id="2633" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:351 %zext_ln116_168 = zext i12 %add_ln116_423

]]></Node>
<StgValue><ssdm name="zext_ln116_168"/></StgValue>
</operation>

<operation id="2634" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:352 %input_fm_buffer_1_addr_117 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_168

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_117"/></StgValue>
</operation>

<operation id="2635" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1894 %bitcast_ln116_117 = bitcast i32 %output_r_addr_119_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_117"/></StgValue>
</operation>

<operation id="2636" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1895 %store_ln116 = store i32 %bitcast_ln116_117, i12 %input_fm_buffer_1_addr_117

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2637" st_id="129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1901 %output_r_addr_120_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_120

]]></Node>
<StgValue><ssdm name="output_r_addr_120_read"/></StgValue>
</operation>

<operation id="2638" st_id="129" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1914 %output_r_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_119_req"/></StgValue>
</operation>

<operation id="2639" st_id="129" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1922 %output_r_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_120_req"/></StgValue>
</operation>

<operation id="2640" st_id="129" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1930 %output_r_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_121_req"/></StgValue>
</operation>

<operation id="2641" st_id="129" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1938 %output_r_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_122_req"/></StgValue>
</operation>

<operation id="2642" st_id="129" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1946 %output_r_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_123_req"/></StgValue>
</operation>

<operation id="2643" st_id="129" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1954 %output_r_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_124_req"/></StgValue>
</operation>

<operation id="2644" st_id="129" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1962 %output_r_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_125_req"/></StgValue>
</operation>

<operation id="2645" st_id="129" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1970 %output_r_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_126_req"/></StgValue>
</operation>

<operation id="2646" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1974 %add_ln116_136 = add i64 %add_ln116_127, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_136"/></StgValue>
</operation>

<operation id="2647" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1975 %trunc_ln116_126 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_136, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_126"/></StgValue>
</operation>

<operation id="2648" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1976 %sext_ln116_127 = sext i62 %trunc_ln116_126

]]></Node>
<StgValue><ssdm name="sext_ln116_127"/></StgValue>
</operation>

<operation id="2649" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1977 %output_r_addr_129 = getelementptr i32 %output_r, i64 %sext_ln116_127

]]></Node>
<StgValue><ssdm name="output_r_addr_129"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2650" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:353 %add_ln116_424 = add i12 %phi_mul_load, i12 118

]]></Node>
<StgValue><ssdm name="add_ln116_424"/></StgValue>
</operation>

<operation id="2651" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:354 %zext_ln116_169 = zext i12 %add_ln116_424

]]></Node>
<StgValue><ssdm name="zext_ln116_169"/></StgValue>
</operation>

<operation id="2652" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:355 %input_fm_buffer_1_addr_118 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_169

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_118"/></StgValue>
</operation>

<operation id="2653" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1902 %bitcast_ln116_118 = bitcast i32 %output_r_addr_120_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_118"/></StgValue>
</operation>

<operation id="2654" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1903 %store_ln116 = store i32 %bitcast_ln116_118, i12 %input_fm_buffer_1_addr_118

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2655" st_id="130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1915 %output_r_addr_121_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_121

]]></Node>
<StgValue><ssdm name="output_r_addr_121_read"/></StgValue>
</operation>

<operation id="2656" st_id="130" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1922 %output_r_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_120_req"/></StgValue>
</operation>

<operation id="2657" st_id="130" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1930 %output_r_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_121_req"/></StgValue>
</operation>

<operation id="2658" st_id="130" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1938 %output_r_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_122_req"/></StgValue>
</operation>

<operation id="2659" st_id="130" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1946 %output_r_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_123_req"/></StgValue>
</operation>

<operation id="2660" st_id="130" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1954 %output_r_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_124_req"/></StgValue>
</operation>

<operation id="2661" st_id="130" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1962 %output_r_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_125_req"/></StgValue>
</operation>

<operation id="2662" st_id="130" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1970 %output_r_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_126_req"/></StgValue>
</operation>

<operation id="2663" st_id="130" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1978 %output_r_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_127_req"/></StgValue>
</operation>

<operation id="2664" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1982 %add_ln116_137 = add i64 %add_ln116_127, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_137"/></StgValue>
</operation>

<operation id="2665" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1983 %trunc_ln116_127 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_137, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_127"/></StgValue>
</operation>

<operation id="2666" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1984 %sext_ln116_128 = sext i62 %trunc_ln116_127

]]></Node>
<StgValue><ssdm name="sext_ln116_128"/></StgValue>
</operation>

<operation id="2667" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1985 %output_r_addr_130 = getelementptr i32 %output_r, i64 %sext_ln116_128

]]></Node>
<StgValue><ssdm name="output_r_addr_130"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2668" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:356 %add_ln116_425 = add i12 %phi_mul_load, i12 119

]]></Node>
<StgValue><ssdm name="add_ln116_425"/></StgValue>
</operation>

<operation id="2669" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:357 %zext_ln116_170 = zext i12 %add_ln116_425

]]></Node>
<StgValue><ssdm name="zext_ln116_170"/></StgValue>
</operation>

<operation id="2670" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:358 %input_fm_buffer_1_addr_119 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_170

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_119"/></StgValue>
</operation>

<operation id="2671" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1916 %bitcast_ln116_119 = bitcast i32 %output_r_addr_121_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_119"/></StgValue>
</operation>

<operation id="2672" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1917 %store_ln116 = store i32 %bitcast_ln116_119, i12 %input_fm_buffer_1_addr_119

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2673" st_id="131" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1923 %output_r_addr_122_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_122

]]></Node>
<StgValue><ssdm name="output_r_addr_122_read"/></StgValue>
</operation>

<operation id="2674" st_id="131" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1930 %output_r_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_121_req"/></StgValue>
</operation>

<operation id="2675" st_id="131" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1938 %output_r_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_122_req"/></StgValue>
</operation>

<operation id="2676" st_id="131" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1946 %output_r_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_123_req"/></StgValue>
</operation>

<operation id="2677" st_id="131" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1954 %output_r_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_124_req"/></StgValue>
</operation>

<operation id="2678" st_id="131" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1962 %output_r_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_125_req"/></StgValue>
</operation>

<operation id="2679" st_id="131" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1970 %output_r_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_126_req"/></StgValue>
</operation>

<operation id="2680" st_id="131" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1978 %output_r_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_127_req"/></StgValue>
</operation>

<operation id="2681" st_id="131" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1986 %output_r_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_128_req"/></StgValue>
</operation>

<operation id="2682" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1990 %add_ln116_138 = add i64 %add_ln116_127, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_138"/></StgValue>
</operation>

<operation id="2683" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1991 %trunc_ln116_128 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_138, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_128"/></StgValue>
</operation>

<operation id="2684" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:1992 %sext_ln116_129 = sext i62 %trunc_ln116_128

]]></Node>
<StgValue><ssdm name="sext_ln116_129"/></StgValue>
</operation>

<operation id="2685" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:1993 %output_r_addr_131 = getelementptr i32 %output_r, i64 %sext_ln116_129

]]></Node>
<StgValue><ssdm name="output_r_addr_131"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2686" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:359 %add_ln116_426 = add i12 %phi_mul_load, i12 120

]]></Node>
<StgValue><ssdm name="add_ln116_426"/></StgValue>
</operation>

<operation id="2687" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:360 %zext_ln116_171 = zext i12 %add_ln116_426

]]></Node>
<StgValue><ssdm name="zext_ln116_171"/></StgValue>
</operation>

<operation id="2688" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:361 %input_fm_buffer_1_addr_120 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_171

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_120"/></StgValue>
</operation>

<operation id="2689" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1924 %bitcast_ln116_120 = bitcast i32 %output_r_addr_122_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_120"/></StgValue>
</operation>

<operation id="2690" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1925 %store_ln116 = store i32 %bitcast_ln116_120, i12 %input_fm_buffer_1_addr_120

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2691" st_id="132" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1931 %output_r_addr_123_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_123

]]></Node>
<StgValue><ssdm name="output_r_addr_123_read"/></StgValue>
</operation>

<operation id="2692" st_id="132" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1938 %output_r_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_122_req"/></StgValue>
</operation>

<operation id="2693" st_id="132" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1946 %output_r_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_123_req"/></StgValue>
</operation>

<operation id="2694" st_id="132" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1954 %output_r_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_124_req"/></StgValue>
</operation>

<operation id="2695" st_id="132" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1962 %output_r_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_125_req"/></StgValue>
</operation>

<operation id="2696" st_id="132" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1970 %output_r_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_126_req"/></StgValue>
</operation>

<operation id="2697" st_id="132" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1978 %output_r_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_127_req"/></StgValue>
</operation>

<operation id="2698" st_id="132" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1986 %output_r_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_128_req"/></StgValue>
</operation>

<operation id="2699" st_id="132" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1994 %output_r_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_129_req"/></StgValue>
</operation>

<operation id="2700" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:1998 %add_ln116_139 = add i64 %add_ln116_127, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_139"/></StgValue>
</operation>

<operation id="2701" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:1999 %trunc_ln116_129 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_139, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_129"/></StgValue>
</operation>

<operation id="2702" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2000 %sext_ln116_130 = sext i62 %trunc_ln116_129

]]></Node>
<StgValue><ssdm name="sext_ln116_130"/></StgValue>
</operation>

<operation id="2703" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2001 %output_r_addr_132 = getelementptr i32 %output_r, i64 %sext_ln116_130

]]></Node>
<StgValue><ssdm name="output_r_addr_132"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2704" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:362 %add_ln116_427 = add i12 %phi_mul_load, i12 121

]]></Node>
<StgValue><ssdm name="add_ln116_427"/></StgValue>
</operation>

<operation id="2705" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:363 %zext_ln116_172 = zext i12 %add_ln116_427

]]></Node>
<StgValue><ssdm name="zext_ln116_172"/></StgValue>
</operation>

<operation id="2706" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:364 %input_fm_buffer_1_addr_121 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_172

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_121"/></StgValue>
</operation>

<operation id="2707" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1932 %bitcast_ln116_121 = bitcast i32 %output_r_addr_123_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_121"/></StgValue>
</operation>

<operation id="2708" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1933 %store_ln116 = store i32 %bitcast_ln116_121, i12 %input_fm_buffer_1_addr_121

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2709" st_id="133" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1939 %output_r_addr_124_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_124

]]></Node>
<StgValue><ssdm name="output_r_addr_124_read"/></StgValue>
</operation>

<operation id="2710" st_id="133" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1946 %output_r_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_123_req"/></StgValue>
</operation>

<operation id="2711" st_id="133" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1954 %output_r_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_124_req"/></StgValue>
</operation>

<operation id="2712" st_id="133" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1962 %output_r_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_125_req"/></StgValue>
</operation>

<operation id="2713" st_id="133" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1970 %output_r_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_126_req"/></StgValue>
</operation>

<operation id="2714" st_id="133" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1978 %output_r_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_127_req"/></StgValue>
</operation>

<operation id="2715" st_id="133" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1986 %output_r_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_128_req"/></StgValue>
</operation>

<operation id="2716" st_id="133" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1994 %output_r_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_129_req"/></StgValue>
</operation>

<operation id="2717" st_id="133" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2002 %output_r_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_130_req"/></StgValue>
</operation>

<operation id="2718" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2006 %add_ln116_140 = add i64 %add_ln116_127, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_140"/></StgValue>
</operation>

<operation id="2719" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2007 %trunc_ln116_130 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_140, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_130"/></StgValue>
</operation>

<operation id="2720" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2008 %sext_ln116_131 = sext i62 %trunc_ln116_130

]]></Node>
<StgValue><ssdm name="sext_ln116_131"/></StgValue>
</operation>

<operation id="2721" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2009 %output_r_addr_133 = getelementptr i32 %output_r, i64 %sext_ln116_131

]]></Node>
<StgValue><ssdm name="output_r_addr_133"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2722" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:365 %add_ln116_428 = add i12 %phi_mul_load, i12 122

]]></Node>
<StgValue><ssdm name="add_ln116_428"/></StgValue>
</operation>

<operation id="2723" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:366 %zext_ln116_173 = zext i12 %add_ln116_428

]]></Node>
<StgValue><ssdm name="zext_ln116_173"/></StgValue>
</operation>

<operation id="2724" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:367 %input_fm_buffer_1_addr_122 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_173

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_122"/></StgValue>
</operation>

<operation id="2725" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1940 %bitcast_ln116_122 = bitcast i32 %output_r_addr_124_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_122"/></StgValue>
</operation>

<operation id="2726" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1941 %store_ln116 = store i32 %bitcast_ln116_122, i12 %input_fm_buffer_1_addr_122

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2727" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1947 %output_r_addr_125_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_125

]]></Node>
<StgValue><ssdm name="output_r_addr_125_read"/></StgValue>
</operation>

<operation id="2728" st_id="134" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1954 %output_r_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_124_req"/></StgValue>
</operation>

<operation id="2729" st_id="134" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1962 %output_r_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_125_req"/></StgValue>
</operation>

<operation id="2730" st_id="134" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1970 %output_r_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_126_req"/></StgValue>
</operation>

<operation id="2731" st_id="134" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1978 %output_r_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_127_req"/></StgValue>
</operation>

<operation id="2732" st_id="134" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1986 %output_r_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_128_req"/></StgValue>
</operation>

<operation id="2733" st_id="134" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1994 %output_r_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_129_req"/></StgValue>
</operation>

<operation id="2734" st_id="134" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2002 %output_r_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_130_req"/></StgValue>
</operation>

<operation id="2735" st_id="134" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2010 %output_r_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_131_req"/></StgValue>
</operation>

<operation id="2736" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2014 %add_ln116_141 = add i64 %add_ln116_127, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_141"/></StgValue>
</operation>

<operation id="2737" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2015 %trunc_ln116_131 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_141, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_131"/></StgValue>
</operation>

<operation id="2738" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2016 %sext_ln116_132 = sext i62 %trunc_ln116_131

]]></Node>
<StgValue><ssdm name="sext_ln116_132"/></StgValue>
</operation>

<operation id="2739" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2017 %output_r_addr_134 = getelementptr i32 %output_r, i64 %sext_ln116_132

]]></Node>
<StgValue><ssdm name="output_r_addr_134"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2740" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:368 %add_ln116_429 = add i12 %phi_mul_load, i12 123

]]></Node>
<StgValue><ssdm name="add_ln116_429"/></StgValue>
</operation>

<operation id="2741" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:369 %zext_ln116_174 = zext i12 %add_ln116_429

]]></Node>
<StgValue><ssdm name="zext_ln116_174"/></StgValue>
</operation>

<operation id="2742" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:370 %input_fm_buffer_1_addr_123 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_174

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_123"/></StgValue>
</operation>

<operation id="2743" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1948 %bitcast_ln116_123 = bitcast i32 %output_r_addr_125_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_123"/></StgValue>
</operation>

<operation id="2744" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1949 %store_ln116 = store i32 %bitcast_ln116_123, i12 %input_fm_buffer_1_addr_123

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2745" st_id="135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1955 %output_r_addr_126_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_126

]]></Node>
<StgValue><ssdm name="output_r_addr_126_read"/></StgValue>
</operation>

<operation id="2746" st_id="135" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1962 %output_r_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_125_req"/></StgValue>
</operation>

<operation id="2747" st_id="135" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1970 %output_r_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_126_req"/></StgValue>
</operation>

<operation id="2748" st_id="135" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1978 %output_r_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_127_req"/></StgValue>
</operation>

<operation id="2749" st_id="135" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1986 %output_r_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_128_req"/></StgValue>
</operation>

<operation id="2750" st_id="135" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1994 %output_r_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_129_req"/></StgValue>
</operation>

<operation id="2751" st_id="135" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2002 %output_r_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_130_req"/></StgValue>
</operation>

<operation id="2752" st_id="135" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2010 %output_r_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_131_req"/></StgValue>
</operation>

<operation id="2753" st_id="135" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2018 %output_r_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_132_req"/></StgValue>
</operation>

<operation id="2754" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2022 %add_ln116_142 = add i64 %add_ln116_127, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_142"/></StgValue>
</operation>

<operation id="2755" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2023 %trunc_ln116_132 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_142, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_132"/></StgValue>
</operation>

<operation id="2756" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2024 %sext_ln116_133 = sext i62 %trunc_ln116_132

]]></Node>
<StgValue><ssdm name="sext_ln116_133"/></StgValue>
</operation>

<operation id="2757" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2025 %output_r_addr_135 = getelementptr i32 %output_r, i64 %sext_ln116_133

]]></Node>
<StgValue><ssdm name="output_r_addr_135"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2758" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:371 %add_ln116_430 = add i12 %phi_mul_load, i12 124

]]></Node>
<StgValue><ssdm name="add_ln116_430"/></StgValue>
</operation>

<operation id="2759" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:372 %zext_ln116_175 = zext i12 %add_ln116_430

]]></Node>
<StgValue><ssdm name="zext_ln116_175"/></StgValue>
</operation>

<operation id="2760" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:373 %input_fm_buffer_1_addr_124 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_175

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_124"/></StgValue>
</operation>

<operation id="2761" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1956 %bitcast_ln116_124 = bitcast i32 %output_r_addr_126_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_124"/></StgValue>
</operation>

<operation id="2762" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1957 %store_ln116 = store i32 %bitcast_ln116_124, i12 %input_fm_buffer_1_addr_124

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2763" st_id="136" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1963 %output_r_addr_127_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_127

]]></Node>
<StgValue><ssdm name="output_r_addr_127_read"/></StgValue>
</operation>

<operation id="2764" st_id="136" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1970 %output_r_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_126_req"/></StgValue>
</operation>

<operation id="2765" st_id="136" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1978 %output_r_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_127_req"/></StgValue>
</operation>

<operation id="2766" st_id="136" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1986 %output_r_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_128_req"/></StgValue>
</operation>

<operation id="2767" st_id="136" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1994 %output_r_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_129_req"/></StgValue>
</operation>

<operation id="2768" st_id="136" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2002 %output_r_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_130_req"/></StgValue>
</operation>

<operation id="2769" st_id="136" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2010 %output_r_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_131_req"/></StgValue>
</operation>

<operation id="2770" st_id="136" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2018 %output_r_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_132_req"/></StgValue>
</operation>

<operation id="2771" st_id="136" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2026 %output_r_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_133_req"/></StgValue>
</operation>

<operation id="2772" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2030 %add_ln116_143 = add i64 %add_ln116_127, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_143"/></StgValue>
</operation>

<operation id="2773" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2031 %trunc_ln116_133 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_143, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_133"/></StgValue>
</operation>

<operation id="2774" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2032 %sext_ln116_134 = sext i62 %trunc_ln116_133

]]></Node>
<StgValue><ssdm name="sext_ln116_134"/></StgValue>
</operation>

<operation id="2775" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2033 %output_r_addr_136 = getelementptr i32 %output_r, i64 %sext_ln116_134

]]></Node>
<StgValue><ssdm name="output_r_addr_136"/></StgValue>
</operation>

<operation id="2776" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2038 %add_ln116_144 = add i64 %add_ln116_127, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_144"/></StgValue>
</operation>

<operation id="2777" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2039 %trunc_ln116_134 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_144, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_134"/></StgValue>
</operation>

<operation id="2778" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2040 %sext_ln116_135 = sext i62 %trunc_ln116_134

]]></Node>
<StgValue><ssdm name="sext_ln116_135"/></StgValue>
</operation>

<operation id="2779" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2041 %output_r_addr_137 = getelementptr i32 %output_r, i64 %sext_ln116_135

]]></Node>
<StgValue><ssdm name="output_r_addr_137"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2780" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:374 %add_ln116_431 = add i12 %phi_mul_load, i12 125

]]></Node>
<StgValue><ssdm name="add_ln116_431"/></StgValue>
</operation>

<operation id="2781" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:375 %zext_ln116_176 = zext i12 %add_ln116_431

]]></Node>
<StgValue><ssdm name="zext_ln116_176"/></StgValue>
</operation>

<operation id="2782" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:376 %input_fm_buffer_1_addr_125 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_176

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_125"/></StgValue>
</operation>

<operation id="2783" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1964 %bitcast_ln116_125 = bitcast i32 %output_r_addr_127_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_125"/></StgValue>
</operation>

<operation id="2784" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1965 %store_ln116 = store i32 %bitcast_ln116_125, i12 %input_fm_buffer_1_addr_125

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2785" st_id="137" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1971 %output_r_addr_128_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_128

]]></Node>
<StgValue><ssdm name="output_r_addr_128_read"/></StgValue>
</operation>

<operation id="2786" st_id="137" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1978 %output_r_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_127_req"/></StgValue>
</operation>

<operation id="2787" st_id="137" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1986 %output_r_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_128_req"/></StgValue>
</operation>

<operation id="2788" st_id="137" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1994 %output_r_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_129_req"/></StgValue>
</operation>

<operation id="2789" st_id="137" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2002 %output_r_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_130_req"/></StgValue>
</operation>

<operation id="2790" st_id="137" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2010 %output_r_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_131_req"/></StgValue>
</operation>

<operation id="2791" st_id="137" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2018 %output_r_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_132_req"/></StgValue>
</operation>

<operation id="2792" st_id="137" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2026 %output_r_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_133_req"/></StgValue>
</operation>

<operation id="2793" st_id="137" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2034 %output_r_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_134_req"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2794" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:377 %add_ln116_432 = add i12 %phi_mul_load, i12 126

]]></Node>
<StgValue><ssdm name="add_ln116_432"/></StgValue>
</operation>

<operation id="2795" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:378 %zext_ln116_177 = zext i12 %add_ln116_432

]]></Node>
<StgValue><ssdm name="zext_ln116_177"/></StgValue>
</operation>

<operation id="2796" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:379 %input_fm_buffer_1_addr_126 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_177

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_126"/></StgValue>
</operation>

<operation id="2797" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1972 %bitcast_ln116_126 = bitcast i32 %output_r_addr_128_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_126"/></StgValue>
</operation>

<operation id="2798" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1973 %store_ln116 = store i32 %bitcast_ln116_126, i12 %input_fm_buffer_1_addr_126

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2799" st_id="138" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1979 %output_r_addr_129_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_129

]]></Node>
<StgValue><ssdm name="output_r_addr_129_read"/></StgValue>
</operation>

<operation id="2800" st_id="138" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1986 %output_r_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_128_req"/></StgValue>
</operation>

<operation id="2801" st_id="138" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1994 %output_r_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_129_req"/></StgValue>
</operation>

<operation id="2802" st_id="138" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2002 %output_r_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_130_req"/></StgValue>
</operation>

<operation id="2803" st_id="138" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2010 %output_r_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_131_req"/></StgValue>
</operation>

<operation id="2804" st_id="138" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2018 %output_r_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_132_req"/></StgValue>
</operation>

<operation id="2805" st_id="138" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2026 %output_r_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_133_req"/></StgValue>
</operation>

<operation id="2806" st_id="138" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2034 %output_r_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_134_req"/></StgValue>
</operation>

<operation id="2807" st_id="138" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2042 %output_r_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_135_req"/></StgValue>
</operation>

<operation id="2808" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:2046 %shl_ln116_32 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_7_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_32"/></StgValue>
</operation>

<operation id="2809" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:2047 %shl_ln116_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_7_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_33"/></StgValue>
</operation>

<operation id="2810" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:2048 %zext_ln116_34 = zext i10 %shl_ln116_33

]]></Node>
<StgValue><ssdm name="zext_ln116_34"/></StgValue>
</operation>

<operation id="2811" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:2049 %sub_ln116_8 = sub i18 %shl_ln116_32, i18 %zext_ln116_34

]]></Node>
<StgValue><ssdm name="sub_ln116_8"/></StgValue>
</operation>

<operation id="2812" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:2050 %zext_ln116_35 = zext i18 %sub_ln116_8

]]></Node>
<StgValue><ssdm name="zext_ln116_35"/></StgValue>
</operation>

<operation id="2813" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2051 %add_ln116_145 = add i64 %add_ln116, i64 %zext_ln116_35

]]></Node>
<StgValue><ssdm name="add_ln116_145"/></StgValue>
</operation>

<operation id="2814" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2052 %add_ln116_146 = add i64 %add_ln116_145, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_146"/></StgValue>
</operation>

<operation id="2815" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2053 %trunc_ln116_135 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_146, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_135"/></StgValue>
</operation>

<operation id="2816" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2054 %sext_ln116_136 = sext i62 %trunc_ln116_135

]]></Node>
<StgValue><ssdm name="sext_ln116_136"/></StgValue>
</operation>

<operation id="2817" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2055 %output_r_addr_138 = getelementptr i32 %output_r, i64 %sext_ln116_136

]]></Node>
<StgValue><ssdm name="output_r_addr_138"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2818" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:380 %add_ln116_433 = add i12 %phi_mul_load, i12 127

]]></Node>
<StgValue><ssdm name="add_ln116_433"/></StgValue>
</operation>

<operation id="2819" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:381 %zext_ln116_178 = zext i12 %add_ln116_433

]]></Node>
<StgValue><ssdm name="zext_ln116_178"/></StgValue>
</operation>

<operation id="2820" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:382 %input_fm_buffer_1_addr_127 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_178

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_127"/></StgValue>
</operation>

<operation id="2821" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1980 %bitcast_ln116_127 = bitcast i32 %output_r_addr_129_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_127"/></StgValue>
</operation>

<operation id="2822" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1981 %store_ln116 = store i32 %bitcast_ln116_127, i12 %input_fm_buffer_1_addr_127

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2823" st_id="139" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1987 %output_r_addr_130_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_130

]]></Node>
<StgValue><ssdm name="output_r_addr_130_read"/></StgValue>
</operation>

<operation id="2824" st_id="139" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:1994 %output_r_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_129_req"/></StgValue>
</operation>

<operation id="2825" st_id="139" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2002 %output_r_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_130_req"/></StgValue>
</operation>

<operation id="2826" st_id="139" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2010 %output_r_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_131_req"/></StgValue>
</operation>

<operation id="2827" st_id="139" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2018 %output_r_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_132_req"/></StgValue>
</operation>

<operation id="2828" st_id="139" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2026 %output_r_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_133_req"/></StgValue>
</operation>

<operation id="2829" st_id="139" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2034 %output_r_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_134_req"/></StgValue>
</operation>

<operation id="2830" st_id="139" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2042 %output_r_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_135_req"/></StgValue>
</operation>

<operation id="2831" st_id="139" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2056 %output_r_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_136_req"/></StgValue>
</operation>

<operation id="2832" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2060 %add_ln116_147 = add i64 %add_ln116_145, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_147"/></StgValue>
</operation>

<operation id="2833" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2061 %trunc_ln116_136 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_147, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_136"/></StgValue>
</operation>

<operation id="2834" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2062 %sext_ln116_137 = sext i62 %trunc_ln116_136

]]></Node>
<StgValue><ssdm name="sext_ln116_137"/></StgValue>
</operation>

<operation id="2835" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2063 %output_r_addr_139 = getelementptr i32 %output_r, i64 %sext_ln116_137

]]></Node>
<StgValue><ssdm name="output_r_addr_139"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2836" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:383 %add_ln116_434 = add i12 %phi_mul_load, i12 128

]]></Node>
<StgValue><ssdm name="add_ln116_434"/></StgValue>
</operation>

<operation id="2837" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:384 %zext_ln116_179 = zext i12 %add_ln116_434

]]></Node>
<StgValue><ssdm name="zext_ln116_179"/></StgValue>
</operation>

<operation id="2838" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:385 %input_fm_buffer_1_addr_128 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_179

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_128"/></StgValue>
</operation>

<operation id="2839" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1988 %bitcast_ln116_128 = bitcast i32 %output_r_addr_130_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_128"/></StgValue>
</operation>

<operation id="2840" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1989 %store_ln116 = store i32 %bitcast_ln116_128, i12 %input_fm_buffer_1_addr_128

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2841" st_id="140" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:1995 %output_r_addr_131_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_131

]]></Node>
<StgValue><ssdm name="output_r_addr_131_read"/></StgValue>
</operation>

<operation id="2842" st_id="140" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2002 %output_r_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_130_req"/></StgValue>
</operation>

<operation id="2843" st_id="140" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2010 %output_r_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_131_req"/></StgValue>
</operation>

<operation id="2844" st_id="140" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2018 %output_r_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_132_req"/></StgValue>
</operation>

<operation id="2845" st_id="140" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2026 %output_r_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_133_req"/></StgValue>
</operation>

<operation id="2846" st_id="140" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2034 %output_r_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_134_req"/></StgValue>
</operation>

<operation id="2847" st_id="140" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2042 %output_r_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_135_req"/></StgValue>
</operation>

<operation id="2848" st_id="140" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2056 %output_r_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_136_req"/></StgValue>
</operation>

<operation id="2849" st_id="140" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2064 %output_r_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_137_req"/></StgValue>
</operation>

<operation id="2850" st_id="140" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2068 %add_ln116_148 = add i64 %add_ln116_145, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_148"/></StgValue>
</operation>

<operation id="2851" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2069 %trunc_ln116_137 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_148, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_137"/></StgValue>
</operation>

<operation id="2852" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2070 %sext_ln116_138 = sext i62 %trunc_ln116_137

]]></Node>
<StgValue><ssdm name="sext_ln116_138"/></StgValue>
</operation>

<operation id="2853" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2071 %output_r_addr_140 = getelementptr i32 %output_r, i64 %sext_ln116_138

]]></Node>
<StgValue><ssdm name="output_r_addr_140"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2854" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:386 %add_ln116_435 = add i12 %phi_mul_load, i12 129

]]></Node>
<StgValue><ssdm name="add_ln116_435"/></StgValue>
</operation>

<operation id="2855" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:387 %zext_ln116_180 = zext i12 %add_ln116_435

]]></Node>
<StgValue><ssdm name="zext_ln116_180"/></StgValue>
</operation>

<operation id="2856" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:388 %input_fm_buffer_1_addr_129 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_180

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_129"/></StgValue>
</operation>

<operation id="2857" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:1996 %bitcast_ln116_129 = bitcast i32 %output_r_addr_131_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_129"/></StgValue>
</operation>

<operation id="2858" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:1997 %store_ln116 = store i32 %bitcast_ln116_129, i12 %input_fm_buffer_1_addr_129

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2859" st_id="141" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2003 %output_r_addr_132_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_132

]]></Node>
<StgValue><ssdm name="output_r_addr_132_read"/></StgValue>
</operation>

<operation id="2860" st_id="141" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2010 %output_r_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_131_req"/></StgValue>
</operation>

<operation id="2861" st_id="141" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2018 %output_r_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_132_req"/></StgValue>
</operation>

<operation id="2862" st_id="141" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2026 %output_r_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_133_req"/></StgValue>
</operation>

<operation id="2863" st_id="141" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2034 %output_r_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_134_req"/></StgValue>
</operation>

<operation id="2864" st_id="141" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2042 %output_r_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_135_req"/></StgValue>
</operation>

<operation id="2865" st_id="141" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2056 %output_r_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_136_req"/></StgValue>
</operation>

<operation id="2866" st_id="141" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2064 %output_r_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_137_req"/></StgValue>
</operation>

<operation id="2867" st_id="141" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2072 %output_r_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_138_req"/></StgValue>
</operation>

<operation id="2868" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2076 %add_ln116_149 = add i64 %add_ln116_145, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_149"/></StgValue>
</operation>

<operation id="2869" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2077 %trunc_ln116_138 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_149, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_138"/></StgValue>
</operation>

<operation id="2870" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2078 %sext_ln116_139 = sext i62 %trunc_ln116_138

]]></Node>
<StgValue><ssdm name="sext_ln116_139"/></StgValue>
</operation>

<operation id="2871" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2079 %output_r_addr_141 = getelementptr i32 %output_r, i64 %sext_ln116_139

]]></Node>
<StgValue><ssdm name="output_r_addr_141"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2872" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:389 %add_ln116_436 = add i12 %phi_mul_load, i12 130

]]></Node>
<StgValue><ssdm name="add_ln116_436"/></StgValue>
</operation>

<operation id="2873" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:390 %zext_ln116_181 = zext i12 %add_ln116_436

]]></Node>
<StgValue><ssdm name="zext_ln116_181"/></StgValue>
</operation>

<operation id="2874" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:391 %input_fm_buffer_1_addr_130 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_181

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_130"/></StgValue>
</operation>

<operation id="2875" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2004 %bitcast_ln116_130 = bitcast i32 %output_r_addr_132_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_130"/></StgValue>
</operation>

<operation id="2876" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2005 %store_ln116 = store i32 %bitcast_ln116_130, i12 %input_fm_buffer_1_addr_130

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2877" st_id="142" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2011 %output_r_addr_133_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_133

]]></Node>
<StgValue><ssdm name="output_r_addr_133_read"/></StgValue>
</operation>

<operation id="2878" st_id="142" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2018 %output_r_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_132_req"/></StgValue>
</operation>

<operation id="2879" st_id="142" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2026 %output_r_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_133_req"/></StgValue>
</operation>

<operation id="2880" st_id="142" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2034 %output_r_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_134_req"/></StgValue>
</operation>

<operation id="2881" st_id="142" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2042 %output_r_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_135_req"/></StgValue>
</operation>

<operation id="2882" st_id="142" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2056 %output_r_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_136_req"/></StgValue>
</operation>

<operation id="2883" st_id="142" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2064 %output_r_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_137_req"/></StgValue>
</operation>

<operation id="2884" st_id="142" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2072 %output_r_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_138_req"/></StgValue>
</operation>

<operation id="2885" st_id="142" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2080 %output_r_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_139_req"/></StgValue>
</operation>

<operation id="2886" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2084 %add_ln116_150 = add i64 %add_ln116_145, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_150"/></StgValue>
</operation>

<operation id="2887" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2085 %trunc_ln116_139 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_150, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_139"/></StgValue>
</operation>

<operation id="2888" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2086 %sext_ln116_140 = sext i62 %trunc_ln116_139

]]></Node>
<StgValue><ssdm name="sext_ln116_140"/></StgValue>
</operation>

<operation id="2889" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2087 %output_r_addr_142 = getelementptr i32 %output_r, i64 %sext_ln116_140

]]></Node>
<StgValue><ssdm name="output_r_addr_142"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2890" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:392 %add_ln116_437 = add i12 %phi_mul_load, i12 131

]]></Node>
<StgValue><ssdm name="add_ln116_437"/></StgValue>
</operation>

<operation id="2891" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:393 %zext_ln116_182 = zext i12 %add_ln116_437

]]></Node>
<StgValue><ssdm name="zext_ln116_182"/></StgValue>
</operation>

<operation id="2892" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:394 %input_fm_buffer_1_addr_131 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_182

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_131"/></StgValue>
</operation>

<operation id="2893" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2012 %bitcast_ln116_131 = bitcast i32 %output_r_addr_133_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_131"/></StgValue>
</operation>

<operation id="2894" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2013 %store_ln116 = store i32 %bitcast_ln116_131, i12 %input_fm_buffer_1_addr_131

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2895" st_id="143" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2019 %output_r_addr_134_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_134

]]></Node>
<StgValue><ssdm name="output_r_addr_134_read"/></StgValue>
</operation>

<operation id="2896" st_id="143" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2026 %output_r_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_133_req"/></StgValue>
</operation>

<operation id="2897" st_id="143" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2034 %output_r_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_134_req"/></StgValue>
</operation>

<operation id="2898" st_id="143" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2042 %output_r_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_135_req"/></StgValue>
</operation>

<operation id="2899" st_id="143" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2056 %output_r_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_136_req"/></StgValue>
</operation>

<operation id="2900" st_id="143" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2064 %output_r_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_137_req"/></StgValue>
</operation>

<operation id="2901" st_id="143" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2072 %output_r_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_138_req"/></StgValue>
</operation>

<operation id="2902" st_id="143" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2080 %output_r_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_139_req"/></StgValue>
</operation>

<operation id="2903" st_id="143" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2088 %output_r_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_140_req"/></StgValue>
</operation>

<operation id="2904" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2092 %add_ln116_151 = add i64 %add_ln116_145, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_151"/></StgValue>
</operation>

<operation id="2905" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2093 %trunc_ln116_140 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_151, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_140"/></StgValue>
</operation>

<operation id="2906" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2094 %sext_ln116_141 = sext i62 %trunc_ln116_140

]]></Node>
<StgValue><ssdm name="sext_ln116_141"/></StgValue>
</operation>

<operation id="2907" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2095 %output_r_addr_143 = getelementptr i32 %output_r, i64 %sext_ln116_141

]]></Node>
<StgValue><ssdm name="output_r_addr_143"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2908" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:395 %add_ln116_438 = add i12 %phi_mul_load, i12 132

]]></Node>
<StgValue><ssdm name="add_ln116_438"/></StgValue>
</operation>

<operation id="2909" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:396 %zext_ln116_183 = zext i12 %add_ln116_438

]]></Node>
<StgValue><ssdm name="zext_ln116_183"/></StgValue>
</operation>

<operation id="2910" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:397 %input_fm_buffer_1_addr_132 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_183

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_132"/></StgValue>
</operation>

<operation id="2911" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2020 %bitcast_ln116_132 = bitcast i32 %output_r_addr_134_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_132"/></StgValue>
</operation>

<operation id="2912" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2021 %store_ln116 = store i32 %bitcast_ln116_132, i12 %input_fm_buffer_1_addr_132

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2913" st_id="144" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2027 %output_r_addr_135_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_135

]]></Node>
<StgValue><ssdm name="output_r_addr_135_read"/></StgValue>
</operation>

<operation id="2914" st_id="144" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2034 %output_r_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_134_req"/></StgValue>
</operation>

<operation id="2915" st_id="144" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2042 %output_r_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_135_req"/></StgValue>
</operation>

<operation id="2916" st_id="144" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2056 %output_r_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_136_req"/></StgValue>
</operation>

<operation id="2917" st_id="144" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2064 %output_r_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_137_req"/></StgValue>
</operation>

<operation id="2918" st_id="144" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2072 %output_r_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_138_req"/></StgValue>
</operation>

<operation id="2919" st_id="144" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2080 %output_r_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_139_req"/></StgValue>
</operation>

<operation id="2920" st_id="144" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2088 %output_r_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_140_req"/></StgValue>
</operation>

<operation id="2921" st_id="144" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2096 %output_r_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_141_req"/></StgValue>
</operation>

<operation id="2922" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2100 %add_ln116_152 = add i64 %add_ln116_145, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_152"/></StgValue>
</operation>

<operation id="2923" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2101 %trunc_ln116_141 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_152, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_141"/></StgValue>
</operation>

<operation id="2924" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2102 %sext_ln116_142 = sext i62 %trunc_ln116_141

]]></Node>
<StgValue><ssdm name="sext_ln116_142"/></StgValue>
</operation>

<operation id="2925" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2103 %output_r_addr_144 = getelementptr i32 %output_r, i64 %sext_ln116_142

]]></Node>
<StgValue><ssdm name="output_r_addr_144"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2926" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:398 %add_ln116_439 = add i12 %phi_mul_load, i12 133

]]></Node>
<StgValue><ssdm name="add_ln116_439"/></StgValue>
</operation>

<operation id="2927" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:399 %zext_ln116_184 = zext i12 %add_ln116_439

]]></Node>
<StgValue><ssdm name="zext_ln116_184"/></StgValue>
</operation>

<operation id="2928" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:400 %input_fm_buffer_1_addr_133 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_184

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_133"/></StgValue>
</operation>

<operation id="2929" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2028 %bitcast_ln116_133 = bitcast i32 %output_r_addr_135_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_133"/></StgValue>
</operation>

<operation id="2930" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2029 %store_ln116 = store i32 %bitcast_ln116_133, i12 %input_fm_buffer_1_addr_133

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2931" st_id="145" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2035 %output_r_addr_136_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_136

]]></Node>
<StgValue><ssdm name="output_r_addr_136_read"/></StgValue>
</operation>

<operation id="2932" st_id="145" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2042 %output_r_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_135_req"/></StgValue>
</operation>

<operation id="2933" st_id="145" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2056 %output_r_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_136_req"/></StgValue>
</operation>

<operation id="2934" st_id="145" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2064 %output_r_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_137_req"/></StgValue>
</operation>

<operation id="2935" st_id="145" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2072 %output_r_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_138_req"/></StgValue>
</operation>

<operation id="2936" st_id="145" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2080 %output_r_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_139_req"/></StgValue>
</operation>

<operation id="2937" st_id="145" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2088 %output_r_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_140_req"/></StgValue>
</operation>

<operation id="2938" st_id="145" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2096 %output_r_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_141_req"/></StgValue>
</operation>

<operation id="2939" st_id="145" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2104 %output_r_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_142_req"/></StgValue>
</operation>

<operation id="2940" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2108 %add_ln116_153 = add i64 %add_ln116_145, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_153"/></StgValue>
</operation>

<operation id="2941" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2109 %trunc_ln116_142 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_153, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_142"/></StgValue>
</operation>

<operation id="2942" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2110 %sext_ln116_143 = sext i62 %trunc_ln116_142

]]></Node>
<StgValue><ssdm name="sext_ln116_143"/></StgValue>
</operation>

<operation id="2943" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2111 %output_r_addr_145 = getelementptr i32 %output_r, i64 %sext_ln116_143

]]></Node>
<StgValue><ssdm name="output_r_addr_145"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2944" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:401 %add_ln116_440 = add i12 %phi_mul_load, i12 134

]]></Node>
<StgValue><ssdm name="add_ln116_440"/></StgValue>
</operation>

<operation id="2945" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:402 %zext_ln116_185 = zext i12 %add_ln116_440

]]></Node>
<StgValue><ssdm name="zext_ln116_185"/></StgValue>
</operation>

<operation id="2946" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:403 %input_fm_buffer_1_addr_134 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_185

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_134"/></StgValue>
</operation>

<operation id="2947" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2036 %bitcast_ln116_134 = bitcast i32 %output_r_addr_136_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_134"/></StgValue>
</operation>

<operation id="2948" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2037 %store_ln116 = store i32 %bitcast_ln116_134, i12 %input_fm_buffer_1_addr_134

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2949" st_id="146" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2043 %output_r_addr_137_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_137

]]></Node>
<StgValue><ssdm name="output_r_addr_137_read"/></StgValue>
</operation>

<operation id="2950" st_id="146" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2056 %output_r_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_136_req"/></StgValue>
</operation>

<operation id="2951" st_id="146" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2064 %output_r_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_137_req"/></StgValue>
</operation>

<operation id="2952" st_id="146" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2072 %output_r_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_138_req"/></StgValue>
</operation>

<operation id="2953" st_id="146" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2080 %output_r_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_139_req"/></StgValue>
</operation>

<operation id="2954" st_id="146" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2088 %output_r_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_140_req"/></StgValue>
</operation>

<operation id="2955" st_id="146" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2096 %output_r_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_141_req"/></StgValue>
</operation>

<operation id="2956" st_id="146" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2104 %output_r_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_142_req"/></StgValue>
</operation>

<operation id="2957" st_id="146" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2112 %output_r_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_143_req"/></StgValue>
</operation>

<operation id="2958" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2116 %add_ln116_154 = add i64 %add_ln116_145, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_154"/></StgValue>
</operation>

<operation id="2959" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2117 %trunc_ln116_143 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_154, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_143"/></StgValue>
</operation>

<operation id="2960" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2118 %sext_ln116_144 = sext i62 %trunc_ln116_143

]]></Node>
<StgValue><ssdm name="sext_ln116_144"/></StgValue>
</operation>

<operation id="2961" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2119 %output_r_addr_146 = getelementptr i32 %output_r, i64 %sext_ln116_144

]]></Node>
<StgValue><ssdm name="output_r_addr_146"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2962" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:404 %add_ln116_441 = add i12 %phi_mul_load, i12 135

]]></Node>
<StgValue><ssdm name="add_ln116_441"/></StgValue>
</operation>

<operation id="2963" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:405 %zext_ln116_186 = zext i12 %add_ln116_441

]]></Node>
<StgValue><ssdm name="zext_ln116_186"/></StgValue>
</operation>

<operation id="2964" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:406 %input_fm_buffer_1_addr_135 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_186

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_135"/></StgValue>
</operation>

<operation id="2965" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2044 %bitcast_ln116_135 = bitcast i32 %output_r_addr_137_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_135"/></StgValue>
</operation>

<operation id="2966" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2045 %store_ln116 = store i32 %bitcast_ln116_135, i12 %input_fm_buffer_1_addr_135

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2967" st_id="147" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2057 %output_r_addr_138_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_138

]]></Node>
<StgValue><ssdm name="output_r_addr_138_read"/></StgValue>
</operation>

<operation id="2968" st_id="147" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2064 %output_r_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_137_req"/></StgValue>
</operation>

<operation id="2969" st_id="147" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2072 %output_r_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_138_req"/></StgValue>
</operation>

<operation id="2970" st_id="147" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2080 %output_r_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_139_req"/></StgValue>
</operation>

<operation id="2971" st_id="147" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2088 %output_r_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_140_req"/></StgValue>
</operation>

<operation id="2972" st_id="147" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2096 %output_r_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_141_req"/></StgValue>
</operation>

<operation id="2973" st_id="147" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2104 %output_r_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_142_req"/></StgValue>
</operation>

<operation id="2974" st_id="147" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2112 %output_r_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_143_req"/></StgValue>
</operation>

<operation id="2975" st_id="147" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2120 %output_r_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_144_req"/></StgValue>
</operation>

<operation id="2976" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2124 %add_ln116_155 = add i64 %add_ln116_145, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_155"/></StgValue>
</operation>

<operation id="2977" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2125 %trunc_ln116_144 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_155, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_144"/></StgValue>
</operation>

<operation id="2978" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2126 %sext_ln116_145 = sext i62 %trunc_ln116_144

]]></Node>
<StgValue><ssdm name="sext_ln116_145"/></StgValue>
</operation>

<operation id="2979" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2127 %output_r_addr_147 = getelementptr i32 %output_r, i64 %sext_ln116_145

]]></Node>
<StgValue><ssdm name="output_r_addr_147"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2980" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:407 %add_ln116_442 = add i12 %phi_mul_load, i12 136

]]></Node>
<StgValue><ssdm name="add_ln116_442"/></StgValue>
</operation>

<operation id="2981" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:408 %zext_ln116_187 = zext i12 %add_ln116_442

]]></Node>
<StgValue><ssdm name="zext_ln116_187"/></StgValue>
</operation>

<operation id="2982" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:409 %input_fm_buffer_1_addr_136 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_187

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_136"/></StgValue>
</operation>

<operation id="2983" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2058 %bitcast_ln116_136 = bitcast i32 %output_r_addr_138_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_136"/></StgValue>
</operation>

<operation id="2984" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2059 %store_ln116 = store i32 %bitcast_ln116_136, i12 %input_fm_buffer_1_addr_136

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="2985" st_id="148" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2065 %output_r_addr_139_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_139

]]></Node>
<StgValue><ssdm name="output_r_addr_139_read"/></StgValue>
</operation>

<operation id="2986" st_id="148" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2072 %output_r_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_138_req"/></StgValue>
</operation>

<operation id="2987" st_id="148" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2080 %output_r_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_139_req"/></StgValue>
</operation>

<operation id="2988" st_id="148" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2088 %output_r_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_140_req"/></StgValue>
</operation>

<operation id="2989" st_id="148" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2096 %output_r_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_141_req"/></StgValue>
</operation>

<operation id="2990" st_id="148" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2104 %output_r_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_142_req"/></StgValue>
</operation>

<operation id="2991" st_id="148" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2112 %output_r_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_143_req"/></StgValue>
</operation>

<operation id="2992" st_id="148" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2120 %output_r_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_144_req"/></StgValue>
</operation>

<operation id="2993" st_id="148" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2128 %output_r_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_145_req"/></StgValue>
</operation>

<operation id="2994" st_id="148" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2132 %add_ln116_156 = add i64 %add_ln116_145, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_156"/></StgValue>
</operation>

<operation id="2995" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2133 %trunc_ln116_145 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_156, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_145"/></StgValue>
</operation>

<operation id="2996" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2134 %sext_ln116_146 = sext i62 %trunc_ln116_145

]]></Node>
<StgValue><ssdm name="sext_ln116_146"/></StgValue>
</operation>

<operation id="2997" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2135 %output_r_addr_148 = getelementptr i32 %output_r, i64 %sext_ln116_146

]]></Node>
<StgValue><ssdm name="output_r_addr_148"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2998" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:410 %add_ln116_443 = add i12 %phi_mul_load, i12 137

]]></Node>
<StgValue><ssdm name="add_ln116_443"/></StgValue>
</operation>

<operation id="2999" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:411 %zext_ln116_188 = zext i12 %add_ln116_443

]]></Node>
<StgValue><ssdm name="zext_ln116_188"/></StgValue>
</operation>

<operation id="3000" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:412 %input_fm_buffer_1_addr_137 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_188

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_137"/></StgValue>
</operation>

<operation id="3001" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2066 %bitcast_ln116_137 = bitcast i32 %output_r_addr_139_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_137"/></StgValue>
</operation>

<operation id="3002" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2067 %store_ln116 = store i32 %bitcast_ln116_137, i12 %input_fm_buffer_1_addr_137

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3003" st_id="149" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2073 %output_r_addr_140_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_140

]]></Node>
<StgValue><ssdm name="output_r_addr_140_read"/></StgValue>
</operation>

<operation id="3004" st_id="149" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2080 %output_r_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_139_req"/></StgValue>
</operation>

<operation id="3005" st_id="149" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2088 %output_r_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_140_req"/></StgValue>
</operation>

<operation id="3006" st_id="149" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2096 %output_r_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_141_req"/></StgValue>
</operation>

<operation id="3007" st_id="149" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2104 %output_r_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_142_req"/></StgValue>
</operation>

<operation id="3008" st_id="149" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2112 %output_r_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_143_req"/></StgValue>
</operation>

<operation id="3009" st_id="149" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2120 %output_r_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_144_req"/></StgValue>
</operation>

<operation id="3010" st_id="149" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2128 %output_r_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_145_req"/></StgValue>
</operation>

<operation id="3011" st_id="149" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2136 %output_r_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_146_req"/></StgValue>
</operation>

<operation id="3012" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2140 %add_ln116_157 = add i64 %add_ln116_145, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_157"/></StgValue>
</operation>

<operation id="3013" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2141 %trunc_ln116_146 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_157, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_146"/></StgValue>
</operation>

<operation id="3014" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2142 %sext_ln116_147 = sext i62 %trunc_ln116_146

]]></Node>
<StgValue><ssdm name="sext_ln116_147"/></StgValue>
</operation>

<operation id="3015" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2143 %output_r_addr_149 = getelementptr i32 %output_r, i64 %sext_ln116_147

]]></Node>
<StgValue><ssdm name="output_r_addr_149"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="3016" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:413 %add_ln116_444 = add i12 %phi_mul_load, i12 138

]]></Node>
<StgValue><ssdm name="add_ln116_444"/></StgValue>
</operation>

<operation id="3017" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:414 %zext_ln116_189 = zext i12 %add_ln116_444

]]></Node>
<StgValue><ssdm name="zext_ln116_189"/></StgValue>
</operation>

<operation id="3018" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:415 %input_fm_buffer_1_addr_138 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_189

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_138"/></StgValue>
</operation>

<operation id="3019" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2074 %bitcast_ln116_138 = bitcast i32 %output_r_addr_140_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_138"/></StgValue>
</operation>

<operation id="3020" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2075 %store_ln116 = store i32 %bitcast_ln116_138, i12 %input_fm_buffer_1_addr_138

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3021" st_id="150" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2081 %output_r_addr_141_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_141

]]></Node>
<StgValue><ssdm name="output_r_addr_141_read"/></StgValue>
</operation>

<operation id="3022" st_id="150" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2088 %output_r_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_140_req"/></StgValue>
</operation>

<operation id="3023" st_id="150" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2096 %output_r_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_141_req"/></StgValue>
</operation>

<operation id="3024" st_id="150" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2104 %output_r_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_142_req"/></StgValue>
</operation>

<operation id="3025" st_id="150" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2112 %output_r_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_143_req"/></StgValue>
</operation>

<operation id="3026" st_id="150" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2120 %output_r_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_144_req"/></StgValue>
</operation>

<operation id="3027" st_id="150" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2128 %output_r_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_145_req"/></StgValue>
</operation>

<operation id="3028" st_id="150" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2136 %output_r_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_146_req"/></StgValue>
</operation>

<operation id="3029" st_id="150" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2144 %output_r_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_147_req"/></StgValue>
</operation>

<operation id="3030" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2148 %add_ln116_158 = add i64 %add_ln116_145, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_158"/></StgValue>
</operation>

<operation id="3031" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2149 %trunc_ln116_147 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_158, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_147"/></StgValue>
</operation>

<operation id="3032" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2150 %sext_ln116_148 = sext i62 %trunc_ln116_147

]]></Node>
<StgValue><ssdm name="sext_ln116_148"/></StgValue>
</operation>

<operation id="3033" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2151 %output_r_addr_150 = getelementptr i32 %output_r, i64 %sext_ln116_148

]]></Node>
<StgValue><ssdm name="output_r_addr_150"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="3034" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:416 %add_ln116_445 = add i12 %phi_mul_load, i12 139

]]></Node>
<StgValue><ssdm name="add_ln116_445"/></StgValue>
</operation>

<operation id="3035" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:417 %zext_ln116_190 = zext i12 %add_ln116_445

]]></Node>
<StgValue><ssdm name="zext_ln116_190"/></StgValue>
</operation>

<operation id="3036" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:418 %input_fm_buffer_1_addr_139 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_190

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_139"/></StgValue>
</operation>

<operation id="3037" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2082 %bitcast_ln116_139 = bitcast i32 %output_r_addr_141_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_139"/></StgValue>
</operation>

<operation id="3038" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2083 %store_ln116 = store i32 %bitcast_ln116_139, i12 %input_fm_buffer_1_addr_139

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3039" st_id="151" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2089 %output_r_addr_142_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_142

]]></Node>
<StgValue><ssdm name="output_r_addr_142_read"/></StgValue>
</operation>

<operation id="3040" st_id="151" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2096 %output_r_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_141_req"/></StgValue>
</operation>

<operation id="3041" st_id="151" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2104 %output_r_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_142_req"/></StgValue>
</operation>

<operation id="3042" st_id="151" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2112 %output_r_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_143_req"/></StgValue>
</operation>

<operation id="3043" st_id="151" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2120 %output_r_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_144_req"/></StgValue>
</operation>

<operation id="3044" st_id="151" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2128 %output_r_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_145_req"/></StgValue>
</operation>

<operation id="3045" st_id="151" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2136 %output_r_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_146_req"/></StgValue>
</operation>

<operation id="3046" st_id="151" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2144 %output_r_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_147_req"/></StgValue>
</operation>

<operation id="3047" st_id="151" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2152 %output_r_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_148_req"/></StgValue>
</operation>

<operation id="3048" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2156 %add_ln116_159 = add i64 %add_ln116_145, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_159"/></StgValue>
</operation>

<operation id="3049" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2157 %trunc_ln116_148 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_159, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_148"/></StgValue>
</operation>

<operation id="3050" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2158 %sext_ln116_149 = sext i62 %trunc_ln116_148

]]></Node>
<StgValue><ssdm name="sext_ln116_149"/></StgValue>
</operation>

<operation id="3051" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2159 %output_r_addr_151 = getelementptr i32 %output_r, i64 %sext_ln116_149

]]></Node>
<StgValue><ssdm name="output_r_addr_151"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="3052" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:419 %add_ln116_446 = add i12 %phi_mul_load, i12 140

]]></Node>
<StgValue><ssdm name="add_ln116_446"/></StgValue>
</operation>

<operation id="3053" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:420 %zext_ln116_191 = zext i12 %add_ln116_446

]]></Node>
<StgValue><ssdm name="zext_ln116_191"/></StgValue>
</operation>

<operation id="3054" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:421 %input_fm_buffer_1_addr_140 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_191

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_140"/></StgValue>
</operation>

<operation id="3055" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2090 %bitcast_ln116_140 = bitcast i32 %output_r_addr_142_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_140"/></StgValue>
</operation>

<operation id="3056" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2091 %store_ln116 = store i32 %bitcast_ln116_140, i12 %input_fm_buffer_1_addr_140

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3057" st_id="152" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2097 %output_r_addr_143_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_143

]]></Node>
<StgValue><ssdm name="output_r_addr_143_read"/></StgValue>
</operation>

<operation id="3058" st_id="152" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2104 %output_r_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_142_req"/></StgValue>
</operation>

<operation id="3059" st_id="152" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2112 %output_r_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_143_req"/></StgValue>
</operation>

<operation id="3060" st_id="152" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2120 %output_r_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_144_req"/></StgValue>
</operation>

<operation id="3061" st_id="152" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2128 %output_r_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_145_req"/></StgValue>
</operation>

<operation id="3062" st_id="152" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2136 %output_r_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_146_req"/></StgValue>
</operation>

<operation id="3063" st_id="152" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2144 %output_r_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_147_req"/></StgValue>
</operation>

<operation id="3064" st_id="152" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2152 %output_r_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_148_req"/></StgValue>
</operation>

<operation id="3065" st_id="152" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2160 %output_r_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_149_req"/></StgValue>
</operation>

<operation id="3066" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2164 %add_ln116_160 = add i64 %add_ln116_145, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_160"/></StgValue>
</operation>

<operation id="3067" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2165 %trunc_ln116_149 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_160, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_149"/></StgValue>
</operation>

<operation id="3068" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2166 %sext_ln116_150 = sext i62 %trunc_ln116_149

]]></Node>
<StgValue><ssdm name="sext_ln116_150"/></StgValue>
</operation>

<operation id="3069" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2167 %output_r_addr_152 = getelementptr i32 %output_r, i64 %sext_ln116_150

]]></Node>
<StgValue><ssdm name="output_r_addr_152"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="3070" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:422 %add_ln116_447 = add i12 %phi_mul_load, i12 141

]]></Node>
<StgValue><ssdm name="add_ln116_447"/></StgValue>
</operation>

<operation id="3071" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:423 %zext_ln116_192 = zext i12 %add_ln116_447

]]></Node>
<StgValue><ssdm name="zext_ln116_192"/></StgValue>
</operation>

<operation id="3072" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:424 %input_fm_buffer_1_addr_141 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_192

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_141"/></StgValue>
</operation>

<operation id="3073" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2098 %bitcast_ln116_141 = bitcast i32 %output_r_addr_143_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_141"/></StgValue>
</operation>

<operation id="3074" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2099 %store_ln116 = store i32 %bitcast_ln116_141, i12 %input_fm_buffer_1_addr_141

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3075" st_id="153" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2105 %output_r_addr_144_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_144

]]></Node>
<StgValue><ssdm name="output_r_addr_144_read"/></StgValue>
</operation>

<operation id="3076" st_id="153" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2112 %output_r_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_143_req"/></StgValue>
</operation>

<operation id="3077" st_id="153" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2120 %output_r_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_144_req"/></StgValue>
</operation>

<operation id="3078" st_id="153" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2128 %output_r_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_145_req"/></StgValue>
</operation>

<operation id="3079" st_id="153" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2136 %output_r_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_146_req"/></StgValue>
</operation>

<operation id="3080" st_id="153" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2144 %output_r_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_147_req"/></StgValue>
</operation>

<operation id="3081" st_id="153" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2152 %output_r_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_148_req"/></StgValue>
</operation>

<operation id="3082" st_id="153" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2160 %output_r_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_149_req"/></StgValue>
</operation>

<operation id="3083" st_id="153" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2168 %output_r_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_150_req"/></StgValue>
</operation>

<operation id="3084" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2172 %add_ln116_161 = add i64 %add_ln116_145, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_161"/></StgValue>
</operation>

<operation id="3085" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2173 %trunc_ln116_150 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_161, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_150"/></StgValue>
</operation>

<operation id="3086" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2174 %sext_ln116_151 = sext i62 %trunc_ln116_150

]]></Node>
<StgValue><ssdm name="sext_ln116_151"/></StgValue>
</operation>

<operation id="3087" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2175 %output_r_addr_153 = getelementptr i32 %output_r, i64 %sext_ln116_151

]]></Node>
<StgValue><ssdm name="output_r_addr_153"/></StgValue>
</operation>

<operation id="3088" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2180 %add_ln116_162 = add i64 %add_ln116_145, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_162"/></StgValue>
</operation>

<operation id="3089" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2181 %trunc_ln116_151 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_162, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_151"/></StgValue>
</operation>

<operation id="3090" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2182 %sext_ln116_152 = sext i62 %trunc_ln116_151

]]></Node>
<StgValue><ssdm name="sext_ln116_152"/></StgValue>
</operation>

<operation id="3091" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2183 %output_r_addr_154 = getelementptr i32 %output_r, i64 %sext_ln116_152

]]></Node>
<StgValue><ssdm name="output_r_addr_154"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="3092" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:425 %add_ln116_448 = add i12 %phi_mul_load, i12 142

]]></Node>
<StgValue><ssdm name="add_ln116_448"/></StgValue>
</operation>

<operation id="3093" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:426 %zext_ln116_193 = zext i12 %add_ln116_448

]]></Node>
<StgValue><ssdm name="zext_ln116_193"/></StgValue>
</operation>

<operation id="3094" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:427 %input_fm_buffer_1_addr_142 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_193

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_142"/></StgValue>
</operation>

<operation id="3095" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2106 %bitcast_ln116_142 = bitcast i32 %output_r_addr_144_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_142"/></StgValue>
</operation>

<operation id="3096" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2107 %store_ln116 = store i32 %bitcast_ln116_142, i12 %input_fm_buffer_1_addr_142

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3097" st_id="154" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2113 %output_r_addr_145_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_145

]]></Node>
<StgValue><ssdm name="output_r_addr_145_read"/></StgValue>
</operation>

<operation id="3098" st_id="154" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2120 %output_r_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_144_req"/></StgValue>
</operation>

<operation id="3099" st_id="154" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2128 %output_r_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_145_req"/></StgValue>
</operation>

<operation id="3100" st_id="154" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2136 %output_r_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_146_req"/></StgValue>
</operation>

<operation id="3101" st_id="154" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2144 %output_r_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_147_req"/></StgValue>
</operation>

<operation id="3102" st_id="154" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2152 %output_r_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_148_req"/></StgValue>
</operation>

<operation id="3103" st_id="154" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2160 %output_r_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_149_req"/></StgValue>
</operation>

<operation id="3104" st_id="154" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2168 %output_r_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_150_req"/></StgValue>
</operation>

<operation id="3105" st_id="154" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2176 %output_r_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_151_req"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="3106" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:428 %add_ln116_449 = add i12 %phi_mul_load, i12 143

]]></Node>
<StgValue><ssdm name="add_ln116_449"/></StgValue>
</operation>

<operation id="3107" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:429 %zext_ln116_194 = zext i12 %add_ln116_449

]]></Node>
<StgValue><ssdm name="zext_ln116_194"/></StgValue>
</operation>

<operation id="3108" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:430 %input_fm_buffer_1_addr_143 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_194

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_143"/></StgValue>
</operation>

<operation id="3109" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2114 %bitcast_ln116_143 = bitcast i32 %output_r_addr_145_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_143"/></StgValue>
</operation>

<operation id="3110" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2115 %store_ln116 = store i32 %bitcast_ln116_143, i12 %input_fm_buffer_1_addr_143

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3111" st_id="155" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2121 %output_r_addr_146_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_146

]]></Node>
<StgValue><ssdm name="output_r_addr_146_read"/></StgValue>
</operation>

<operation id="3112" st_id="155" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2128 %output_r_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_145_req"/></StgValue>
</operation>

<operation id="3113" st_id="155" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2136 %output_r_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_146_req"/></StgValue>
</operation>

<operation id="3114" st_id="155" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2144 %output_r_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_147_req"/></StgValue>
</operation>

<operation id="3115" st_id="155" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2152 %output_r_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_148_req"/></StgValue>
</operation>

<operation id="3116" st_id="155" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2160 %output_r_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_149_req"/></StgValue>
</operation>

<operation id="3117" st_id="155" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2168 %output_r_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_150_req"/></StgValue>
</operation>

<operation id="3118" st_id="155" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2176 %output_r_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_151_req"/></StgValue>
</operation>

<operation id="3119" st_id="155" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2184 %output_r_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_152_req"/></StgValue>
</operation>

<operation id="3120" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:2188 %shl_ln116_34 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_8_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_34"/></StgValue>
</operation>

<operation id="3121" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:2189 %shl_ln116_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_8_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_35"/></StgValue>
</operation>

<operation id="3122" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:2190 %zext_ln116_36 = zext i10 %shl_ln116_35

]]></Node>
<StgValue><ssdm name="zext_ln116_36"/></StgValue>
</operation>

<operation id="3123" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:2191 %sub_ln116_9 = sub i18 %shl_ln116_34, i18 %zext_ln116_36

]]></Node>
<StgValue><ssdm name="sub_ln116_9"/></StgValue>
</operation>

<operation id="3124" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:2192 %zext_ln116_37 = zext i18 %sub_ln116_9

]]></Node>
<StgValue><ssdm name="zext_ln116_37"/></StgValue>
</operation>

<operation id="3125" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2193 %add_ln116_163 = add i64 %add_ln116, i64 %zext_ln116_37

]]></Node>
<StgValue><ssdm name="add_ln116_163"/></StgValue>
</operation>

<operation id="3126" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2194 %add_ln116_164 = add i64 %add_ln116_163, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_164"/></StgValue>
</operation>

<operation id="3127" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2195 %trunc_ln116_152 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_164, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_152"/></StgValue>
</operation>

<operation id="3128" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2196 %sext_ln116_153 = sext i62 %trunc_ln116_152

]]></Node>
<StgValue><ssdm name="sext_ln116_153"/></StgValue>
</operation>

<operation id="3129" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2197 %output_r_addr_155 = getelementptr i32 %output_r, i64 %sext_ln116_153

]]></Node>
<StgValue><ssdm name="output_r_addr_155"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="3130" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:431 %add_ln116_450 = add i12 %phi_mul_load, i12 144

]]></Node>
<StgValue><ssdm name="add_ln116_450"/></StgValue>
</operation>

<operation id="3131" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:432 %zext_ln116_195 = zext i12 %add_ln116_450

]]></Node>
<StgValue><ssdm name="zext_ln116_195"/></StgValue>
</operation>

<operation id="3132" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:433 %input_fm_buffer_1_addr_144 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_195

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_144"/></StgValue>
</operation>

<operation id="3133" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2122 %bitcast_ln116_144 = bitcast i32 %output_r_addr_146_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_144"/></StgValue>
</operation>

<operation id="3134" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2123 %store_ln116 = store i32 %bitcast_ln116_144, i12 %input_fm_buffer_1_addr_144

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3135" st_id="156" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2129 %output_r_addr_147_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_147

]]></Node>
<StgValue><ssdm name="output_r_addr_147_read"/></StgValue>
</operation>

<operation id="3136" st_id="156" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2136 %output_r_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_146_req"/></StgValue>
</operation>

<operation id="3137" st_id="156" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2144 %output_r_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_147_req"/></StgValue>
</operation>

<operation id="3138" st_id="156" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2152 %output_r_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_148_req"/></StgValue>
</operation>

<operation id="3139" st_id="156" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2160 %output_r_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_149_req"/></StgValue>
</operation>

<operation id="3140" st_id="156" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2168 %output_r_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_150_req"/></StgValue>
</operation>

<operation id="3141" st_id="156" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2176 %output_r_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_151_req"/></StgValue>
</operation>

<operation id="3142" st_id="156" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2184 %output_r_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_152_req"/></StgValue>
</operation>

<operation id="3143" st_id="156" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2198 %output_r_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_153_req"/></StgValue>
</operation>

<operation id="3144" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2202 %add_ln116_165 = add i64 %add_ln116_163, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_165"/></StgValue>
</operation>

<operation id="3145" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2203 %trunc_ln116_153 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_165, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_153"/></StgValue>
</operation>

<operation id="3146" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2204 %sext_ln116_154 = sext i62 %trunc_ln116_153

]]></Node>
<StgValue><ssdm name="sext_ln116_154"/></StgValue>
</operation>

<operation id="3147" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2205 %output_r_addr_156 = getelementptr i32 %output_r, i64 %sext_ln116_154

]]></Node>
<StgValue><ssdm name="output_r_addr_156"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="3148" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:434 %add_ln116_451 = add i12 %phi_mul_load, i12 145

]]></Node>
<StgValue><ssdm name="add_ln116_451"/></StgValue>
</operation>

<operation id="3149" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:435 %zext_ln116_196 = zext i12 %add_ln116_451

]]></Node>
<StgValue><ssdm name="zext_ln116_196"/></StgValue>
</operation>

<operation id="3150" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:436 %input_fm_buffer_1_addr_145 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_196

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_145"/></StgValue>
</operation>

<operation id="3151" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2130 %bitcast_ln116_145 = bitcast i32 %output_r_addr_147_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_145"/></StgValue>
</operation>

<operation id="3152" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2131 %store_ln116 = store i32 %bitcast_ln116_145, i12 %input_fm_buffer_1_addr_145

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3153" st_id="157" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2137 %output_r_addr_148_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_148

]]></Node>
<StgValue><ssdm name="output_r_addr_148_read"/></StgValue>
</operation>

<operation id="3154" st_id="157" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2144 %output_r_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_147_req"/></StgValue>
</operation>

<operation id="3155" st_id="157" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2152 %output_r_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_148_req"/></StgValue>
</operation>

<operation id="3156" st_id="157" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2160 %output_r_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_149_req"/></StgValue>
</operation>

<operation id="3157" st_id="157" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2168 %output_r_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_150_req"/></StgValue>
</operation>

<operation id="3158" st_id="157" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2176 %output_r_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_151_req"/></StgValue>
</operation>

<operation id="3159" st_id="157" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2184 %output_r_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_152_req"/></StgValue>
</operation>

<operation id="3160" st_id="157" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2198 %output_r_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_153_req"/></StgValue>
</operation>

<operation id="3161" st_id="157" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2206 %output_r_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_154_req"/></StgValue>
</operation>

<operation id="3162" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2210 %add_ln116_166 = add i64 %add_ln116_163, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_166"/></StgValue>
</operation>

<operation id="3163" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2211 %trunc_ln116_154 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_166, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_154"/></StgValue>
</operation>

<operation id="3164" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2212 %sext_ln116_155 = sext i62 %trunc_ln116_154

]]></Node>
<StgValue><ssdm name="sext_ln116_155"/></StgValue>
</operation>

<operation id="3165" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2213 %output_r_addr_157 = getelementptr i32 %output_r, i64 %sext_ln116_155

]]></Node>
<StgValue><ssdm name="output_r_addr_157"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="3166" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:437 %add_ln116_452 = add i12 %phi_mul_load, i12 146

]]></Node>
<StgValue><ssdm name="add_ln116_452"/></StgValue>
</operation>

<operation id="3167" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:438 %zext_ln116_197 = zext i12 %add_ln116_452

]]></Node>
<StgValue><ssdm name="zext_ln116_197"/></StgValue>
</operation>

<operation id="3168" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:439 %input_fm_buffer_1_addr_146 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_197

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_146"/></StgValue>
</operation>

<operation id="3169" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2138 %bitcast_ln116_146 = bitcast i32 %output_r_addr_148_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_146"/></StgValue>
</operation>

<operation id="3170" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2139 %store_ln116 = store i32 %bitcast_ln116_146, i12 %input_fm_buffer_1_addr_146

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3171" st_id="158" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2145 %output_r_addr_149_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_149

]]></Node>
<StgValue><ssdm name="output_r_addr_149_read"/></StgValue>
</operation>

<operation id="3172" st_id="158" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2152 %output_r_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_148_req"/></StgValue>
</operation>

<operation id="3173" st_id="158" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2160 %output_r_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_149_req"/></StgValue>
</operation>

<operation id="3174" st_id="158" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2168 %output_r_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_150_req"/></StgValue>
</operation>

<operation id="3175" st_id="158" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2176 %output_r_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_151_req"/></StgValue>
</operation>

<operation id="3176" st_id="158" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2184 %output_r_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_152_req"/></StgValue>
</operation>

<operation id="3177" st_id="158" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2198 %output_r_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_153_req"/></StgValue>
</operation>

<operation id="3178" st_id="158" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2206 %output_r_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_154_req"/></StgValue>
</operation>

<operation id="3179" st_id="158" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2214 %output_r_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_155_req"/></StgValue>
</operation>

<operation id="3180" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2218 %add_ln116_167 = add i64 %add_ln116_163, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_167"/></StgValue>
</operation>

<operation id="3181" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2219 %trunc_ln116_155 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_167, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_155"/></StgValue>
</operation>

<operation id="3182" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2220 %sext_ln116_156 = sext i62 %trunc_ln116_155

]]></Node>
<StgValue><ssdm name="sext_ln116_156"/></StgValue>
</operation>

<operation id="3183" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2221 %output_r_addr_158 = getelementptr i32 %output_r, i64 %sext_ln116_156

]]></Node>
<StgValue><ssdm name="output_r_addr_158"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="3184" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:440 %add_ln116_453 = add i12 %phi_mul_load, i12 147

]]></Node>
<StgValue><ssdm name="add_ln116_453"/></StgValue>
</operation>

<operation id="3185" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:441 %zext_ln116_198 = zext i12 %add_ln116_453

]]></Node>
<StgValue><ssdm name="zext_ln116_198"/></StgValue>
</operation>

<operation id="3186" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:442 %input_fm_buffer_1_addr_147 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_198

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_147"/></StgValue>
</operation>

<operation id="3187" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2146 %bitcast_ln116_147 = bitcast i32 %output_r_addr_149_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_147"/></StgValue>
</operation>

<operation id="3188" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2147 %store_ln116 = store i32 %bitcast_ln116_147, i12 %input_fm_buffer_1_addr_147

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3189" st_id="159" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2153 %output_r_addr_150_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_150

]]></Node>
<StgValue><ssdm name="output_r_addr_150_read"/></StgValue>
</operation>

<operation id="3190" st_id="159" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2160 %output_r_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_149_req"/></StgValue>
</operation>

<operation id="3191" st_id="159" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2168 %output_r_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_150_req"/></StgValue>
</operation>

<operation id="3192" st_id="159" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2176 %output_r_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_151_req"/></StgValue>
</operation>

<operation id="3193" st_id="159" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2184 %output_r_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_152_req"/></StgValue>
</operation>

<operation id="3194" st_id="159" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2198 %output_r_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_153_req"/></StgValue>
</operation>

<operation id="3195" st_id="159" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2206 %output_r_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_154_req"/></StgValue>
</operation>

<operation id="3196" st_id="159" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2214 %output_r_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_155_req"/></StgValue>
</operation>

<operation id="3197" st_id="159" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2222 %output_r_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_156_req"/></StgValue>
</operation>

<operation id="3198" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2226 %add_ln116_168 = add i64 %add_ln116_163, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_168"/></StgValue>
</operation>

<operation id="3199" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2227 %trunc_ln116_156 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_168, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_156"/></StgValue>
</operation>

<operation id="3200" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2228 %sext_ln116_157 = sext i62 %trunc_ln116_156

]]></Node>
<StgValue><ssdm name="sext_ln116_157"/></StgValue>
</operation>

<operation id="3201" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2229 %output_r_addr_159 = getelementptr i32 %output_r, i64 %sext_ln116_157

]]></Node>
<StgValue><ssdm name="output_r_addr_159"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="3202" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:443 %add_ln116_454 = add i12 %phi_mul_load, i12 148

]]></Node>
<StgValue><ssdm name="add_ln116_454"/></StgValue>
</operation>

<operation id="3203" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:444 %zext_ln116_199 = zext i12 %add_ln116_454

]]></Node>
<StgValue><ssdm name="zext_ln116_199"/></StgValue>
</operation>

<operation id="3204" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:445 %input_fm_buffer_1_addr_148 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_199

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_148"/></StgValue>
</operation>

<operation id="3205" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2154 %bitcast_ln116_148 = bitcast i32 %output_r_addr_150_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_148"/></StgValue>
</operation>

<operation id="3206" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2155 %store_ln116 = store i32 %bitcast_ln116_148, i12 %input_fm_buffer_1_addr_148

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3207" st_id="160" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2161 %output_r_addr_151_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_151

]]></Node>
<StgValue><ssdm name="output_r_addr_151_read"/></StgValue>
</operation>

<operation id="3208" st_id="160" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2168 %output_r_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_150_req"/></StgValue>
</operation>

<operation id="3209" st_id="160" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2176 %output_r_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_151_req"/></StgValue>
</operation>

<operation id="3210" st_id="160" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2184 %output_r_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_152_req"/></StgValue>
</operation>

<operation id="3211" st_id="160" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2198 %output_r_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_153_req"/></StgValue>
</operation>

<operation id="3212" st_id="160" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2206 %output_r_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_154_req"/></StgValue>
</operation>

<operation id="3213" st_id="160" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2214 %output_r_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_155_req"/></StgValue>
</operation>

<operation id="3214" st_id="160" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2222 %output_r_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_156_req"/></StgValue>
</operation>

<operation id="3215" st_id="160" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2230 %output_r_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_157_req"/></StgValue>
</operation>

<operation id="3216" st_id="160" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2234 %add_ln116_169 = add i64 %add_ln116_163, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_169"/></StgValue>
</operation>

<operation id="3217" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2235 %trunc_ln116_157 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_169, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_157"/></StgValue>
</operation>

<operation id="3218" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2236 %sext_ln116_158 = sext i62 %trunc_ln116_157

]]></Node>
<StgValue><ssdm name="sext_ln116_158"/></StgValue>
</operation>

<operation id="3219" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2237 %output_r_addr_160 = getelementptr i32 %output_r, i64 %sext_ln116_158

]]></Node>
<StgValue><ssdm name="output_r_addr_160"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="3220" st_id="161" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:446 %add_ln116_455 = add i12 %phi_mul_load, i12 149

]]></Node>
<StgValue><ssdm name="add_ln116_455"/></StgValue>
</operation>

<operation id="3221" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:447 %zext_ln116_200 = zext i12 %add_ln116_455

]]></Node>
<StgValue><ssdm name="zext_ln116_200"/></StgValue>
</operation>

<operation id="3222" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:448 %input_fm_buffer_1_addr_149 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_200

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_149"/></StgValue>
</operation>

<operation id="3223" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2162 %bitcast_ln116_149 = bitcast i32 %output_r_addr_151_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_149"/></StgValue>
</operation>

<operation id="3224" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2163 %store_ln116 = store i32 %bitcast_ln116_149, i12 %input_fm_buffer_1_addr_149

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3225" st_id="161" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2169 %output_r_addr_152_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_152

]]></Node>
<StgValue><ssdm name="output_r_addr_152_read"/></StgValue>
</operation>

<operation id="3226" st_id="161" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2176 %output_r_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_151_req"/></StgValue>
</operation>

<operation id="3227" st_id="161" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2184 %output_r_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_152_req"/></StgValue>
</operation>

<operation id="3228" st_id="161" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2198 %output_r_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_153_req"/></StgValue>
</operation>

<operation id="3229" st_id="161" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2206 %output_r_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_154_req"/></StgValue>
</operation>

<operation id="3230" st_id="161" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2214 %output_r_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_155_req"/></StgValue>
</operation>

<operation id="3231" st_id="161" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2222 %output_r_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_156_req"/></StgValue>
</operation>

<operation id="3232" st_id="161" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2230 %output_r_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_157_req"/></StgValue>
</operation>

<operation id="3233" st_id="161" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2238 %output_r_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_158_req"/></StgValue>
</operation>

<operation id="3234" st_id="161" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2242 %add_ln116_170 = add i64 %add_ln116_163, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_170"/></StgValue>
</operation>

<operation id="3235" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2243 %trunc_ln116_158 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_170, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_158"/></StgValue>
</operation>

<operation id="3236" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2244 %sext_ln116_159 = sext i62 %trunc_ln116_158

]]></Node>
<StgValue><ssdm name="sext_ln116_159"/></StgValue>
</operation>

<operation id="3237" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2245 %output_r_addr_161 = getelementptr i32 %output_r, i64 %sext_ln116_159

]]></Node>
<StgValue><ssdm name="output_r_addr_161"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="3238" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:449 %add_ln116_456 = add i12 %phi_mul_load, i12 150

]]></Node>
<StgValue><ssdm name="add_ln116_456"/></StgValue>
</operation>

<operation id="3239" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:450 %zext_ln116_201 = zext i12 %add_ln116_456

]]></Node>
<StgValue><ssdm name="zext_ln116_201"/></StgValue>
</operation>

<operation id="3240" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:451 %input_fm_buffer_1_addr_150 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_201

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_150"/></StgValue>
</operation>

<operation id="3241" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2170 %bitcast_ln116_150 = bitcast i32 %output_r_addr_152_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_150"/></StgValue>
</operation>

<operation id="3242" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2171 %store_ln116 = store i32 %bitcast_ln116_150, i12 %input_fm_buffer_1_addr_150

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3243" st_id="162" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2177 %output_r_addr_153_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_153

]]></Node>
<StgValue><ssdm name="output_r_addr_153_read"/></StgValue>
</operation>

<operation id="3244" st_id="162" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2184 %output_r_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_152_req"/></StgValue>
</operation>

<operation id="3245" st_id="162" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2198 %output_r_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_153_req"/></StgValue>
</operation>

<operation id="3246" st_id="162" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2206 %output_r_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_154_req"/></StgValue>
</operation>

<operation id="3247" st_id="162" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2214 %output_r_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_155_req"/></StgValue>
</operation>

<operation id="3248" st_id="162" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2222 %output_r_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_156_req"/></StgValue>
</operation>

<operation id="3249" st_id="162" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2230 %output_r_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_157_req"/></StgValue>
</operation>

<operation id="3250" st_id="162" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2238 %output_r_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_158_req"/></StgValue>
</operation>

<operation id="3251" st_id="162" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2246 %output_r_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_159_req"/></StgValue>
</operation>

<operation id="3252" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2250 %add_ln116_171 = add i64 %add_ln116_163, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_171"/></StgValue>
</operation>

<operation id="3253" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2251 %trunc_ln116_159 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_171, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_159"/></StgValue>
</operation>

<operation id="3254" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2252 %sext_ln116_160 = sext i62 %trunc_ln116_159

]]></Node>
<StgValue><ssdm name="sext_ln116_160"/></StgValue>
</operation>

<operation id="3255" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2253 %output_r_addr_162 = getelementptr i32 %output_r, i64 %sext_ln116_160

]]></Node>
<StgValue><ssdm name="output_r_addr_162"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="3256" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:452 %add_ln116_457 = add i12 %phi_mul_load, i12 151

]]></Node>
<StgValue><ssdm name="add_ln116_457"/></StgValue>
</operation>

<operation id="3257" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:453 %zext_ln116_202 = zext i12 %add_ln116_457

]]></Node>
<StgValue><ssdm name="zext_ln116_202"/></StgValue>
</operation>

<operation id="3258" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:454 %input_fm_buffer_1_addr_151 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_202

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_151"/></StgValue>
</operation>

<operation id="3259" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2178 %bitcast_ln116_151 = bitcast i32 %output_r_addr_153_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_151"/></StgValue>
</operation>

<operation id="3260" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2179 %store_ln116 = store i32 %bitcast_ln116_151, i12 %input_fm_buffer_1_addr_151

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3261" st_id="163" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2185 %output_r_addr_154_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_154

]]></Node>
<StgValue><ssdm name="output_r_addr_154_read"/></StgValue>
</operation>

<operation id="3262" st_id="163" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2198 %output_r_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_153_req"/></StgValue>
</operation>

<operation id="3263" st_id="163" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2206 %output_r_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_154_req"/></StgValue>
</operation>

<operation id="3264" st_id="163" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2214 %output_r_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_155_req"/></StgValue>
</operation>

<operation id="3265" st_id="163" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2222 %output_r_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_156_req"/></StgValue>
</operation>

<operation id="3266" st_id="163" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2230 %output_r_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_157_req"/></StgValue>
</operation>

<operation id="3267" st_id="163" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2238 %output_r_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_158_req"/></StgValue>
</operation>

<operation id="3268" st_id="163" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2246 %output_r_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_159_req"/></StgValue>
</operation>

<operation id="3269" st_id="163" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2254 %output_r_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_160_req"/></StgValue>
</operation>

<operation id="3270" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2258 %add_ln116_172 = add i64 %add_ln116_163, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_172"/></StgValue>
</operation>

<operation id="3271" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2259 %trunc_ln116_160 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_172, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_160"/></StgValue>
</operation>

<operation id="3272" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2260 %sext_ln116_161 = sext i62 %trunc_ln116_160

]]></Node>
<StgValue><ssdm name="sext_ln116_161"/></StgValue>
</operation>

<operation id="3273" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2261 %output_r_addr_163 = getelementptr i32 %output_r, i64 %sext_ln116_161

]]></Node>
<StgValue><ssdm name="output_r_addr_163"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="3274" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:455 %add_ln116_458 = add i12 %phi_mul_load, i12 152

]]></Node>
<StgValue><ssdm name="add_ln116_458"/></StgValue>
</operation>

<operation id="3275" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:456 %zext_ln116_203 = zext i12 %add_ln116_458

]]></Node>
<StgValue><ssdm name="zext_ln116_203"/></StgValue>
</operation>

<operation id="3276" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:457 %input_fm_buffer_1_addr_152 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_203

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_152"/></StgValue>
</operation>

<operation id="3277" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2186 %bitcast_ln116_152 = bitcast i32 %output_r_addr_154_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_152"/></StgValue>
</operation>

<operation id="3278" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2187 %store_ln116 = store i32 %bitcast_ln116_152, i12 %input_fm_buffer_1_addr_152

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3279" st_id="164" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2199 %output_r_addr_155_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_155

]]></Node>
<StgValue><ssdm name="output_r_addr_155_read"/></StgValue>
</operation>

<operation id="3280" st_id="164" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2206 %output_r_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_154_req"/></StgValue>
</operation>

<operation id="3281" st_id="164" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2214 %output_r_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_155_req"/></StgValue>
</operation>

<operation id="3282" st_id="164" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2222 %output_r_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_156_req"/></StgValue>
</operation>

<operation id="3283" st_id="164" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2230 %output_r_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_157_req"/></StgValue>
</operation>

<operation id="3284" st_id="164" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2238 %output_r_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_158_req"/></StgValue>
</operation>

<operation id="3285" st_id="164" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2246 %output_r_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_159_req"/></StgValue>
</operation>

<operation id="3286" st_id="164" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2254 %output_r_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_160_req"/></StgValue>
</operation>

<operation id="3287" st_id="164" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2262 %output_r_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_161_req"/></StgValue>
</operation>

<operation id="3288" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2266 %add_ln116_173 = add i64 %add_ln116_163, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_173"/></StgValue>
</operation>

<operation id="3289" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2267 %trunc_ln116_161 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_173, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_161"/></StgValue>
</operation>

<operation id="3290" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2268 %sext_ln116_162 = sext i62 %trunc_ln116_161

]]></Node>
<StgValue><ssdm name="sext_ln116_162"/></StgValue>
</operation>

<operation id="3291" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2269 %output_r_addr_164 = getelementptr i32 %output_r, i64 %sext_ln116_162

]]></Node>
<StgValue><ssdm name="output_r_addr_164"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="3292" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:458 %add_ln116_459 = add i12 %phi_mul_load, i12 153

]]></Node>
<StgValue><ssdm name="add_ln116_459"/></StgValue>
</operation>

<operation id="3293" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:459 %zext_ln116_204 = zext i12 %add_ln116_459

]]></Node>
<StgValue><ssdm name="zext_ln116_204"/></StgValue>
</operation>

<operation id="3294" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:460 %input_fm_buffer_1_addr_153 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_204

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_153"/></StgValue>
</operation>

<operation id="3295" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2200 %bitcast_ln116_153 = bitcast i32 %output_r_addr_155_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_153"/></StgValue>
</operation>

<operation id="3296" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2201 %store_ln116 = store i32 %bitcast_ln116_153, i12 %input_fm_buffer_1_addr_153

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3297" st_id="165" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2207 %output_r_addr_156_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_156

]]></Node>
<StgValue><ssdm name="output_r_addr_156_read"/></StgValue>
</operation>

<operation id="3298" st_id="165" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2214 %output_r_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_155_req"/></StgValue>
</operation>

<operation id="3299" st_id="165" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2222 %output_r_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_156_req"/></StgValue>
</operation>

<operation id="3300" st_id="165" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2230 %output_r_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_157_req"/></StgValue>
</operation>

<operation id="3301" st_id="165" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2238 %output_r_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_158_req"/></StgValue>
</operation>

<operation id="3302" st_id="165" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2246 %output_r_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_159_req"/></StgValue>
</operation>

<operation id="3303" st_id="165" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2254 %output_r_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_160_req"/></StgValue>
</operation>

<operation id="3304" st_id="165" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2262 %output_r_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_161_req"/></StgValue>
</operation>

<operation id="3305" st_id="165" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2270 %output_r_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_162_req"/></StgValue>
</operation>

<operation id="3306" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2274 %add_ln116_174 = add i64 %add_ln116_163, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_174"/></StgValue>
</operation>

<operation id="3307" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2275 %trunc_ln116_162 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_174, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_162"/></StgValue>
</operation>

<operation id="3308" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2276 %sext_ln116_163 = sext i62 %trunc_ln116_162

]]></Node>
<StgValue><ssdm name="sext_ln116_163"/></StgValue>
</operation>

<operation id="3309" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2277 %output_r_addr_165 = getelementptr i32 %output_r, i64 %sext_ln116_163

]]></Node>
<StgValue><ssdm name="output_r_addr_165"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="3310" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:461 %add_ln116_460 = add i12 %phi_mul_load, i12 154

]]></Node>
<StgValue><ssdm name="add_ln116_460"/></StgValue>
</operation>

<operation id="3311" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:462 %zext_ln116_205 = zext i12 %add_ln116_460

]]></Node>
<StgValue><ssdm name="zext_ln116_205"/></StgValue>
</operation>

<operation id="3312" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:463 %input_fm_buffer_1_addr_154 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_205

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_154"/></StgValue>
</operation>

<operation id="3313" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2208 %bitcast_ln116_154 = bitcast i32 %output_r_addr_156_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_154"/></StgValue>
</operation>

<operation id="3314" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2209 %store_ln116 = store i32 %bitcast_ln116_154, i12 %input_fm_buffer_1_addr_154

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3315" st_id="166" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2215 %output_r_addr_157_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_157

]]></Node>
<StgValue><ssdm name="output_r_addr_157_read"/></StgValue>
</operation>

<operation id="3316" st_id="166" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2222 %output_r_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_158, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_156_req"/></StgValue>
</operation>

<operation id="3317" st_id="166" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2230 %output_r_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_157_req"/></StgValue>
</operation>

<operation id="3318" st_id="166" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2238 %output_r_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_158_req"/></StgValue>
</operation>

<operation id="3319" st_id="166" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2246 %output_r_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_159_req"/></StgValue>
</operation>

<operation id="3320" st_id="166" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2254 %output_r_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_160_req"/></StgValue>
</operation>

<operation id="3321" st_id="166" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2262 %output_r_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_161_req"/></StgValue>
</operation>

<operation id="3322" st_id="166" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2270 %output_r_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_162_req"/></StgValue>
</operation>

<operation id="3323" st_id="166" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2278 %output_r_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_163_req"/></StgValue>
</operation>

<operation id="3324" st_id="166" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2282 %add_ln116_175 = add i64 %add_ln116_163, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_175"/></StgValue>
</operation>

<operation id="3325" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2283 %trunc_ln116_163 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_175, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_163"/></StgValue>
</operation>

<operation id="3326" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2284 %sext_ln116_164 = sext i62 %trunc_ln116_163

]]></Node>
<StgValue><ssdm name="sext_ln116_164"/></StgValue>
</operation>

<operation id="3327" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2285 %output_r_addr_166 = getelementptr i32 %output_r, i64 %sext_ln116_164

]]></Node>
<StgValue><ssdm name="output_r_addr_166"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="3328" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:464 %add_ln116_461 = add i12 %phi_mul_load, i12 155

]]></Node>
<StgValue><ssdm name="add_ln116_461"/></StgValue>
</operation>

<operation id="3329" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:465 %zext_ln116_206 = zext i12 %add_ln116_461

]]></Node>
<StgValue><ssdm name="zext_ln116_206"/></StgValue>
</operation>

<operation id="3330" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:466 %input_fm_buffer_1_addr_155 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_206

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_155"/></StgValue>
</operation>

<operation id="3331" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2216 %bitcast_ln116_155 = bitcast i32 %output_r_addr_157_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_155"/></StgValue>
</operation>

<operation id="3332" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2217 %store_ln116 = store i32 %bitcast_ln116_155, i12 %input_fm_buffer_1_addr_155

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3333" st_id="167" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2223 %output_r_addr_158_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_158

]]></Node>
<StgValue><ssdm name="output_r_addr_158_read"/></StgValue>
</operation>

<operation id="3334" st_id="167" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2230 %output_r_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_159, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_157_req"/></StgValue>
</operation>

<operation id="3335" st_id="167" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2238 %output_r_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_158_req"/></StgValue>
</operation>

<operation id="3336" st_id="167" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2246 %output_r_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_159_req"/></StgValue>
</operation>

<operation id="3337" st_id="167" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2254 %output_r_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_160_req"/></StgValue>
</operation>

<operation id="3338" st_id="167" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2262 %output_r_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_161_req"/></StgValue>
</operation>

<operation id="3339" st_id="167" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2270 %output_r_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_162_req"/></StgValue>
</operation>

<operation id="3340" st_id="167" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2278 %output_r_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_163_req"/></StgValue>
</operation>

<operation id="3341" st_id="167" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2286 %output_r_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_164_req"/></StgValue>
</operation>

<operation id="3342" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2290 %add_ln116_176 = add i64 %add_ln116_163, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_176"/></StgValue>
</operation>

<operation id="3343" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2291 %trunc_ln116_164 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_176, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_164"/></StgValue>
</operation>

<operation id="3344" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2292 %sext_ln116_165 = sext i62 %trunc_ln116_164

]]></Node>
<StgValue><ssdm name="sext_ln116_165"/></StgValue>
</operation>

<operation id="3345" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2293 %output_r_addr_167 = getelementptr i32 %output_r, i64 %sext_ln116_165

]]></Node>
<StgValue><ssdm name="output_r_addr_167"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="3346" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:467 %add_ln116_462 = add i12 %phi_mul_load, i12 156

]]></Node>
<StgValue><ssdm name="add_ln116_462"/></StgValue>
</operation>

<operation id="3347" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:468 %zext_ln116_207 = zext i12 %add_ln116_462

]]></Node>
<StgValue><ssdm name="zext_ln116_207"/></StgValue>
</operation>

<operation id="3348" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:469 %input_fm_buffer_1_addr_156 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_207

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_156"/></StgValue>
</operation>

<operation id="3349" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2224 %bitcast_ln116_156 = bitcast i32 %output_r_addr_158_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_156"/></StgValue>
</operation>

<operation id="3350" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2225 %store_ln116 = store i32 %bitcast_ln116_156, i12 %input_fm_buffer_1_addr_156

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3351" st_id="168" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2231 %output_r_addr_159_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_159

]]></Node>
<StgValue><ssdm name="output_r_addr_159_read"/></StgValue>
</operation>

<operation id="3352" st_id="168" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2238 %output_r_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_160, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_158_req"/></StgValue>
</operation>

<operation id="3353" st_id="168" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2246 %output_r_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_159_req"/></StgValue>
</operation>

<operation id="3354" st_id="168" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2254 %output_r_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_160_req"/></StgValue>
</operation>

<operation id="3355" st_id="168" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2262 %output_r_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_161_req"/></StgValue>
</operation>

<operation id="3356" st_id="168" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2270 %output_r_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_162_req"/></StgValue>
</operation>

<operation id="3357" st_id="168" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2278 %output_r_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_163_req"/></StgValue>
</operation>

<operation id="3358" st_id="168" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2286 %output_r_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_164_req"/></StgValue>
</operation>

<operation id="3359" st_id="168" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2294 %output_r_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_165_req"/></StgValue>
</operation>

<operation id="3360" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2298 %add_ln116_177 = add i64 %add_ln116_163, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_177"/></StgValue>
</operation>

<operation id="3361" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2299 %trunc_ln116_165 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_177, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_165"/></StgValue>
</operation>

<operation id="3362" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2300 %sext_ln116_166 = sext i62 %trunc_ln116_165

]]></Node>
<StgValue><ssdm name="sext_ln116_166"/></StgValue>
</operation>

<operation id="3363" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2301 %output_r_addr_168 = getelementptr i32 %output_r, i64 %sext_ln116_166

]]></Node>
<StgValue><ssdm name="output_r_addr_168"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="3364" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:470 %add_ln116_463 = add i12 %phi_mul_load, i12 157

]]></Node>
<StgValue><ssdm name="add_ln116_463"/></StgValue>
</operation>

<operation id="3365" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:471 %zext_ln116_208 = zext i12 %add_ln116_463

]]></Node>
<StgValue><ssdm name="zext_ln116_208"/></StgValue>
</operation>

<operation id="3366" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:472 %input_fm_buffer_1_addr_157 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_208

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_157"/></StgValue>
</operation>

<operation id="3367" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2232 %bitcast_ln116_157 = bitcast i32 %output_r_addr_159_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_157"/></StgValue>
</operation>

<operation id="3368" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2233 %store_ln116 = store i32 %bitcast_ln116_157, i12 %input_fm_buffer_1_addr_157

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3369" st_id="169" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2239 %output_r_addr_160_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_160

]]></Node>
<StgValue><ssdm name="output_r_addr_160_read"/></StgValue>
</operation>

<operation id="3370" st_id="169" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2246 %output_r_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_161, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_159_req"/></StgValue>
</operation>

<operation id="3371" st_id="169" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2254 %output_r_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_160_req"/></StgValue>
</operation>

<operation id="3372" st_id="169" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2262 %output_r_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_161_req"/></StgValue>
</operation>

<operation id="3373" st_id="169" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2270 %output_r_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_162_req"/></StgValue>
</operation>

<operation id="3374" st_id="169" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2278 %output_r_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_163_req"/></StgValue>
</operation>

<operation id="3375" st_id="169" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2286 %output_r_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_164_req"/></StgValue>
</operation>

<operation id="3376" st_id="169" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2294 %output_r_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_165_req"/></StgValue>
</operation>

<operation id="3377" st_id="169" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2302 %output_r_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_166_req"/></StgValue>
</operation>

<operation id="3378" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2306 %add_ln116_178 = add i64 %add_ln116_163, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_178"/></StgValue>
</operation>

<operation id="3379" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2307 %trunc_ln116_166 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_178, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_166"/></StgValue>
</operation>

<operation id="3380" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2308 %sext_ln116_167 = sext i62 %trunc_ln116_166

]]></Node>
<StgValue><ssdm name="sext_ln116_167"/></StgValue>
</operation>

<operation id="3381" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2309 %output_r_addr_169 = getelementptr i32 %output_r, i64 %sext_ln116_167

]]></Node>
<StgValue><ssdm name="output_r_addr_169"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="3382" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:473 %add_ln116_464 = add i12 %phi_mul_load, i12 158

]]></Node>
<StgValue><ssdm name="add_ln116_464"/></StgValue>
</operation>

<operation id="3383" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:474 %zext_ln116_209 = zext i12 %add_ln116_464

]]></Node>
<StgValue><ssdm name="zext_ln116_209"/></StgValue>
</operation>

<operation id="3384" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:475 %input_fm_buffer_1_addr_158 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_209

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_158"/></StgValue>
</operation>

<operation id="3385" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2240 %bitcast_ln116_158 = bitcast i32 %output_r_addr_160_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_158"/></StgValue>
</operation>

<operation id="3386" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2241 %store_ln116 = store i32 %bitcast_ln116_158, i12 %input_fm_buffer_1_addr_158

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3387" st_id="170" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2247 %output_r_addr_161_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_161

]]></Node>
<StgValue><ssdm name="output_r_addr_161_read"/></StgValue>
</operation>

<operation id="3388" st_id="170" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2254 %output_r_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_162, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_160_req"/></StgValue>
</operation>

<operation id="3389" st_id="170" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2262 %output_r_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_161_req"/></StgValue>
</operation>

<operation id="3390" st_id="170" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2270 %output_r_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_162_req"/></StgValue>
</operation>

<operation id="3391" st_id="170" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2278 %output_r_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_163_req"/></StgValue>
</operation>

<operation id="3392" st_id="170" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2286 %output_r_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_164_req"/></StgValue>
</operation>

<operation id="3393" st_id="170" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2294 %output_r_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_165_req"/></StgValue>
</operation>

<operation id="3394" st_id="170" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2302 %output_r_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_166_req"/></StgValue>
</operation>

<operation id="3395" st_id="170" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2310 %output_r_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_167_req"/></StgValue>
</operation>

<operation id="3396" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2314 %add_ln116_179 = add i64 %add_ln116_163, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_179"/></StgValue>
</operation>

<operation id="3397" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2315 %trunc_ln116_167 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_179, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_167"/></StgValue>
</operation>

<operation id="3398" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2316 %sext_ln116_168 = sext i62 %trunc_ln116_167

]]></Node>
<StgValue><ssdm name="sext_ln116_168"/></StgValue>
</operation>

<operation id="3399" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2317 %output_r_addr_170 = getelementptr i32 %output_r, i64 %sext_ln116_168

]]></Node>
<StgValue><ssdm name="output_r_addr_170"/></StgValue>
</operation>

<operation id="3400" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2322 %add_ln116_180 = add i64 %add_ln116_163, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_180"/></StgValue>
</operation>

<operation id="3401" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2323 %trunc_ln116_168 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_180, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_168"/></StgValue>
</operation>

<operation id="3402" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2324 %sext_ln116_169 = sext i62 %trunc_ln116_168

]]></Node>
<StgValue><ssdm name="sext_ln116_169"/></StgValue>
</operation>

<operation id="3403" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2325 %output_r_addr_171 = getelementptr i32 %output_r, i64 %sext_ln116_169

]]></Node>
<StgValue><ssdm name="output_r_addr_171"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="3404" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:476 %add_ln116_465 = add i12 %phi_mul_load, i12 159

]]></Node>
<StgValue><ssdm name="add_ln116_465"/></StgValue>
</operation>

<operation id="3405" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:477 %zext_ln116_210 = zext i12 %add_ln116_465

]]></Node>
<StgValue><ssdm name="zext_ln116_210"/></StgValue>
</operation>

<operation id="3406" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:478 %input_fm_buffer_1_addr_159 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_210

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_159"/></StgValue>
</operation>

<operation id="3407" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2248 %bitcast_ln116_159 = bitcast i32 %output_r_addr_161_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_159"/></StgValue>
</operation>

<operation id="3408" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2249 %store_ln116 = store i32 %bitcast_ln116_159, i12 %input_fm_buffer_1_addr_159

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3409" st_id="171" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2255 %output_r_addr_162_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_162

]]></Node>
<StgValue><ssdm name="output_r_addr_162_read"/></StgValue>
</operation>

<operation id="3410" st_id="171" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2262 %output_r_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_163, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_161_req"/></StgValue>
</operation>

<operation id="3411" st_id="171" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2270 %output_r_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_162_req"/></StgValue>
</operation>

<operation id="3412" st_id="171" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2278 %output_r_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_163_req"/></StgValue>
</operation>

<operation id="3413" st_id="171" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2286 %output_r_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_164_req"/></StgValue>
</operation>

<operation id="3414" st_id="171" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2294 %output_r_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_165_req"/></StgValue>
</operation>

<operation id="3415" st_id="171" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2302 %output_r_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_166_req"/></StgValue>
</operation>

<operation id="3416" st_id="171" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2310 %output_r_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_167_req"/></StgValue>
</operation>

<operation id="3417" st_id="171" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2318 %output_r_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_168_req"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="3418" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:479 %add_ln116_466 = add i12 %phi_mul_load, i12 160

]]></Node>
<StgValue><ssdm name="add_ln116_466"/></StgValue>
</operation>

<operation id="3419" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:480 %zext_ln116_211 = zext i12 %add_ln116_466

]]></Node>
<StgValue><ssdm name="zext_ln116_211"/></StgValue>
</operation>

<operation id="3420" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:481 %input_fm_buffer_1_addr_160 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_211

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_160"/></StgValue>
</operation>

<operation id="3421" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2256 %bitcast_ln116_160 = bitcast i32 %output_r_addr_162_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_160"/></StgValue>
</operation>

<operation id="3422" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2257 %store_ln116 = store i32 %bitcast_ln116_160, i12 %input_fm_buffer_1_addr_160

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3423" st_id="172" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2263 %output_r_addr_163_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_163

]]></Node>
<StgValue><ssdm name="output_r_addr_163_read"/></StgValue>
</operation>

<operation id="3424" st_id="172" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2270 %output_r_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_164, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_162_req"/></StgValue>
</operation>

<operation id="3425" st_id="172" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2278 %output_r_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_163_req"/></StgValue>
</operation>

<operation id="3426" st_id="172" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2286 %output_r_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_164_req"/></StgValue>
</operation>

<operation id="3427" st_id="172" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2294 %output_r_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_165_req"/></StgValue>
</operation>

<operation id="3428" st_id="172" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2302 %output_r_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_166_req"/></StgValue>
</operation>

<operation id="3429" st_id="172" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2310 %output_r_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_167_req"/></StgValue>
</operation>

<operation id="3430" st_id="172" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2318 %output_r_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_168_req"/></StgValue>
</operation>

<operation id="3431" st_id="172" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2326 %output_r_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_169_req"/></StgValue>
</operation>

<operation id="3432" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:2330 %shl_ln116_36 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_9_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_36"/></StgValue>
</operation>

<operation id="3433" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:2331 %shl_ln116_37 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_9_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_37"/></StgValue>
</operation>

<operation id="3434" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:2332 %zext_ln116_38 = zext i10 %shl_ln116_37

]]></Node>
<StgValue><ssdm name="zext_ln116_38"/></StgValue>
</operation>

<operation id="3435" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:2333 %sub_ln116_10 = sub i18 %shl_ln116_36, i18 %zext_ln116_38

]]></Node>
<StgValue><ssdm name="sub_ln116_10"/></StgValue>
</operation>

<operation id="3436" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:2334 %zext_ln116_39 = zext i18 %sub_ln116_10

]]></Node>
<StgValue><ssdm name="zext_ln116_39"/></StgValue>
</operation>

<operation id="3437" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2335 %add_ln116_181 = add i64 %add_ln116, i64 %zext_ln116_39

]]></Node>
<StgValue><ssdm name="add_ln116_181"/></StgValue>
</operation>

<operation id="3438" st_id="172" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2336 %add_ln116_182 = add i64 %add_ln116_181, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_182"/></StgValue>
</operation>

<operation id="3439" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2337 %trunc_ln116_169 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_182, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_169"/></StgValue>
</operation>

<operation id="3440" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2338 %sext_ln116_170 = sext i62 %trunc_ln116_169

]]></Node>
<StgValue><ssdm name="sext_ln116_170"/></StgValue>
</operation>

<operation id="3441" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2339 %output_r_addr_172 = getelementptr i32 %output_r, i64 %sext_ln116_170

]]></Node>
<StgValue><ssdm name="output_r_addr_172"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="3442" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:482 %add_ln116_467 = add i12 %phi_mul_load, i12 161

]]></Node>
<StgValue><ssdm name="add_ln116_467"/></StgValue>
</operation>

<operation id="3443" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:483 %zext_ln116_212 = zext i12 %add_ln116_467

]]></Node>
<StgValue><ssdm name="zext_ln116_212"/></StgValue>
</operation>

<operation id="3444" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:484 %input_fm_buffer_1_addr_161 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_212

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_161"/></StgValue>
</operation>

<operation id="3445" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2264 %bitcast_ln116_161 = bitcast i32 %output_r_addr_163_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_161"/></StgValue>
</operation>

<operation id="3446" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2265 %store_ln116 = store i32 %bitcast_ln116_161, i12 %input_fm_buffer_1_addr_161

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3447" st_id="173" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2271 %output_r_addr_164_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_164

]]></Node>
<StgValue><ssdm name="output_r_addr_164_read"/></StgValue>
</operation>

<operation id="3448" st_id="173" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2278 %output_r_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_165, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_163_req"/></StgValue>
</operation>

<operation id="3449" st_id="173" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2286 %output_r_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_164_req"/></StgValue>
</operation>

<operation id="3450" st_id="173" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2294 %output_r_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_165_req"/></StgValue>
</operation>

<operation id="3451" st_id="173" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2302 %output_r_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_166_req"/></StgValue>
</operation>

<operation id="3452" st_id="173" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2310 %output_r_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_167_req"/></StgValue>
</operation>

<operation id="3453" st_id="173" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2318 %output_r_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_168_req"/></StgValue>
</operation>

<operation id="3454" st_id="173" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2326 %output_r_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_169_req"/></StgValue>
</operation>

<operation id="3455" st_id="173" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2340 %output_r_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_170_req"/></StgValue>
</operation>

<operation id="3456" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2344 %add_ln116_183 = add i64 %add_ln116_181, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_183"/></StgValue>
</operation>

<operation id="3457" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2345 %trunc_ln116_170 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_183, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_170"/></StgValue>
</operation>

<operation id="3458" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2346 %sext_ln116_171 = sext i62 %trunc_ln116_170

]]></Node>
<StgValue><ssdm name="sext_ln116_171"/></StgValue>
</operation>

<operation id="3459" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2347 %output_r_addr_173 = getelementptr i32 %output_r, i64 %sext_ln116_171

]]></Node>
<StgValue><ssdm name="output_r_addr_173"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="3460" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:485 %add_ln116_468 = add i12 %phi_mul_load, i12 162

]]></Node>
<StgValue><ssdm name="add_ln116_468"/></StgValue>
</operation>

<operation id="3461" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:486 %zext_ln116_213 = zext i12 %add_ln116_468

]]></Node>
<StgValue><ssdm name="zext_ln116_213"/></StgValue>
</operation>

<operation id="3462" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:487 %input_fm_buffer_1_addr_162 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_213

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_162"/></StgValue>
</operation>

<operation id="3463" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2272 %bitcast_ln116_162 = bitcast i32 %output_r_addr_164_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_162"/></StgValue>
</operation>

<operation id="3464" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2273 %store_ln116 = store i32 %bitcast_ln116_162, i12 %input_fm_buffer_1_addr_162

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3465" st_id="174" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2279 %output_r_addr_165_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_165

]]></Node>
<StgValue><ssdm name="output_r_addr_165_read"/></StgValue>
</operation>

<operation id="3466" st_id="174" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2286 %output_r_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_166, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_164_req"/></StgValue>
</operation>

<operation id="3467" st_id="174" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2294 %output_r_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_165_req"/></StgValue>
</operation>

<operation id="3468" st_id="174" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2302 %output_r_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_166_req"/></StgValue>
</operation>

<operation id="3469" st_id="174" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2310 %output_r_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_167_req"/></StgValue>
</operation>

<operation id="3470" st_id="174" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2318 %output_r_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_168_req"/></StgValue>
</operation>

<operation id="3471" st_id="174" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2326 %output_r_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_169_req"/></StgValue>
</operation>

<operation id="3472" st_id="174" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2340 %output_r_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_170_req"/></StgValue>
</operation>

<operation id="3473" st_id="174" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2348 %output_r_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_171_req"/></StgValue>
</operation>

<operation id="3474" st_id="174" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2352 %add_ln116_184 = add i64 %add_ln116_181, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_184"/></StgValue>
</operation>

<operation id="3475" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2353 %trunc_ln116_171 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_184, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_171"/></StgValue>
</operation>

<operation id="3476" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2354 %sext_ln116_172 = sext i62 %trunc_ln116_171

]]></Node>
<StgValue><ssdm name="sext_ln116_172"/></StgValue>
</operation>

<operation id="3477" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2355 %output_r_addr_174 = getelementptr i32 %output_r, i64 %sext_ln116_172

]]></Node>
<StgValue><ssdm name="output_r_addr_174"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="3478" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:488 %add_ln116_469 = add i12 %phi_mul_load, i12 163

]]></Node>
<StgValue><ssdm name="add_ln116_469"/></StgValue>
</operation>

<operation id="3479" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:489 %zext_ln116_214 = zext i12 %add_ln116_469

]]></Node>
<StgValue><ssdm name="zext_ln116_214"/></StgValue>
</operation>

<operation id="3480" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:490 %input_fm_buffer_1_addr_163 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_214

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_163"/></StgValue>
</operation>

<operation id="3481" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2280 %bitcast_ln116_163 = bitcast i32 %output_r_addr_165_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_163"/></StgValue>
</operation>

<operation id="3482" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2281 %store_ln116 = store i32 %bitcast_ln116_163, i12 %input_fm_buffer_1_addr_163

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3483" st_id="175" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2287 %output_r_addr_166_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_166

]]></Node>
<StgValue><ssdm name="output_r_addr_166_read"/></StgValue>
</operation>

<operation id="3484" st_id="175" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2294 %output_r_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_167, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_165_req"/></StgValue>
</operation>

<operation id="3485" st_id="175" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2302 %output_r_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_166_req"/></StgValue>
</operation>

<operation id="3486" st_id="175" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2310 %output_r_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_167_req"/></StgValue>
</operation>

<operation id="3487" st_id="175" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2318 %output_r_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_168_req"/></StgValue>
</operation>

<operation id="3488" st_id="175" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2326 %output_r_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_169_req"/></StgValue>
</operation>

<operation id="3489" st_id="175" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2340 %output_r_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_170_req"/></StgValue>
</operation>

<operation id="3490" st_id="175" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2348 %output_r_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_171_req"/></StgValue>
</operation>

<operation id="3491" st_id="175" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2356 %output_r_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_172_req"/></StgValue>
</operation>

<operation id="3492" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2360 %add_ln116_185 = add i64 %add_ln116_181, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_185"/></StgValue>
</operation>

<operation id="3493" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2361 %trunc_ln116_172 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_185, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_172"/></StgValue>
</operation>

<operation id="3494" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2362 %sext_ln116_173 = sext i62 %trunc_ln116_172

]]></Node>
<StgValue><ssdm name="sext_ln116_173"/></StgValue>
</operation>

<operation id="3495" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2363 %output_r_addr_175 = getelementptr i32 %output_r, i64 %sext_ln116_173

]]></Node>
<StgValue><ssdm name="output_r_addr_175"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="3496" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:491 %add_ln116_470 = add i12 %phi_mul_load, i12 164

]]></Node>
<StgValue><ssdm name="add_ln116_470"/></StgValue>
</operation>

<operation id="3497" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:492 %zext_ln116_215 = zext i12 %add_ln116_470

]]></Node>
<StgValue><ssdm name="zext_ln116_215"/></StgValue>
</operation>

<operation id="3498" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:493 %input_fm_buffer_1_addr_164 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_215

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_164"/></StgValue>
</operation>

<operation id="3499" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2288 %bitcast_ln116_164 = bitcast i32 %output_r_addr_166_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_164"/></StgValue>
</operation>

<operation id="3500" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2289 %store_ln116 = store i32 %bitcast_ln116_164, i12 %input_fm_buffer_1_addr_164

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3501" st_id="176" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2295 %output_r_addr_167_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_167

]]></Node>
<StgValue><ssdm name="output_r_addr_167_read"/></StgValue>
</operation>

<operation id="3502" st_id="176" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2302 %output_r_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_168, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_166_req"/></StgValue>
</operation>

<operation id="3503" st_id="176" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2310 %output_r_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_167_req"/></StgValue>
</operation>

<operation id="3504" st_id="176" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2318 %output_r_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_168_req"/></StgValue>
</operation>

<operation id="3505" st_id="176" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2326 %output_r_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_169_req"/></StgValue>
</operation>

<operation id="3506" st_id="176" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2340 %output_r_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_170_req"/></StgValue>
</operation>

<operation id="3507" st_id="176" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2348 %output_r_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_171_req"/></StgValue>
</operation>

<operation id="3508" st_id="176" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2356 %output_r_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_172_req"/></StgValue>
</operation>

<operation id="3509" st_id="176" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2364 %output_r_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_173_req"/></StgValue>
</operation>

<operation id="3510" st_id="176" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2368 %add_ln116_186 = add i64 %add_ln116_181, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_186"/></StgValue>
</operation>

<operation id="3511" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2369 %trunc_ln116_173 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_186, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_173"/></StgValue>
</operation>

<operation id="3512" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2370 %sext_ln116_174 = sext i62 %trunc_ln116_173

]]></Node>
<StgValue><ssdm name="sext_ln116_174"/></StgValue>
</operation>

<operation id="3513" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2371 %output_r_addr_176 = getelementptr i32 %output_r, i64 %sext_ln116_174

]]></Node>
<StgValue><ssdm name="output_r_addr_176"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="3514" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:494 %add_ln116_471 = add i12 %phi_mul_load, i12 165

]]></Node>
<StgValue><ssdm name="add_ln116_471"/></StgValue>
</operation>

<operation id="3515" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:495 %zext_ln116_216 = zext i12 %add_ln116_471

]]></Node>
<StgValue><ssdm name="zext_ln116_216"/></StgValue>
</operation>

<operation id="3516" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:496 %input_fm_buffer_1_addr_165 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_216

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_165"/></StgValue>
</operation>

<operation id="3517" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2296 %bitcast_ln116_165 = bitcast i32 %output_r_addr_167_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_165"/></StgValue>
</operation>

<operation id="3518" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2297 %store_ln116 = store i32 %bitcast_ln116_165, i12 %input_fm_buffer_1_addr_165

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3519" st_id="177" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2303 %output_r_addr_168_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_168

]]></Node>
<StgValue><ssdm name="output_r_addr_168_read"/></StgValue>
</operation>

<operation id="3520" st_id="177" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2310 %output_r_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_169, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_167_req"/></StgValue>
</operation>

<operation id="3521" st_id="177" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2318 %output_r_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_168_req"/></StgValue>
</operation>

<operation id="3522" st_id="177" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2326 %output_r_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_169_req"/></StgValue>
</operation>

<operation id="3523" st_id="177" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2340 %output_r_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_170_req"/></StgValue>
</operation>

<operation id="3524" st_id="177" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2348 %output_r_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_171_req"/></StgValue>
</operation>

<operation id="3525" st_id="177" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2356 %output_r_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_172_req"/></StgValue>
</operation>

<operation id="3526" st_id="177" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2364 %output_r_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_173_req"/></StgValue>
</operation>

<operation id="3527" st_id="177" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2372 %output_r_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_174_req"/></StgValue>
</operation>

<operation id="3528" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2376 %add_ln116_187 = add i64 %add_ln116_181, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_187"/></StgValue>
</operation>

<operation id="3529" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2377 %trunc_ln116_174 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_187, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_174"/></StgValue>
</operation>

<operation id="3530" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2378 %sext_ln116_175 = sext i62 %trunc_ln116_174

]]></Node>
<StgValue><ssdm name="sext_ln116_175"/></StgValue>
</operation>

<operation id="3531" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2379 %output_r_addr_177 = getelementptr i32 %output_r, i64 %sext_ln116_175

]]></Node>
<StgValue><ssdm name="output_r_addr_177"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="3532" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:497 %add_ln116_472 = add i12 %phi_mul_load, i12 166

]]></Node>
<StgValue><ssdm name="add_ln116_472"/></StgValue>
</operation>

<operation id="3533" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:498 %zext_ln116_217 = zext i12 %add_ln116_472

]]></Node>
<StgValue><ssdm name="zext_ln116_217"/></StgValue>
</operation>

<operation id="3534" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:499 %input_fm_buffer_1_addr_166 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_217

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_166"/></StgValue>
</operation>

<operation id="3535" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2304 %bitcast_ln116_166 = bitcast i32 %output_r_addr_168_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_166"/></StgValue>
</operation>

<operation id="3536" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2305 %store_ln116 = store i32 %bitcast_ln116_166, i12 %input_fm_buffer_1_addr_166

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3537" st_id="178" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2311 %output_r_addr_169_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_169

]]></Node>
<StgValue><ssdm name="output_r_addr_169_read"/></StgValue>
</operation>

<operation id="3538" st_id="178" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2318 %output_r_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_170, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_168_req"/></StgValue>
</operation>

<operation id="3539" st_id="178" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2326 %output_r_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_169_req"/></StgValue>
</operation>

<operation id="3540" st_id="178" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2340 %output_r_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_170_req"/></StgValue>
</operation>

<operation id="3541" st_id="178" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2348 %output_r_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_171_req"/></StgValue>
</operation>

<operation id="3542" st_id="178" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2356 %output_r_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_172_req"/></StgValue>
</operation>

<operation id="3543" st_id="178" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2364 %output_r_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_173_req"/></StgValue>
</operation>

<operation id="3544" st_id="178" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2372 %output_r_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_174_req"/></StgValue>
</operation>

<operation id="3545" st_id="178" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2380 %output_r_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_175_req"/></StgValue>
</operation>

<operation id="3546" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2384 %add_ln116_188 = add i64 %add_ln116_181, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_188"/></StgValue>
</operation>

<operation id="3547" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2385 %trunc_ln116_175 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_188, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_175"/></StgValue>
</operation>

<operation id="3548" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2386 %sext_ln116_176 = sext i62 %trunc_ln116_175

]]></Node>
<StgValue><ssdm name="sext_ln116_176"/></StgValue>
</operation>

<operation id="3549" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2387 %output_r_addr_178 = getelementptr i32 %output_r, i64 %sext_ln116_176

]]></Node>
<StgValue><ssdm name="output_r_addr_178"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="3550" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:500 %add_ln116_473 = add i12 %phi_mul_load, i12 167

]]></Node>
<StgValue><ssdm name="add_ln116_473"/></StgValue>
</operation>

<operation id="3551" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:501 %zext_ln116_218 = zext i12 %add_ln116_473

]]></Node>
<StgValue><ssdm name="zext_ln116_218"/></StgValue>
</operation>

<operation id="3552" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:502 %input_fm_buffer_1_addr_167 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_218

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_167"/></StgValue>
</operation>

<operation id="3553" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2312 %bitcast_ln116_167 = bitcast i32 %output_r_addr_169_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_167"/></StgValue>
</operation>

<operation id="3554" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2313 %store_ln116 = store i32 %bitcast_ln116_167, i12 %input_fm_buffer_1_addr_167

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3555" st_id="179" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2319 %output_r_addr_170_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_170

]]></Node>
<StgValue><ssdm name="output_r_addr_170_read"/></StgValue>
</operation>

<operation id="3556" st_id="179" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2326 %output_r_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_171, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_169_req"/></StgValue>
</operation>

<operation id="3557" st_id="179" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2340 %output_r_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_170_req"/></StgValue>
</operation>

<operation id="3558" st_id="179" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2348 %output_r_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_171_req"/></StgValue>
</operation>

<operation id="3559" st_id="179" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2356 %output_r_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_172_req"/></StgValue>
</operation>

<operation id="3560" st_id="179" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2364 %output_r_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_173_req"/></StgValue>
</operation>

<operation id="3561" st_id="179" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2372 %output_r_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_174_req"/></StgValue>
</operation>

<operation id="3562" st_id="179" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2380 %output_r_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_175_req"/></StgValue>
</operation>

<operation id="3563" st_id="179" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2388 %output_r_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_176_req"/></StgValue>
</operation>

<operation id="3564" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2392 %add_ln116_189 = add i64 %add_ln116_181, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_189"/></StgValue>
</operation>

<operation id="3565" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2393 %trunc_ln116_176 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_189, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_176"/></StgValue>
</operation>

<operation id="3566" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2394 %sext_ln116_177 = sext i62 %trunc_ln116_176

]]></Node>
<StgValue><ssdm name="sext_ln116_177"/></StgValue>
</operation>

<operation id="3567" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2395 %output_r_addr_179 = getelementptr i32 %output_r, i64 %sext_ln116_177

]]></Node>
<StgValue><ssdm name="output_r_addr_179"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="3568" st_id="180" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:503 %add_ln116_474 = add i12 %phi_mul_load, i12 168

]]></Node>
<StgValue><ssdm name="add_ln116_474"/></StgValue>
</operation>

<operation id="3569" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:504 %zext_ln116_219 = zext i12 %add_ln116_474

]]></Node>
<StgValue><ssdm name="zext_ln116_219"/></StgValue>
</operation>

<operation id="3570" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:505 %input_fm_buffer_1_addr_168 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_219

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_168"/></StgValue>
</operation>

<operation id="3571" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2320 %bitcast_ln116_168 = bitcast i32 %output_r_addr_170_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_168"/></StgValue>
</operation>

<operation id="3572" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2321 %store_ln116 = store i32 %bitcast_ln116_168, i12 %input_fm_buffer_1_addr_168

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3573" st_id="180" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2327 %output_r_addr_171_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_171

]]></Node>
<StgValue><ssdm name="output_r_addr_171_read"/></StgValue>
</operation>

<operation id="3574" st_id="180" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2340 %output_r_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_172, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_170_req"/></StgValue>
</operation>

<operation id="3575" st_id="180" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2348 %output_r_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_171_req"/></StgValue>
</operation>

<operation id="3576" st_id="180" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2356 %output_r_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_172_req"/></StgValue>
</operation>

<operation id="3577" st_id="180" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2364 %output_r_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_173_req"/></StgValue>
</operation>

<operation id="3578" st_id="180" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2372 %output_r_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_174_req"/></StgValue>
</operation>

<operation id="3579" st_id="180" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2380 %output_r_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_175_req"/></StgValue>
</operation>

<operation id="3580" st_id="180" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2388 %output_r_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_176_req"/></StgValue>
</operation>

<operation id="3581" st_id="180" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2396 %output_r_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_177_req"/></StgValue>
</operation>

<operation id="3582" st_id="180" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2400 %add_ln116_190 = add i64 %add_ln116_181, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_190"/></StgValue>
</operation>

<operation id="3583" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2401 %trunc_ln116_177 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_190, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_177"/></StgValue>
</operation>

<operation id="3584" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2402 %sext_ln116_178 = sext i62 %trunc_ln116_177

]]></Node>
<StgValue><ssdm name="sext_ln116_178"/></StgValue>
</operation>

<operation id="3585" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2403 %output_r_addr_180 = getelementptr i32 %output_r, i64 %sext_ln116_178

]]></Node>
<StgValue><ssdm name="output_r_addr_180"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="3586" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:506 %add_ln116_475 = add i12 %phi_mul_load, i12 169

]]></Node>
<StgValue><ssdm name="add_ln116_475"/></StgValue>
</operation>

<operation id="3587" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:507 %zext_ln116_220 = zext i12 %add_ln116_475

]]></Node>
<StgValue><ssdm name="zext_ln116_220"/></StgValue>
</operation>

<operation id="3588" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:508 %input_fm_buffer_1_addr_169 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_220

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_169"/></StgValue>
</operation>

<operation id="3589" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2328 %bitcast_ln116_169 = bitcast i32 %output_r_addr_171_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_169"/></StgValue>
</operation>

<operation id="3590" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2329 %store_ln116 = store i32 %bitcast_ln116_169, i12 %input_fm_buffer_1_addr_169

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3591" st_id="181" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2341 %output_r_addr_172_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_172

]]></Node>
<StgValue><ssdm name="output_r_addr_172_read"/></StgValue>
</operation>

<operation id="3592" st_id="181" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2348 %output_r_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_173, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_171_req"/></StgValue>
</operation>

<operation id="3593" st_id="181" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2356 %output_r_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_172_req"/></StgValue>
</operation>

<operation id="3594" st_id="181" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2364 %output_r_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_173_req"/></StgValue>
</operation>

<operation id="3595" st_id="181" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2372 %output_r_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_174_req"/></StgValue>
</operation>

<operation id="3596" st_id="181" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2380 %output_r_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_175_req"/></StgValue>
</operation>

<operation id="3597" st_id="181" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2388 %output_r_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_176_req"/></StgValue>
</operation>

<operation id="3598" st_id="181" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2396 %output_r_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_177_req"/></StgValue>
</operation>

<operation id="3599" st_id="181" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2404 %output_r_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_178_req"/></StgValue>
</operation>

<operation id="3600" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2408 %add_ln116_191 = add i64 %add_ln116_181, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_191"/></StgValue>
</operation>

<operation id="3601" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2409 %trunc_ln116_178 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_191, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_178"/></StgValue>
</operation>

<operation id="3602" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2410 %sext_ln116_179 = sext i62 %trunc_ln116_178

]]></Node>
<StgValue><ssdm name="sext_ln116_179"/></StgValue>
</operation>

<operation id="3603" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2411 %output_r_addr_181 = getelementptr i32 %output_r, i64 %sext_ln116_179

]]></Node>
<StgValue><ssdm name="output_r_addr_181"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="3604" st_id="182" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:509 %add_ln116_476 = add i12 %phi_mul_load, i12 170

]]></Node>
<StgValue><ssdm name="add_ln116_476"/></StgValue>
</operation>

<operation id="3605" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:510 %zext_ln116_221 = zext i12 %add_ln116_476

]]></Node>
<StgValue><ssdm name="zext_ln116_221"/></StgValue>
</operation>

<operation id="3606" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:511 %input_fm_buffer_1_addr_170 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_221

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_170"/></StgValue>
</operation>

<operation id="3607" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2342 %bitcast_ln116_170 = bitcast i32 %output_r_addr_172_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_170"/></StgValue>
</operation>

<operation id="3608" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2343 %store_ln116 = store i32 %bitcast_ln116_170, i12 %input_fm_buffer_1_addr_170

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3609" st_id="182" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2349 %output_r_addr_173_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_173

]]></Node>
<StgValue><ssdm name="output_r_addr_173_read"/></StgValue>
</operation>

<operation id="3610" st_id="182" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2356 %output_r_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_174, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_172_req"/></StgValue>
</operation>

<operation id="3611" st_id="182" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2364 %output_r_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_173_req"/></StgValue>
</operation>

<operation id="3612" st_id="182" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2372 %output_r_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_174_req"/></StgValue>
</operation>

<operation id="3613" st_id="182" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2380 %output_r_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_175_req"/></StgValue>
</operation>

<operation id="3614" st_id="182" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2388 %output_r_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_176_req"/></StgValue>
</operation>

<operation id="3615" st_id="182" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2396 %output_r_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_177_req"/></StgValue>
</operation>

<operation id="3616" st_id="182" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2404 %output_r_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_178_req"/></StgValue>
</operation>

<operation id="3617" st_id="182" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2412 %output_r_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_179_req"/></StgValue>
</operation>

<operation id="3618" st_id="182" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2416 %add_ln116_192 = add i64 %add_ln116_181, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_192"/></StgValue>
</operation>

<operation id="3619" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2417 %trunc_ln116_179 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_192, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_179"/></StgValue>
</operation>

<operation id="3620" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2418 %sext_ln116_180 = sext i62 %trunc_ln116_179

]]></Node>
<StgValue><ssdm name="sext_ln116_180"/></StgValue>
</operation>

<operation id="3621" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2419 %output_r_addr_182 = getelementptr i32 %output_r, i64 %sext_ln116_180

]]></Node>
<StgValue><ssdm name="output_r_addr_182"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="3622" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:512 %add_ln116_477 = add i12 %phi_mul_load, i12 171

]]></Node>
<StgValue><ssdm name="add_ln116_477"/></StgValue>
</operation>

<operation id="3623" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:513 %zext_ln116_222 = zext i12 %add_ln116_477

]]></Node>
<StgValue><ssdm name="zext_ln116_222"/></StgValue>
</operation>

<operation id="3624" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:514 %input_fm_buffer_1_addr_171 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_222

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_171"/></StgValue>
</operation>

<operation id="3625" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2350 %bitcast_ln116_171 = bitcast i32 %output_r_addr_173_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_171"/></StgValue>
</operation>

<operation id="3626" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2351 %store_ln116 = store i32 %bitcast_ln116_171, i12 %input_fm_buffer_1_addr_171

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3627" st_id="183" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2357 %output_r_addr_174_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_174

]]></Node>
<StgValue><ssdm name="output_r_addr_174_read"/></StgValue>
</operation>

<operation id="3628" st_id="183" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2364 %output_r_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_175, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_173_req"/></StgValue>
</operation>

<operation id="3629" st_id="183" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2372 %output_r_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_174_req"/></StgValue>
</operation>

<operation id="3630" st_id="183" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2380 %output_r_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_175_req"/></StgValue>
</operation>

<operation id="3631" st_id="183" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2388 %output_r_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_176_req"/></StgValue>
</operation>

<operation id="3632" st_id="183" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2396 %output_r_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_177_req"/></StgValue>
</operation>

<operation id="3633" st_id="183" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2404 %output_r_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_178_req"/></StgValue>
</operation>

<operation id="3634" st_id="183" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2412 %output_r_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_179_req"/></StgValue>
</operation>

<operation id="3635" st_id="183" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2420 %output_r_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_180_req"/></StgValue>
</operation>

<operation id="3636" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2424 %add_ln116_193 = add i64 %add_ln116_181, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_193"/></StgValue>
</operation>

<operation id="3637" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2425 %trunc_ln116_180 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_193, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_180"/></StgValue>
</operation>

<operation id="3638" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2426 %sext_ln116_181 = sext i62 %trunc_ln116_180

]]></Node>
<StgValue><ssdm name="sext_ln116_181"/></StgValue>
</operation>

<operation id="3639" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2427 %output_r_addr_183 = getelementptr i32 %output_r, i64 %sext_ln116_181

]]></Node>
<StgValue><ssdm name="output_r_addr_183"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="3640" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:515 %add_ln116_478 = add i12 %phi_mul_load, i12 172

]]></Node>
<StgValue><ssdm name="add_ln116_478"/></StgValue>
</operation>

<operation id="3641" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:516 %zext_ln116_223 = zext i12 %add_ln116_478

]]></Node>
<StgValue><ssdm name="zext_ln116_223"/></StgValue>
</operation>

<operation id="3642" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:517 %input_fm_buffer_1_addr_172 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_223

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_172"/></StgValue>
</operation>

<operation id="3643" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2358 %bitcast_ln116_172 = bitcast i32 %output_r_addr_174_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_172"/></StgValue>
</operation>

<operation id="3644" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2359 %store_ln116 = store i32 %bitcast_ln116_172, i12 %input_fm_buffer_1_addr_172

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3645" st_id="184" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2365 %output_r_addr_175_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_175

]]></Node>
<StgValue><ssdm name="output_r_addr_175_read"/></StgValue>
</operation>

<operation id="3646" st_id="184" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2372 %output_r_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_176, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_174_req"/></StgValue>
</operation>

<operation id="3647" st_id="184" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2380 %output_r_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_175_req"/></StgValue>
</operation>

<operation id="3648" st_id="184" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2388 %output_r_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_176_req"/></StgValue>
</operation>

<operation id="3649" st_id="184" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2396 %output_r_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_177_req"/></StgValue>
</operation>

<operation id="3650" st_id="184" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2404 %output_r_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_178_req"/></StgValue>
</operation>

<operation id="3651" st_id="184" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2412 %output_r_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_179_req"/></StgValue>
</operation>

<operation id="3652" st_id="184" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2420 %output_r_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_180_req"/></StgValue>
</operation>

<operation id="3653" st_id="184" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2428 %output_r_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_181_req"/></StgValue>
</operation>

<operation id="3654" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2432 %add_ln116_194 = add i64 %add_ln116_181, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_194"/></StgValue>
</operation>

<operation id="3655" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2433 %trunc_ln116_181 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_194, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_181"/></StgValue>
</operation>

<operation id="3656" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2434 %sext_ln116_182 = sext i62 %trunc_ln116_181

]]></Node>
<StgValue><ssdm name="sext_ln116_182"/></StgValue>
</operation>

<operation id="3657" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2435 %output_r_addr_184 = getelementptr i32 %output_r, i64 %sext_ln116_182

]]></Node>
<StgValue><ssdm name="output_r_addr_184"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="3658" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:518 %add_ln116_479 = add i12 %phi_mul_load, i12 173

]]></Node>
<StgValue><ssdm name="add_ln116_479"/></StgValue>
</operation>

<operation id="3659" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:519 %zext_ln116_224 = zext i12 %add_ln116_479

]]></Node>
<StgValue><ssdm name="zext_ln116_224"/></StgValue>
</operation>

<operation id="3660" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:520 %input_fm_buffer_1_addr_173 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_224

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_173"/></StgValue>
</operation>

<operation id="3661" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2366 %bitcast_ln116_173 = bitcast i32 %output_r_addr_175_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_173"/></StgValue>
</operation>

<operation id="3662" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2367 %store_ln116 = store i32 %bitcast_ln116_173, i12 %input_fm_buffer_1_addr_173

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3663" st_id="185" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2373 %output_r_addr_176_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_176

]]></Node>
<StgValue><ssdm name="output_r_addr_176_read"/></StgValue>
</operation>

<operation id="3664" st_id="185" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2380 %output_r_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_177, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_175_req"/></StgValue>
</operation>

<operation id="3665" st_id="185" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2388 %output_r_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_176_req"/></StgValue>
</operation>

<operation id="3666" st_id="185" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2396 %output_r_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_177_req"/></StgValue>
</operation>

<operation id="3667" st_id="185" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2404 %output_r_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_178_req"/></StgValue>
</operation>

<operation id="3668" st_id="185" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2412 %output_r_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_179_req"/></StgValue>
</operation>

<operation id="3669" st_id="185" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2420 %output_r_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_180_req"/></StgValue>
</operation>

<operation id="3670" st_id="185" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2428 %output_r_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_181_req"/></StgValue>
</operation>

<operation id="3671" st_id="185" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2436 %output_r_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_182_req"/></StgValue>
</operation>

<operation id="3672" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2440 %add_ln116_195 = add i64 %add_ln116_181, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_195"/></StgValue>
</operation>

<operation id="3673" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2441 %trunc_ln116_182 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_195, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_182"/></StgValue>
</operation>

<operation id="3674" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2442 %sext_ln116_183 = sext i62 %trunc_ln116_182

]]></Node>
<StgValue><ssdm name="sext_ln116_183"/></StgValue>
</operation>

<operation id="3675" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2443 %output_r_addr_185 = getelementptr i32 %output_r, i64 %sext_ln116_183

]]></Node>
<StgValue><ssdm name="output_r_addr_185"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="3676" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:521 %add_ln116_480 = add i12 %phi_mul_load, i12 174

]]></Node>
<StgValue><ssdm name="add_ln116_480"/></StgValue>
</operation>

<operation id="3677" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:522 %zext_ln116_225 = zext i12 %add_ln116_480

]]></Node>
<StgValue><ssdm name="zext_ln116_225"/></StgValue>
</operation>

<operation id="3678" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:523 %input_fm_buffer_1_addr_174 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_225

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_174"/></StgValue>
</operation>

<operation id="3679" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2374 %bitcast_ln116_174 = bitcast i32 %output_r_addr_176_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_174"/></StgValue>
</operation>

<operation id="3680" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2375 %store_ln116 = store i32 %bitcast_ln116_174, i12 %input_fm_buffer_1_addr_174

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3681" st_id="186" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2381 %output_r_addr_177_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_177

]]></Node>
<StgValue><ssdm name="output_r_addr_177_read"/></StgValue>
</operation>

<operation id="3682" st_id="186" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2388 %output_r_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_178, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_176_req"/></StgValue>
</operation>

<operation id="3683" st_id="186" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2396 %output_r_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_177_req"/></StgValue>
</operation>

<operation id="3684" st_id="186" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2404 %output_r_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_178_req"/></StgValue>
</operation>

<operation id="3685" st_id="186" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2412 %output_r_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_179_req"/></StgValue>
</operation>

<operation id="3686" st_id="186" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2420 %output_r_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_180_req"/></StgValue>
</operation>

<operation id="3687" st_id="186" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2428 %output_r_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_181_req"/></StgValue>
</operation>

<operation id="3688" st_id="186" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2436 %output_r_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_182_req"/></StgValue>
</operation>

<operation id="3689" st_id="186" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2444 %output_r_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_183_req"/></StgValue>
</operation>

<operation id="3690" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2448 %add_ln116_196 = add i64 %add_ln116_181, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_196"/></StgValue>
</operation>

<operation id="3691" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2449 %trunc_ln116_183 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_196, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_183"/></StgValue>
</operation>

<operation id="3692" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2450 %sext_ln116_184 = sext i62 %trunc_ln116_183

]]></Node>
<StgValue><ssdm name="sext_ln116_184"/></StgValue>
</operation>

<operation id="3693" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2451 %output_r_addr_186 = getelementptr i32 %output_r, i64 %sext_ln116_184

]]></Node>
<StgValue><ssdm name="output_r_addr_186"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="3694" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:524 %add_ln116_481 = add i12 %phi_mul_load, i12 175

]]></Node>
<StgValue><ssdm name="add_ln116_481"/></StgValue>
</operation>

<operation id="3695" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:525 %zext_ln116_226 = zext i12 %add_ln116_481

]]></Node>
<StgValue><ssdm name="zext_ln116_226"/></StgValue>
</operation>

<operation id="3696" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:526 %input_fm_buffer_1_addr_175 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_226

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_175"/></StgValue>
</operation>

<operation id="3697" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2382 %bitcast_ln116_175 = bitcast i32 %output_r_addr_177_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_175"/></StgValue>
</operation>

<operation id="3698" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2383 %store_ln116 = store i32 %bitcast_ln116_175, i12 %input_fm_buffer_1_addr_175

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3699" st_id="187" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2389 %output_r_addr_178_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_178

]]></Node>
<StgValue><ssdm name="output_r_addr_178_read"/></StgValue>
</operation>

<operation id="3700" st_id="187" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2396 %output_r_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_179, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_177_req"/></StgValue>
</operation>

<operation id="3701" st_id="187" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2404 %output_r_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_178_req"/></StgValue>
</operation>

<operation id="3702" st_id="187" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2412 %output_r_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_179_req"/></StgValue>
</operation>

<operation id="3703" st_id="187" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2420 %output_r_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_180_req"/></StgValue>
</operation>

<operation id="3704" st_id="187" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2428 %output_r_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_181_req"/></StgValue>
</operation>

<operation id="3705" st_id="187" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2436 %output_r_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_182_req"/></StgValue>
</operation>

<operation id="3706" st_id="187" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2444 %output_r_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_183_req"/></StgValue>
</operation>

<operation id="3707" st_id="187" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2452 %output_r_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_184_req"/></StgValue>
</operation>

<operation id="3708" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2456 %add_ln116_197 = add i64 %add_ln116_181, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_197"/></StgValue>
</operation>

<operation id="3709" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2457 %trunc_ln116_184 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_197, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_184"/></StgValue>
</operation>

<operation id="3710" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2458 %sext_ln116_185 = sext i62 %trunc_ln116_184

]]></Node>
<StgValue><ssdm name="sext_ln116_185"/></StgValue>
</operation>

<operation id="3711" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2459 %output_r_addr_187 = getelementptr i32 %output_r, i64 %sext_ln116_185

]]></Node>
<StgValue><ssdm name="output_r_addr_187"/></StgValue>
</operation>

<operation id="3712" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2464 %add_ln116_198 = add i64 %add_ln116_181, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_198"/></StgValue>
</operation>

<operation id="3713" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2465 %trunc_ln116_185 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_198, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_185"/></StgValue>
</operation>

<operation id="3714" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2466 %sext_ln116_186 = sext i62 %trunc_ln116_185

]]></Node>
<StgValue><ssdm name="sext_ln116_186"/></StgValue>
</operation>

<operation id="3715" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2467 %output_r_addr_188 = getelementptr i32 %output_r, i64 %sext_ln116_186

]]></Node>
<StgValue><ssdm name="output_r_addr_188"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="3716" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:527 %add_ln116_482 = add i12 %phi_mul_load, i12 176

]]></Node>
<StgValue><ssdm name="add_ln116_482"/></StgValue>
</operation>

<operation id="3717" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:528 %zext_ln116_227 = zext i12 %add_ln116_482

]]></Node>
<StgValue><ssdm name="zext_ln116_227"/></StgValue>
</operation>

<operation id="3718" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:529 %input_fm_buffer_1_addr_176 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_227

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_176"/></StgValue>
</operation>

<operation id="3719" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2390 %bitcast_ln116_176 = bitcast i32 %output_r_addr_178_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_176"/></StgValue>
</operation>

<operation id="3720" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2391 %store_ln116 = store i32 %bitcast_ln116_176, i12 %input_fm_buffer_1_addr_176

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3721" st_id="188" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2397 %output_r_addr_179_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_179

]]></Node>
<StgValue><ssdm name="output_r_addr_179_read"/></StgValue>
</operation>

<operation id="3722" st_id="188" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2404 %output_r_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_180, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_178_req"/></StgValue>
</operation>

<operation id="3723" st_id="188" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2412 %output_r_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_179_req"/></StgValue>
</operation>

<operation id="3724" st_id="188" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2420 %output_r_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_180_req"/></StgValue>
</operation>

<operation id="3725" st_id="188" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2428 %output_r_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_181_req"/></StgValue>
</operation>

<operation id="3726" st_id="188" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2436 %output_r_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_182_req"/></StgValue>
</operation>

<operation id="3727" st_id="188" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2444 %output_r_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_183_req"/></StgValue>
</operation>

<operation id="3728" st_id="188" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2452 %output_r_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_184_req"/></StgValue>
</operation>

<operation id="3729" st_id="188" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2460 %output_r_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_185_req"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="3730" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:530 %add_ln116_483 = add i12 %phi_mul_load, i12 177

]]></Node>
<StgValue><ssdm name="add_ln116_483"/></StgValue>
</operation>

<operation id="3731" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:531 %zext_ln116_228 = zext i12 %add_ln116_483

]]></Node>
<StgValue><ssdm name="zext_ln116_228"/></StgValue>
</operation>

<operation id="3732" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:532 %input_fm_buffer_1_addr_177 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_228

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_177"/></StgValue>
</operation>

<operation id="3733" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2398 %bitcast_ln116_177 = bitcast i32 %output_r_addr_179_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_177"/></StgValue>
</operation>

<operation id="3734" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2399 %store_ln116 = store i32 %bitcast_ln116_177, i12 %input_fm_buffer_1_addr_177

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3735" st_id="189" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2405 %output_r_addr_180_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_180

]]></Node>
<StgValue><ssdm name="output_r_addr_180_read"/></StgValue>
</operation>

<operation id="3736" st_id="189" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2412 %output_r_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_181, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_179_req"/></StgValue>
</operation>

<operation id="3737" st_id="189" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2420 %output_r_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_180_req"/></StgValue>
</operation>

<operation id="3738" st_id="189" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2428 %output_r_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_181_req"/></StgValue>
</operation>

<operation id="3739" st_id="189" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2436 %output_r_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_182_req"/></StgValue>
</operation>

<operation id="3740" st_id="189" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2444 %output_r_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_183_req"/></StgValue>
</operation>

<operation id="3741" st_id="189" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2452 %output_r_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_184_req"/></StgValue>
</operation>

<operation id="3742" st_id="189" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2460 %output_r_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_185_req"/></StgValue>
</operation>

<operation id="3743" st_id="189" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2468 %output_r_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_186_req"/></StgValue>
</operation>

<operation id="3744" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:2472 %shl_ln116_38 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_10_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_38"/></StgValue>
</operation>

<operation id="3745" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:2473 %shl_ln116_39 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_10_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_39"/></StgValue>
</operation>

<operation id="3746" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:2474 %zext_ln116_40 = zext i10 %shl_ln116_39

]]></Node>
<StgValue><ssdm name="zext_ln116_40"/></StgValue>
</operation>

<operation id="3747" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:2475 %sub_ln116_11 = sub i18 %shl_ln116_38, i18 %zext_ln116_40

]]></Node>
<StgValue><ssdm name="sub_ln116_11"/></StgValue>
</operation>

<operation id="3748" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:2476 %zext_ln116_41 = zext i18 %sub_ln116_11

]]></Node>
<StgValue><ssdm name="zext_ln116_41"/></StgValue>
</operation>

<operation id="3749" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2477 %add_ln116_199 = add i64 %add_ln116, i64 %zext_ln116_41

]]></Node>
<StgValue><ssdm name="add_ln116_199"/></StgValue>
</operation>

<operation id="3750" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2478 %add_ln116_200 = add i64 %add_ln116_199, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_200"/></StgValue>
</operation>

<operation id="3751" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2479 %trunc_ln116_186 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_200, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_186"/></StgValue>
</operation>

<operation id="3752" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2480 %sext_ln116_187 = sext i62 %trunc_ln116_186

]]></Node>
<StgValue><ssdm name="sext_ln116_187"/></StgValue>
</operation>

<operation id="3753" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2481 %output_r_addr_189 = getelementptr i32 %output_r, i64 %sext_ln116_187

]]></Node>
<StgValue><ssdm name="output_r_addr_189"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="3754" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:533 %add_ln116_484 = add i12 %phi_mul_load, i12 178

]]></Node>
<StgValue><ssdm name="add_ln116_484"/></StgValue>
</operation>

<operation id="3755" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:534 %zext_ln116_229 = zext i12 %add_ln116_484

]]></Node>
<StgValue><ssdm name="zext_ln116_229"/></StgValue>
</operation>

<operation id="3756" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:535 %input_fm_buffer_1_addr_178 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_229

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_178"/></StgValue>
</operation>

<operation id="3757" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2406 %bitcast_ln116_178 = bitcast i32 %output_r_addr_180_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_178"/></StgValue>
</operation>

<operation id="3758" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2407 %store_ln116 = store i32 %bitcast_ln116_178, i12 %input_fm_buffer_1_addr_178

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3759" st_id="190" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2413 %output_r_addr_181_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_181

]]></Node>
<StgValue><ssdm name="output_r_addr_181_read"/></StgValue>
</operation>

<operation id="3760" st_id="190" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2420 %output_r_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_182, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_180_req"/></StgValue>
</operation>

<operation id="3761" st_id="190" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2428 %output_r_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_181_req"/></StgValue>
</operation>

<operation id="3762" st_id="190" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2436 %output_r_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_182_req"/></StgValue>
</operation>

<operation id="3763" st_id="190" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2444 %output_r_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_183_req"/></StgValue>
</operation>

<operation id="3764" st_id="190" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2452 %output_r_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_184_req"/></StgValue>
</operation>

<operation id="3765" st_id="190" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2460 %output_r_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_185_req"/></StgValue>
</operation>

<operation id="3766" st_id="190" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2468 %output_r_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_186_req"/></StgValue>
</operation>

<operation id="3767" st_id="190" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2482 %output_r_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_187_req"/></StgValue>
</operation>

<operation id="3768" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2486 %add_ln116_201 = add i64 %add_ln116_199, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_201"/></StgValue>
</operation>

<operation id="3769" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2487 %trunc_ln116_187 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_201, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_187"/></StgValue>
</operation>

<operation id="3770" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2488 %sext_ln116_188 = sext i62 %trunc_ln116_187

]]></Node>
<StgValue><ssdm name="sext_ln116_188"/></StgValue>
</operation>

<operation id="3771" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2489 %output_r_addr_190 = getelementptr i32 %output_r, i64 %sext_ln116_188

]]></Node>
<StgValue><ssdm name="output_r_addr_190"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="3772" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:536 %add_ln116_485 = add i12 %phi_mul_load, i12 179

]]></Node>
<StgValue><ssdm name="add_ln116_485"/></StgValue>
</operation>

<operation id="3773" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:537 %zext_ln116_230 = zext i12 %add_ln116_485

]]></Node>
<StgValue><ssdm name="zext_ln116_230"/></StgValue>
</operation>

<operation id="3774" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:538 %input_fm_buffer_1_addr_179 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_230

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_179"/></StgValue>
</operation>

<operation id="3775" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2414 %bitcast_ln116_179 = bitcast i32 %output_r_addr_181_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_179"/></StgValue>
</operation>

<operation id="3776" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2415 %store_ln116 = store i32 %bitcast_ln116_179, i12 %input_fm_buffer_1_addr_179

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3777" st_id="191" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2421 %output_r_addr_182_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_182

]]></Node>
<StgValue><ssdm name="output_r_addr_182_read"/></StgValue>
</operation>

<operation id="3778" st_id="191" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2428 %output_r_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_183, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_181_req"/></StgValue>
</operation>

<operation id="3779" st_id="191" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2436 %output_r_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_182_req"/></StgValue>
</operation>

<operation id="3780" st_id="191" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2444 %output_r_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_183_req"/></StgValue>
</operation>

<operation id="3781" st_id="191" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2452 %output_r_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_184_req"/></StgValue>
</operation>

<operation id="3782" st_id="191" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2460 %output_r_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_185_req"/></StgValue>
</operation>

<operation id="3783" st_id="191" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2468 %output_r_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_186_req"/></StgValue>
</operation>

<operation id="3784" st_id="191" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2482 %output_r_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_187_req"/></StgValue>
</operation>

<operation id="3785" st_id="191" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2490 %output_r_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_188_req"/></StgValue>
</operation>

<operation id="3786" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2494 %add_ln116_202 = add i64 %add_ln116_199, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_202"/></StgValue>
</operation>

<operation id="3787" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2495 %trunc_ln116_188 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_202, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_188"/></StgValue>
</operation>

<operation id="3788" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2496 %sext_ln116_189 = sext i62 %trunc_ln116_188

]]></Node>
<StgValue><ssdm name="sext_ln116_189"/></StgValue>
</operation>

<operation id="3789" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2497 %output_r_addr_191 = getelementptr i32 %output_r, i64 %sext_ln116_189

]]></Node>
<StgValue><ssdm name="output_r_addr_191"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="3790" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:539 %add_ln116_486 = add i12 %phi_mul_load, i12 180

]]></Node>
<StgValue><ssdm name="add_ln116_486"/></StgValue>
</operation>

<operation id="3791" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:540 %zext_ln116_231 = zext i12 %add_ln116_486

]]></Node>
<StgValue><ssdm name="zext_ln116_231"/></StgValue>
</operation>

<operation id="3792" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:541 %input_fm_buffer_1_addr_180 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_231

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_180"/></StgValue>
</operation>

<operation id="3793" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2422 %bitcast_ln116_180 = bitcast i32 %output_r_addr_182_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_180"/></StgValue>
</operation>

<operation id="3794" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2423 %store_ln116 = store i32 %bitcast_ln116_180, i12 %input_fm_buffer_1_addr_180

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3795" st_id="192" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2429 %output_r_addr_183_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_183

]]></Node>
<StgValue><ssdm name="output_r_addr_183_read"/></StgValue>
</operation>

<operation id="3796" st_id="192" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2436 %output_r_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_184, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_182_req"/></StgValue>
</operation>

<operation id="3797" st_id="192" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2444 %output_r_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_183_req"/></StgValue>
</operation>

<operation id="3798" st_id="192" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2452 %output_r_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_184_req"/></StgValue>
</operation>

<operation id="3799" st_id="192" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2460 %output_r_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_185_req"/></StgValue>
</operation>

<operation id="3800" st_id="192" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2468 %output_r_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_186_req"/></StgValue>
</operation>

<operation id="3801" st_id="192" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2482 %output_r_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_187_req"/></StgValue>
</operation>

<operation id="3802" st_id="192" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2490 %output_r_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_188_req"/></StgValue>
</operation>

<operation id="3803" st_id="192" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2498 %output_r_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_189_req"/></StgValue>
</operation>

<operation id="3804" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2502 %add_ln116_203 = add i64 %add_ln116_199, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_203"/></StgValue>
</operation>

<operation id="3805" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2503 %trunc_ln116_189 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_203, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_189"/></StgValue>
</operation>

<operation id="3806" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2504 %sext_ln116_190 = sext i62 %trunc_ln116_189

]]></Node>
<StgValue><ssdm name="sext_ln116_190"/></StgValue>
</operation>

<operation id="3807" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2505 %output_r_addr_192 = getelementptr i32 %output_r, i64 %sext_ln116_190

]]></Node>
<StgValue><ssdm name="output_r_addr_192"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="3808" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:542 %add_ln116_487 = add i12 %phi_mul_load, i12 181

]]></Node>
<StgValue><ssdm name="add_ln116_487"/></StgValue>
</operation>

<operation id="3809" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:543 %zext_ln116_232 = zext i12 %add_ln116_487

]]></Node>
<StgValue><ssdm name="zext_ln116_232"/></StgValue>
</operation>

<operation id="3810" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:544 %input_fm_buffer_1_addr_181 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_232

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_181"/></StgValue>
</operation>

<operation id="3811" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2430 %bitcast_ln116_181 = bitcast i32 %output_r_addr_183_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_181"/></StgValue>
</operation>

<operation id="3812" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2431 %store_ln116 = store i32 %bitcast_ln116_181, i12 %input_fm_buffer_1_addr_181

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3813" st_id="193" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2437 %output_r_addr_184_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_184

]]></Node>
<StgValue><ssdm name="output_r_addr_184_read"/></StgValue>
</operation>

<operation id="3814" st_id="193" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2444 %output_r_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_185, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_183_req"/></StgValue>
</operation>

<operation id="3815" st_id="193" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2452 %output_r_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_184_req"/></StgValue>
</operation>

<operation id="3816" st_id="193" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2460 %output_r_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_185_req"/></StgValue>
</operation>

<operation id="3817" st_id="193" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2468 %output_r_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_186_req"/></StgValue>
</operation>

<operation id="3818" st_id="193" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2482 %output_r_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_187_req"/></StgValue>
</operation>

<operation id="3819" st_id="193" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2490 %output_r_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_188_req"/></StgValue>
</operation>

<operation id="3820" st_id="193" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2498 %output_r_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_189_req"/></StgValue>
</operation>

<operation id="3821" st_id="193" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2506 %output_r_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_190_req"/></StgValue>
</operation>

<operation id="3822" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2510 %add_ln116_204 = add i64 %add_ln116_199, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_204"/></StgValue>
</operation>

<operation id="3823" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2511 %trunc_ln116_190 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_204, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_190"/></StgValue>
</operation>

<operation id="3824" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2512 %sext_ln116_191 = sext i62 %trunc_ln116_190

]]></Node>
<StgValue><ssdm name="sext_ln116_191"/></StgValue>
</operation>

<operation id="3825" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2513 %output_r_addr_193 = getelementptr i32 %output_r, i64 %sext_ln116_191

]]></Node>
<StgValue><ssdm name="output_r_addr_193"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="3826" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:545 %add_ln116_488 = add i12 %phi_mul_load, i12 182

]]></Node>
<StgValue><ssdm name="add_ln116_488"/></StgValue>
</operation>

<operation id="3827" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:546 %zext_ln116_233 = zext i12 %add_ln116_488

]]></Node>
<StgValue><ssdm name="zext_ln116_233"/></StgValue>
</operation>

<operation id="3828" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:547 %input_fm_buffer_1_addr_182 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_233

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_182"/></StgValue>
</operation>

<operation id="3829" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2438 %bitcast_ln116_182 = bitcast i32 %output_r_addr_184_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_182"/></StgValue>
</operation>

<operation id="3830" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2439 %store_ln116 = store i32 %bitcast_ln116_182, i12 %input_fm_buffer_1_addr_182

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3831" st_id="194" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2445 %output_r_addr_185_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_185

]]></Node>
<StgValue><ssdm name="output_r_addr_185_read"/></StgValue>
</operation>

<operation id="3832" st_id="194" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2452 %output_r_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_186, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_184_req"/></StgValue>
</operation>

<operation id="3833" st_id="194" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2460 %output_r_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_185_req"/></StgValue>
</operation>

<operation id="3834" st_id="194" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2468 %output_r_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_186_req"/></StgValue>
</operation>

<operation id="3835" st_id="194" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2482 %output_r_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_187_req"/></StgValue>
</operation>

<operation id="3836" st_id="194" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2490 %output_r_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_188_req"/></StgValue>
</operation>

<operation id="3837" st_id="194" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2498 %output_r_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_189_req"/></StgValue>
</operation>

<operation id="3838" st_id="194" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2506 %output_r_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_190_req"/></StgValue>
</operation>

<operation id="3839" st_id="194" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2514 %output_r_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_191_req"/></StgValue>
</operation>

<operation id="3840" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2518 %add_ln116_205 = add i64 %add_ln116_199, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_205"/></StgValue>
</operation>

<operation id="3841" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2519 %trunc_ln116_191 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_205, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_191"/></StgValue>
</operation>

<operation id="3842" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2520 %sext_ln116_192 = sext i62 %trunc_ln116_191

]]></Node>
<StgValue><ssdm name="sext_ln116_192"/></StgValue>
</operation>

<operation id="3843" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2521 %output_r_addr_194 = getelementptr i32 %output_r, i64 %sext_ln116_192

]]></Node>
<StgValue><ssdm name="output_r_addr_194"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="3844" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:548 %add_ln116_489 = add i12 %phi_mul_load, i12 183

]]></Node>
<StgValue><ssdm name="add_ln116_489"/></StgValue>
</operation>

<operation id="3845" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:549 %zext_ln116_234 = zext i12 %add_ln116_489

]]></Node>
<StgValue><ssdm name="zext_ln116_234"/></StgValue>
</operation>

<operation id="3846" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:550 %input_fm_buffer_1_addr_183 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_234

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_183"/></StgValue>
</operation>

<operation id="3847" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2446 %bitcast_ln116_183 = bitcast i32 %output_r_addr_185_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_183"/></StgValue>
</operation>

<operation id="3848" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2447 %store_ln116 = store i32 %bitcast_ln116_183, i12 %input_fm_buffer_1_addr_183

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3849" st_id="195" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2453 %output_r_addr_186_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_186

]]></Node>
<StgValue><ssdm name="output_r_addr_186_read"/></StgValue>
</operation>

<operation id="3850" st_id="195" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2460 %output_r_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_187, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_185_req"/></StgValue>
</operation>

<operation id="3851" st_id="195" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2468 %output_r_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_186_req"/></StgValue>
</operation>

<operation id="3852" st_id="195" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2482 %output_r_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_187_req"/></StgValue>
</operation>

<operation id="3853" st_id="195" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2490 %output_r_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_188_req"/></StgValue>
</operation>

<operation id="3854" st_id="195" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2498 %output_r_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_189_req"/></StgValue>
</operation>

<operation id="3855" st_id="195" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2506 %output_r_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_190_req"/></StgValue>
</operation>

<operation id="3856" st_id="195" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2514 %output_r_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_191_req"/></StgValue>
</operation>

<operation id="3857" st_id="195" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2522 %output_r_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_192_req"/></StgValue>
</operation>

<operation id="3858" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2526 %add_ln116_206 = add i64 %add_ln116_199, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_206"/></StgValue>
</operation>

<operation id="3859" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2527 %trunc_ln116_192 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_206, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_192"/></StgValue>
</operation>

<operation id="3860" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2528 %sext_ln116_193 = sext i62 %trunc_ln116_192

]]></Node>
<StgValue><ssdm name="sext_ln116_193"/></StgValue>
</operation>

<operation id="3861" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2529 %output_r_addr_195 = getelementptr i32 %output_r, i64 %sext_ln116_193

]]></Node>
<StgValue><ssdm name="output_r_addr_195"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="3862" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:551 %add_ln116_490 = add i12 %phi_mul_load, i12 184

]]></Node>
<StgValue><ssdm name="add_ln116_490"/></StgValue>
</operation>

<operation id="3863" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:552 %zext_ln116_235 = zext i12 %add_ln116_490

]]></Node>
<StgValue><ssdm name="zext_ln116_235"/></StgValue>
</operation>

<operation id="3864" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:553 %input_fm_buffer_1_addr_184 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_235

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_184"/></StgValue>
</operation>

<operation id="3865" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2454 %bitcast_ln116_184 = bitcast i32 %output_r_addr_186_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_184"/></StgValue>
</operation>

<operation id="3866" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2455 %store_ln116 = store i32 %bitcast_ln116_184, i12 %input_fm_buffer_1_addr_184

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3867" st_id="196" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2461 %output_r_addr_187_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_187

]]></Node>
<StgValue><ssdm name="output_r_addr_187_read"/></StgValue>
</operation>

<operation id="3868" st_id="196" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2468 %output_r_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_188, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_186_req"/></StgValue>
</operation>

<operation id="3869" st_id="196" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2482 %output_r_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_187_req"/></StgValue>
</operation>

<operation id="3870" st_id="196" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2490 %output_r_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_188_req"/></StgValue>
</operation>

<operation id="3871" st_id="196" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2498 %output_r_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_189_req"/></StgValue>
</operation>

<operation id="3872" st_id="196" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2506 %output_r_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_190_req"/></StgValue>
</operation>

<operation id="3873" st_id="196" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2514 %output_r_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_191_req"/></StgValue>
</operation>

<operation id="3874" st_id="196" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2522 %output_r_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_192_req"/></StgValue>
</operation>

<operation id="3875" st_id="196" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2530 %output_r_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_193_req"/></StgValue>
</operation>

<operation id="3876" st_id="196" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2534 %add_ln116_207 = add i64 %add_ln116_199, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_207"/></StgValue>
</operation>

<operation id="3877" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2535 %trunc_ln116_193 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_207, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_193"/></StgValue>
</operation>

<operation id="3878" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2536 %sext_ln116_194 = sext i62 %trunc_ln116_193

]]></Node>
<StgValue><ssdm name="sext_ln116_194"/></StgValue>
</operation>

<operation id="3879" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2537 %output_r_addr_196 = getelementptr i32 %output_r, i64 %sext_ln116_194

]]></Node>
<StgValue><ssdm name="output_r_addr_196"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="3880" st_id="197" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:554 %add_ln116_491 = add i12 %phi_mul_load, i12 185

]]></Node>
<StgValue><ssdm name="add_ln116_491"/></StgValue>
</operation>

<operation id="3881" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:555 %zext_ln116_236 = zext i12 %add_ln116_491

]]></Node>
<StgValue><ssdm name="zext_ln116_236"/></StgValue>
</operation>

<operation id="3882" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:556 %input_fm_buffer_1_addr_185 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_236

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_185"/></StgValue>
</operation>

<operation id="3883" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2462 %bitcast_ln116_185 = bitcast i32 %output_r_addr_187_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_185"/></StgValue>
</operation>

<operation id="3884" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2463 %store_ln116 = store i32 %bitcast_ln116_185, i12 %input_fm_buffer_1_addr_185

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3885" st_id="197" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2469 %output_r_addr_188_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_188

]]></Node>
<StgValue><ssdm name="output_r_addr_188_read"/></StgValue>
</operation>

<operation id="3886" st_id="197" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2482 %output_r_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_189, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_187_req"/></StgValue>
</operation>

<operation id="3887" st_id="197" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2490 %output_r_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_188_req"/></StgValue>
</operation>

<operation id="3888" st_id="197" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2498 %output_r_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_189_req"/></StgValue>
</operation>

<operation id="3889" st_id="197" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2506 %output_r_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_190_req"/></StgValue>
</operation>

<operation id="3890" st_id="197" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2514 %output_r_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_191_req"/></StgValue>
</operation>

<operation id="3891" st_id="197" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2522 %output_r_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_192_req"/></StgValue>
</operation>

<operation id="3892" st_id="197" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2530 %output_r_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_193_req"/></StgValue>
</operation>

<operation id="3893" st_id="197" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2538 %output_r_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_194_req"/></StgValue>
</operation>

<operation id="3894" st_id="197" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2542 %add_ln116_208 = add i64 %add_ln116_199, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_208"/></StgValue>
</operation>

<operation id="3895" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2543 %trunc_ln116_194 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_208, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_194"/></StgValue>
</operation>

<operation id="3896" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2544 %sext_ln116_195 = sext i62 %trunc_ln116_194

]]></Node>
<StgValue><ssdm name="sext_ln116_195"/></StgValue>
</operation>

<operation id="3897" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2545 %output_r_addr_197 = getelementptr i32 %output_r, i64 %sext_ln116_195

]]></Node>
<StgValue><ssdm name="output_r_addr_197"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="3898" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:557 %add_ln116_492 = add i12 %phi_mul_load, i12 186

]]></Node>
<StgValue><ssdm name="add_ln116_492"/></StgValue>
</operation>

<operation id="3899" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:558 %zext_ln116_237 = zext i12 %add_ln116_492

]]></Node>
<StgValue><ssdm name="zext_ln116_237"/></StgValue>
</operation>

<operation id="3900" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:559 %input_fm_buffer_1_addr_186 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_237

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_186"/></StgValue>
</operation>

<operation id="3901" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2470 %bitcast_ln116_186 = bitcast i32 %output_r_addr_188_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_186"/></StgValue>
</operation>

<operation id="3902" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2471 %store_ln116 = store i32 %bitcast_ln116_186, i12 %input_fm_buffer_1_addr_186

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3903" st_id="198" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2483 %output_r_addr_189_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_189

]]></Node>
<StgValue><ssdm name="output_r_addr_189_read"/></StgValue>
</operation>

<operation id="3904" st_id="198" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2490 %output_r_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_190, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_188_req"/></StgValue>
</operation>

<operation id="3905" st_id="198" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2498 %output_r_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_189_req"/></StgValue>
</operation>

<operation id="3906" st_id="198" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2506 %output_r_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_190_req"/></StgValue>
</operation>

<operation id="3907" st_id="198" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2514 %output_r_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_191_req"/></StgValue>
</operation>

<operation id="3908" st_id="198" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2522 %output_r_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_192_req"/></StgValue>
</operation>

<operation id="3909" st_id="198" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2530 %output_r_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_193_req"/></StgValue>
</operation>

<operation id="3910" st_id="198" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2538 %output_r_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_194_req"/></StgValue>
</operation>

<operation id="3911" st_id="198" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2546 %output_r_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_195_req"/></StgValue>
</operation>

<operation id="3912" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2550 %add_ln116_209 = add i64 %add_ln116_199, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_209"/></StgValue>
</operation>

<operation id="3913" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2551 %trunc_ln116_195 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_209, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_195"/></StgValue>
</operation>

<operation id="3914" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2552 %sext_ln116_196 = sext i62 %trunc_ln116_195

]]></Node>
<StgValue><ssdm name="sext_ln116_196"/></StgValue>
</operation>

<operation id="3915" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2553 %output_r_addr_198 = getelementptr i32 %output_r, i64 %sext_ln116_196

]]></Node>
<StgValue><ssdm name="output_r_addr_198"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="3916" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:560 %add_ln116_493 = add i12 %phi_mul_load, i12 187

]]></Node>
<StgValue><ssdm name="add_ln116_493"/></StgValue>
</operation>

<operation id="3917" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:561 %zext_ln116_238 = zext i12 %add_ln116_493

]]></Node>
<StgValue><ssdm name="zext_ln116_238"/></StgValue>
</operation>

<operation id="3918" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:562 %input_fm_buffer_1_addr_187 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_238

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_187"/></StgValue>
</operation>

<operation id="3919" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2484 %bitcast_ln116_187 = bitcast i32 %output_r_addr_189_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_187"/></StgValue>
</operation>

<operation id="3920" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2485 %store_ln116 = store i32 %bitcast_ln116_187, i12 %input_fm_buffer_1_addr_187

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3921" st_id="199" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2491 %output_r_addr_190_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_190

]]></Node>
<StgValue><ssdm name="output_r_addr_190_read"/></StgValue>
</operation>

<operation id="3922" st_id="199" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2498 %output_r_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_191, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_189_req"/></StgValue>
</operation>

<operation id="3923" st_id="199" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2506 %output_r_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_190_req"/></StgValue>
</operation>

<operation id="3924" st_id="199" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2514 %output_r_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_191_req"/></StgValue>
</operation>

<operation id="3925" st_id="199" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2522 %output_r_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_192_req"/></StgValue>
</operation>

<operation id="3926" st_id="199" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2530 %output_r_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_193_req"/></StgValue>
</operation>

<operation id="3927" st_id="199" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2538 %output_r_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_194_req"/></StgValue>
</operation>

<operation id="3928" st_id="199" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2546 %output_r_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_195_req"/></StgValue>
</operation>

<operation id="3929" st_id="199" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2554 %output_r_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_196_req"/></StgValue>
</operation>

<operation id="3930" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2558 %add_ln116_210 = add i64 %add_ln116_199, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_210"/></StgValue>
</operation>

<operation id="3931" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2559 %trunc_ln116_196 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_210, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_196"/></StgValue>
</operation>

<operation id="3932" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2560 %sext_ln116_197 = sext i62 %trunc_ln116_196

]]></Node>
<StgValue><ssdm name="sext_ln116_197"/></StgValue>
</operation>

<operation id="3933" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2561 %output_r_addr_199 = getelementptr i32 %output_r, i64 %sext_ln116_197

]]></Node>
<StgValue><ssdm name="output_r_addr_199"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="3934" st_id="200" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:563 %add_ln116_494 = add i12 %phi_mul_load, i12 188

]]></Node>
<StgValue><ssdm name="add_ln116_494"/></StgValue>
</operation>

<operation id="3935" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:564 %zext_ln116_239 = zext i12 %add_ln116_494

]]></Node>
<StgValue><ssdm name="zext_ln116_239"/></StgValue>
</operation>

<operation id="3936" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:565 %input_fm_buffer_1_addr_188 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_239

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_188"/></StgValue>
</operation>

<operation id="3937" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2492 %bitcast_ln116_188 = bitcast i32 %output_r_addr_190_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_188"/></StgValue>
</operation>

<operation id="3938" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2493 %store_ln116 = store i32 %bitcast_ln116_188, i12 %input_fm_buffer_1_addr_188

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3939" st_id="200" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2499 %output_r_addr_191_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_191

]]></Node>
<StgValue><ssdm name="output_r_addr_191_read"/></StgValue>
</operation>

<operation id="3940" st_id="200" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2506 %output_r_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_192, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_190_req"/></StgValue>
</operation>

<operation id="3941" st_id="200" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2514 %output_r_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_191_req"/></StgValue>
</operation>

<operation id="3942" st_id="200" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2522 %output_r_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_192_req"/></StgValue>
</operation>

<operation id="3943" st_id="200" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2530 %output_r_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_193_req"/></StgValue>
</operation>

<operation id="3944" st_id="200" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2538 %output_r_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_194_req"/></StgValue>
</operation>

<operation id="3945" st_id="200" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2546 %output_r_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_195_req"/></StgValue>
</operation>

<operation id="3946" st_id="200" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2554 %output_r_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_196_req"/></StgValue>
</operation>

<operation id="3947" st_id="200" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2562 %output_r_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_197_req"/></StgValue>
</operation>

<operation id="3948" st_id="200" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2566 %add_ln116_211 = add i64 %add_ln116_199, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_211"/></StgValue>
</operation>

<operation id="3949" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2567 %trunc_ln116_197 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_211, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_197"/></StgValue>
</operation>

<operation id="3950" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2568 %sext_ln116_198 = sext i62 %trunc_ln116_197

]]></Node>
<StgValue><ssdm name="sext_ln116_198"/></StgValue>
</operation>

<operation id="3951" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2569 %output_r_addr_200 = getelementptr i32 %output_r, i64 %sext_ln116_198

]]></Node>
<StgValue><ssdm name="output_r_addr_200"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="3952" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:566 %add_ln116_495 = add i12 %phi_mul_load, i12 189

]]></Node>
<StgValue><ssdm name="add_ln116_495"/></StgValue>
</operation>

<operation id="3953" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:567 %zext_ln116_240 = zext i12 %add_ln116_495

]]></Node>
<StgValue><ssdm name="zext_ln116_240"/></StgValue>
</operation>

<operation id="3954" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:568 %input_fm_buffer_1_addr_189 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_240

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_189"/></StgValue>
</operation>

<operation id="3955" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2500 %bitcast_ln116_189 = bitcast i32 %output_r_addr_191_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_189"/></StgValue>
</operation>

<operation id="3956" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2501 %store_ln116 = store i32 %bitcast_ln116_189, i12 %input_fm_buffer_1_addr_189

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3957" st_id="201" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2507 %output_r_addr_192_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_192

]]></Node>
<StgValue><ssdm name="output_r_addr_192_read"/></StgValue>
</operation>

<operation id="3958" st_id="201" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2514 %output_r_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_193, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_191_req"/></StgValue>
</operation>

<operation id="3959" st_id="201" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2522 %output_r_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_192_req"/></StgValue>
</operation>

<operation id="3960" st_id="201" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2530 %output_r_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_193_req"/></StgValue>
</operation>

<operation id="3961" st_id="201" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2538 %output_r_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_194_req"/></StgValue>
</operation>

<operation id="3962" st_id="201" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2546 %output_r_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_195_req"/></StgValue>
</operation>

<operation id="3963" st_id="201" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2554 %output_r_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_196_req"/></StgValue>
</operation>

<operation id="3964" st_id="201" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2562 %output_r_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_197_req"/></StgValue>
</operation>

<operation id="3965" st_id="201" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2570 %output_r_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_198_req"/></StgValue>
</operation>

<operation id="3966" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2574 %add_ln116_212 = add i64 %add_ln116_199, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_212"/></StgValue>
</operation>

<operation id="3967" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2575 %trunc_ln116_198 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_212, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_198"/></StgValue>
</operation>

<operation id="3968" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2576 %sext_ln116_199 = sext i62 %trunc_ln116_198

]]></Node>
<StgValue><ssdm name="sext_ln116_199"/></StgValue>
</operation>

<operation id="3969" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2577 %output_r_addr_201 = getelementptr i32 %output_r, i64 %sext_ln116_199

]]></Node>
<StgValue><ssdm name="output_r_addr_201"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="3970" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:569 %add_ln116_496 = add i12 %phi_mul_load, i12 190

]]></Node>
<StgValue><ssdm name="add_ln116_496"/></StgValue>
</operation>

<operation id="3971" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:570 %zext_ln116_241 = zext i12 %add_ln116_496

]]></Node>
<StgValue><ssdm name="zext_ln116_241"/></StgValue>
</operation>

<operation id="3972" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:571 %input_fm_buffer_1_addr_190 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_241

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_190"/></StgValue>
</operation>

<operation id="3973" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2508 %bitcast_ln116_190 = bitcast i32 %output_r_addr_192_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_190"/></StgValue>
</operation>

<operation id="3974" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2509 %store_ln116 = store i32 %bitcast_ln116_190, i12 %input_fm_buffer_1_addr_190

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3975" st_id="202" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2515 %output_r_addr_193_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_193

]]></Node>
<StgValue><ssdm name="output_r_addr_193_read"/></StgValue>
</operation>

<operation id="3976" st_id="202" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2522 %output_r_load_192_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_194, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_192_req"/></StgValue>
</operation>

<operation id="3977" st_id="202" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2530 %output_r_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_193_req"/></StgValue>
</operation>

<operation id="3978" st_id="202" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2538 %output_r_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_194_req"/></StgValue>
</operation>

<operation id="3979" st_id="202" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2546 %output_r_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_195_req"/></StgValue>
</operation>

<operation id="3980" st_id="202" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2554 %output_r_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_196_req"/></StgValue>
</operation>

<operation id="3981" st_id="202" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2562 %output_r_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_197_req"/></StgValue>
</operation>

<operation id="3982" st_id="202" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2570 %output_r_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_198_req"/></StgValue>
</operation>

<operation id="3983" st_id="202" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2578 %output_r_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_199_req"/></StgValue>
</operation>

<operation id="3984" st_id="202" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2582 %add_ln116_213 = add i64 %add_ln116_199, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_213"/></StgValue>
</operation>

<operation id="3985" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2583 %trunc_ln116_199 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_213, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_199"/></StgValue>
</operation>

<operation id="3986" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2584 %sext_ln116_200 = sext i62 %trunc_ln116_199

]]></Node>
<StgValue><ssdm name="sext_ln116_200"/></StgValue>
</operation>

<operation id="3987" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2585 %output_r_addr_202 = getelementptr i32 %output_r, i64 %sext_ln116_200

]]></Node>
<StgValue><ssdm name="output_r_addr_202"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="3988" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:572 %add_ln116_497 = add i12 %phi_mul_load, i12 191

]]></Node>
<StgValue><ssdm name="add_ln116_497"/></StgValue>
</operation>

<operation id="3989" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:573 %zext_ln116_242 = zext i12 %add_ln116_497

]]></Node>
<StgValue><ssdm name="zext_ln116_242"/></StgValue>
</operation>

<operation id="3990" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:574 %input_fm_buffer_1_addr_191 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_242

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_191"/></StgValue>
</operation>

<operation id="3991" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2516 %bitcast_ln116_191 = bitcast i32 %output_r_addr_193_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_191"/></StgValue>
</operation>

<operation id="3992" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2517 %store_ln116 = store i32 %bitcast_ln116_191, i12 %input_fm_buffer_1_addr_191

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="3993" st_id="203" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2523 %output_r_addr_194_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_194

]]></Node>
<StgValue><ssdm name="output_r_addr_194_read"/></StgValue>
</operation>

<operation id="3994" st_id="203" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2530 %output_r_load_193_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_195, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_193_req"/></StgValue>
</operation>

<operation id="3995" st_id="203" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2538 %output_r_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_194_req"/></StgValue>
</operation>

<operation id="3996" st_id="203" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2546 %output_r_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_195_req"/></StgValue>
</operation>

<operation id="3997" st_id="203" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2554 %output_r_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_196_req"/></StgValue>
</operation>

<operation id="3998" st_id="203" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2562 %output_r_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_197_req"/></StgValue>
</operation>

<operation id="3999" st_id="203" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2570 %output_r_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_198_req"/></StgValue>
</operation>

<operation id="4000" st_id="203" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2578 %output_r_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_199_req"/></StgValue>
</operation>

<operation id="4001" st_id="203" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2586 %output_r_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_202, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_200_req"/></StgValue>
</operation>

<operation id="4002" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2590 %add_ln116_214 = add i64 %add_ln116_199, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_214"/></StgValue>
</operation>

<operation id="4003" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2591 %trunc_ln116_200 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_214, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_200"/></StgValue>
</operation>

<operation id="4004" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2592 %sext_ln116_201 = sext i62 %trunc_ln116_200

]]></Node>
<StgValue><ssdm name="sext_ln116_201"/></StgValue>
</operation>

<operation id="4005" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2593 %output_r_addr_203 = getelementptr i32 %output_r, i64 %sext_ln116_201

]]></Node>
<StgValue><ssdm name="output_r_addr_203"/></StgValue>
</operation>

<operation id="4006" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2598 %add_ln116_215 = add i64 %add_ln116_199, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_215"/></StgValue>
</operation>

<operation id="4007" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2599 %trunc_ln116_201 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_215, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_201"/></StgValue>
</operation>

<operation id="4008" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2600 %sext_ln116_202 = sext i62 %trunc_ln116_201

]]></Node>
<StgValue><ssdm name="sext_ln116_202"/></StgValue>
</operation>

<operation id="4009" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2601 %output_r_addr_204 = getelementptr i32 %output_r, i64 %sext_ln116_202

]]></Node>
<StgValue><ssdm name="output_r_addr_204"/></StgValue>
</operation>

<operation id="4010" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2606 %add_ln116_216 = add i64 %add_ln116_199, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_216"/></StgValue>
</operation>

<operation id="4011" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2607 %trunc_ln116_202 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_216, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_202"/></StgValue>
</operation>

<operation id="4012" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2608 %sext_ln116_203 = sext i62 %trunc_ln116_202

]]></Node>
<StgValue><ssdm name="sext_ln116_203"/></StgValue>
</operation>

<operation id="4013" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2609 %output_r_addr_205 = getelementptr i32 %output_r, i64 %sext_ln116_203

]]></Node>
<StgValue><ssdm name="output_r_addr_205"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="4014" st_id="204" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:575 %add_ln116_498 = add i12 %phi_mul_load, i12 192

]]></Node>
<StgValue><ssdm name="add_ln116_498"/></StgValue>
</operation>

<operation id="4015" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:576 %zext_ln116_243 = zext i12 %add_ln116_498

]]></Node>
<StgValue><ssdm name="zext_ln116_243"/></StgValue>
</operation>

<operation id="4016" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:577 %input_fm_buffer_1_addr_192 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_243

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_192"/></StgValue>
</operation>

<operation id="4017" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2524 %bitcast_ln116_192 = bitcast i32 %output_r_addr_194_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_192"/></StgValue>
</operation>

<operation id="4018" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2525 %store_ln116 = store i32 %bitcast_ln116_192, i12 %input_fm_buffer_1_addr_192

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4019" st_id="204" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2531 %output_r_addr_195_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_195

]]></Node>
<StgValue><ssdm name="output_r_addr_195_read"/></StgValue>
</operation>

<operation id="4020" st_id="204" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2538 %output_r_load_194_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_196, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_194_req"/></StgValue>
</operation>

<operation id="4021" st_id="204" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2546 %output_r_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_195_req"/></StgValue>
</operation>

<operation id="4022" st_id="204" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2554 %output_r_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_196_req"/></StgValue>
</operation>

<operation id="4023" st_id="204" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2562 %output_r_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_197_req"/></StgValue>
</operation>

<operation id="4024" st_id="204" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2570 %output_r_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_198_req"/></StgValue>
</operation>

<operation id="4025" st_id="204" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2578 %output_r_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_199_req"/></StgValue>
</operation>

<operation id="4026" st_id="204" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2586 %output_r_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_202, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_200_req"/></StgValue>
</operation>

<operation id="4027" st_id="204" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2594 %output_r_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_203, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_201_req"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="4028" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:578 %add_ln116_499 = add i12 %phi_mul_load, i12 193

]]></Node>
<StgValue><ssdm name="add_ln116_499"/></StgValue>
</operation>

<operation id="4029" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:579 %zext_ln116_244 = zext i12 %add_ln116_499

]]></Node>
<StgValue><ssdm name="zext_ln116_244"/></StgValue>
</operation>

<operation id="4030" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:580 %input_fm_buffer_1_addr_193 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_244

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_193"/></StgValue>
</operation>

<operation id="4031" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2532 %bitcast_ln116_193 = bitcast i32 %output_r_addr_195_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_193"/></StgValue>
</operation>

<operation id="4032" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2533 %store_ln116 = store i32 %bitcast_ln116_193, i12 %input_fm_buffer_1_addr_193

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4033" st_id="205" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2539 %output_r_addr_196_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_196

]]></Node>
<StgValue><ssdm name="output_r_addr_196_read"/></StgValue>
</operation>

<operation id="4034" st_id="205" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2546 %output_r_load_195_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_197, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_195_req"/></StgValue>
</operation>

<operation id="4035" st_id="205" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2554 %output_r_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_196_req"/></StgValue>
</operation>

<operation id="4036" st_id="205" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2562 %output_r_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_197_req"/></StgValue>
</operation>

<operation id="4037" st_id="205" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2570 %output_r_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_198_req"/></StgValue>
</operation>

<operation id="4038" st_id="205" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2578 %output_r_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_199_req"/></StgValue>
</operation>

<operation id="4039" st_id="205" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2586 %output_r_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_202, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_200_req"/></StgValue>
</operation>

<operation id="4040" st_id="205" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2594 %output_r_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_203, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_201_req"/></StgValue>
</operation>

<operation id="4041" st_id="205" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2602 %output_r_load_202_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_204, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_202_req"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="4042" st_id="206" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:581 %add_ln116_500 = add i12 %phi_mul_load, i12 194

]]></Node>
<StgValue><ssdm name="add_ln116_500"/></StgValue>
</operation>

<operation id="4043" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:582 %zext_ln116_245 = zext i12 %add_ln116_500

]]></Node>
<StgValue><ssdm name="zext_ln116_245"/></StgValue>
</operation>

<operation id="4044" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:583 %input_fm_buffer_1_addr_194 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_245

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_194"/></StgValue>
</operation>

<operation id="4045" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2540 %bitcast_ln116_194 = bitcast i32 %output_r_addr_196_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_194"/></StgValue>
</operation>

<operation id="4046" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2541 %store_ln116 = store i32 %bitcast_ln116_194, i12 %input_fm_buffer_1_addr_194

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4047" st_id="206" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2547 %output_r_addr_197_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_197

]]></Node>
<StgValue><ssdm name="output_r_addr_197_read"/></StgValue>
</operation>

<operation id="4048" st_id="206" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2554 %output_r_load_196_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_198, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_196_req"/></StgValue>
</operation>

<operation id="4049" st_id="206" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2562 %output_r_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_197_req"/></StgValue>
</operation>

<operation id="4050" st_id="206" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2570 %output_r_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_198_req"/></StgValue>
</operation>

<operation id="4051" st_id="206" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2578 %output_r_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_199_req"/></StgValue>
</operation>

<operation id="4052" st_id="206" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2586 %output_r_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_202, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_200_req"/></StgValue>
</operation>

<operation id="4053" st_id="206" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2594 %output_r_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_203, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_201_req"/></StgValue>
</operation>

<operation id="4054" st_id="206" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2602 %output_r_load_202_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_204, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_202_req"/></StgValue>
</operation>

<operation id="4055" st_id="206" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2610 %output_r_load_203_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_205, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_203_req"/></StgValue>
</operation>

<operation id="4056" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:2614 %shl_ln116_40 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_11_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_40"/></StgValue>
</operation>

<operation id="4057" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:2615 %shl_ln116_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_11_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_41"/></StgValue>
</operation>

<operation id="4058" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:2616 %zext_ln116_42 = zext i10 %shl_ln116_41

]]></Node>
<StgValue><ssdm name="zext_ln116_42"/></StgValue>
</operation>

<operation id="4059" st_id="206" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:2617 %sub_ln116_12 = sub i18 %shl_ln116_40, i18 %zext_ln116_42

]]></Node>
<StgValue><ssdm name="sub_ln116_12"/></StgValue>
</operation>

<operation id="4060" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:2618 %zext_ln116_43 = zext i18 %sub_ln116_12

]]></Node>
<StgValue><ssdm name="zext_ln116_43"/></StgValue>
</operation>

<operation id="4061" st_id="206" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2619 %add_ln116_217 = add i64 %add_ln116, i64 %zext_ln116_43

]]></Node>
<StgValue><ssdm name="add_ln116_217"/></StgValue>
</operation>

<operation id="4062" st_id="206" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2620 %add_ln116_218 = add i64 %add_ln116_217, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_218"/></StgValue>
</operation>

<operation id="4063" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2621 %trunc_ln116_203 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_218, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_203"/></StgValue>
</operation>

<operation id="4064" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2622 %sext_ln116_204 = sext i62 %trunc_ln116_203

]]></Node>
<StgValue><ssdm name="sext_ln116_204"/></StgValue>
</operation>

<operation id="4065" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2623 %output_r_addr_206 = getelementptr i32 %output_r, i64 %sext_ln116_204

]]></Node>
<StgValue><ssdm name="output_r_addr_206"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="4066" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:584 %add_ln116_501 = add i12 %phi_mul_load, i12 195

]]></Node>
<StgValue><ssdm name="add_ln116_501"/></StgValue>
</operation>

<operation id="4067" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:585 %zext_ln116_246 = zext i12 %add_ln116_501

]]></Node>
<StgValue><ssdm name="zext_ln116_246"/></StgValue>
</operation>

<operation id="4068" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:586 %input_fm_buffer_1_addr_195 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_246

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_195"/></StgValue>
</operation>

<operation id="4069" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2548 %bitcast_ln116_195 = bitcast i32 %output_r_addr_197_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_195"/></StgValue>
</operation>

<operation id="4070" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2549 %store_ln116 = store i32 %bitcast_ln116_195, i12 %input_fm_buffer_1_addr_195

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4071" st_id="207" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2555 %output_r_addr_198_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_198

]]></Node>
<StgValue><ssdm name="output_r_addr_198_read"/></StgValue>
</operation>

<operation id="4072" st_id="207" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2562 %output_r_load_197_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_199, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_197_req"/></StgValue>
</operation>

<operation id="4073" st_id="207" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2570 %output_r_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_198_req"/></StgValue>
</operation>

<operation id="4074" st_id="207" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2578 %output_r_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_199_req"/></StgValue>
</operation>

<operation id="4075" st_id="207" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2586 %output_r_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_202, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_200_req"/></StgValue>
</operation>

<operation id="4076" st_id="207" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2594 %output_r_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_203, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_201_req"/></StgValue>
</operation>

<operation id="4077" st_id="207" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2602 %output_r_load_202_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_204, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_202_req"/></StgValue>
</operation>

<operation id="4078" st_id="207" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2610 %output_r_load_203_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_205, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_203_req"/></StgValue>
</operation>

<operation id="4079" st_id="207" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2624 %output_r_load_204_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_206, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_204_req"/></StgValue>
</operation>

<operation id="4080" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2628 %add_ln116_219 = add i64 %add_ln116_217, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_219"/></StgValue>
</operation>

<operation id="4081" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2629 %trunc_ln116_204 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_219, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_204"/></StgValue>
</operation>

<operation id="4082" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2630 %sext_ln116_205 = sext i62 %trunc_ln116_204

]]></Node>
<StgValue><ssdm name="sext_ln116_205"/></StgValue>
</operation>

<operation id="4083" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2631 %output_r_addr_207 = getelementptr i32 %output_r, i64 %sext_ln116_205

]]></Node>
<StgValue><ssdm name="output_r_addr_207"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="4084" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:587 %add_ln116_502 = add i12 %phi_mul_load, i12 196

]]></Node>
<StgValue><ssdm name="add_ln116_502"/></StgValue>
</operation>

<operation id="4085" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:588 %zext_ln116_247 = zext i12 %add_ln116_502

]]></Node>
<StgValue><ssdm name="zext_ln116_247"/></StgValue>
</operation>

<operation id="4086" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:589 %input_fm_buffer_1_addr_196 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_247

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_196"/></StgValue>
</operation>

<operation id="4087" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2556 %bitcast_ln116_196 = bitcast i32 %output_r_addr_198_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_196"/></StgValue>
</operation>

<operation id="4088" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2557 %store_ln116 = store i32 %bitcast_ln116_196, i12 %input_fm_buffer_1_addr_196

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4089" st_id="208" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2563 %output_r_addr_199_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_199

]]></Node>
<StgValue><ssdm name="output_r_addr_199_read"/></StgValue>
</operation>

<operation id="4090" st_id="208" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2570 %output_r_load_198_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_200, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_198_req"/></StgValue>
</operation>

<operation id="4091" st_id="208" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2578 %output_r_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_199_req"/></StgValue>
</operation>

<operation id="4092" st_id="208" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2586 %output_r_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_202, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_200_req"/></StgValue>
</operation>

<operation id="4093" st_id="208" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2594 %output_r_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_203, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_201_req"/></StgValue>
</operation>

<operation id="4094" st_id="208" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2602 %output_r_load_202_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_204, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_202_req"/></StgValue>
</operation>

<operation id="4095" st_id="208" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2610 %output_r_load_203_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_205, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_203_req"/></StgValue>
</operation>

<operation id="4096" st_id="208" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2624 %output_r_load_204_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_206, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_204_req"/></StgValue>
</operation>

<operation id="4097" st_id="208" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2632 %output_r_load_205_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_207, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_205_req"/></StgValue>
</operation>

<operation id="4098" st_id="208" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2636 %add_ln116_220 = add i64 %add_ln116_217, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_220"/></StgValue>
</operation>

<operation id="4099" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2637 %trunc_ln116_205 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_220, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_205"/></StgValue>
</operation>

<operation id="4100" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2638 %sext_ln116_206 = sext i62 %trunc_ln116_205

]]></Node>
<StgValue><ssdm name="sext_ln116_206"/></StgValue>
</operation>

<operation id="4101" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2639 %output_r_addr_208 = getelementptr i32 %output_r, i64 %sext_ln116_206

]]></Node>
<StgValue><ssdm name="output_r_addr_208"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="4102" st_id="209" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:590 %add_ln116_503 = add i12 %phi_mul_load, i12 197

]]></Node>
<StgValue><ssdm name="add_ln116_503"/></StgValue>
</operation>

<operation id="4103" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:591 %zext_ln116_248 = zext i12 %add_ln116_503

]]></Node>
<StgValue><ssdm name="zext_ln116_248"/></StgValue>
</operation>

<operation id="4104" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:592 %input_fm_buffer_1_addr_197 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_248

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_197"/></StgValue>
</operation>

<operation id="4105" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2564 %bitcast_ln116_197 = bitcast i32 %output_r_addr_199_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_197"/></StgValue>
</operation>

<operation id="4106" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2565 %store_ln116 = store i32 %bitcast_ln116_197, i12 %input_fm_buffer_1_addr_197

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4107" st_id="209" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2571 %output_r_addr_200_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_200

]]></Node>
<StgValue><ssdm name="output_r_addr_200_read"/></StgValue>
</operation>

<operation id="4108" st_id="209" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2578 %output_r_load_199_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_201, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_199_req"/></StgValue>
</operation>

<operation id="4109" st_id="209" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2586 %output_r_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_202, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_200_req"/></StgValue>
</operation>

<operation id="4110" st_id="209" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2594 %output_r_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_203, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_201_req"/></StgValue>
</operation>

<operation id="4111" st_id="209" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2602 %output_r_load_202_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_204, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_202_req"/></StgValue>
</operation>

<operation id="4112" st_id="209" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2610 %output_r_load_203_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_205, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_203_req"/></StgValue>
</operation>

<operation id="4113" st_id="209" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2624 %output_r_load_204_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_206, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_204_req"/></StgValue>
</operation>

<operation id="4114" st_id="209" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2632 %output_r_load_205_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_207, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_205_req"/></StgValue>
</operation>

<operation id="4115" st_id="209" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2640 %output_r_load_206_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_208, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_206_req"/></StgValue>
</operation>

<operation id="4116" st_id="209" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2644 %add_ln116_221 = add i64 %add_ln116_217, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_221"/></StgValue>
</operation>

<operation id="4117" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2645 %trunc_ln116_206 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_221, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_206"/></StgValue>
</operation>

<operation id="4118" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2646 %sext_ln116_207 = sext i62 %trunc_ln116_206

]]></Node>
<StgValue><ssdm name="sext_ln116_207"/></StgValue>
</operation>

<operation id="4119" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2647 %output_r_addr_209 = getelementptr i32 %output_r, i64 %sext_ln116_207

]]></Node>
<StgValue><ssdm name="output_r_addr_209"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="4120" st_id="210" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:593 %add_ln116_504 = add i12 %phi_mul_load, i12 198

]]></Node>
<StgValue><ssdm name="add_ln116_504"/></StgValue>
</operation>

<operation id="4121" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:594 %zext_ln116_249 = zext i12 %add_ln116_504

]]></Node>
<StgValue><ssdm name="zext_ln116_249"/></StgValue>
</operation>

<operation id="4122" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:595 %input_fm_buffer_1_addr_198 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_249

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_198"/></StgValue>
</operation>

<operation id="4123" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2572 %bitcast_ln116_198 = bitcast i32 %output_r_addr_200_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_198"/></StgValue>
</operation>

<operation id="4124" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2573 %store_ln116 = store i32 %bitcast_ln116_198, i12 %input_fm_buffer_1_addr_198

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4125" st_id="210" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2579 %output_r_addr_201_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_201

]]></Node>
<StgValue><ssdm name="output_r_addr_201_read"/></StgValue>
</operation>

<operation id="4126" st_id="210" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2586 %output_r_load_200_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_202, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_200_req"/></StgValue>
</operation>

<operation id="4127" st_id="210" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2594 %output_r_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_203, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_201_req"/></StgValue>
</operation>

<operation id="4128" st_id="210" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2602 %output_r_load_202_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_204, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_202_req"/></StgValue>
</operation>

<operation id="4129" st_id="210" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2610 %output_r_load_203_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_205, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_203_req"/></StgValue>
</operation>

<operation id="4130" st_id="210" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2624 %output_r_load_204_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_206, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_204_req"/></StgValue>
</operation>

<operation id="4131" st_id="210" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2632 %output_r_load_205_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_207, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_205_req"/></StgValue>
</operation>

<operation id="4132" st_id="210" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2640 %output_r_load_206_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_208, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_206_req"/></StgValue>
</operation>

<operation id="4133" st_id="210" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2648 %output_r_load_207_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_209, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_207_req"/></StgValue>
</operation>

<operation id="4134" st_id="210" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2652 %add_ln116_222 = add i64 %add_ln116_217, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_222"/></StgValue>
</operation>

<operation id="4135" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2653 %trunc_ln116_207 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_222, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_207"/></StgValue>
</operation>

<operation id="4136" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2654 %sext_ln116_208 = sext i62 %trunc_ln116_207

]]></Node>
<StgValue><ssdm name="sext_ln116_208"/></StgValue>
</operation>

<operation id="4137" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2655 %output_r_addr_210 = getelementptr i32 %output_r, i64 %sext_ln116_208

]]></Node>
<StgValue><ssdm name="output_r_addr_210"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="4138" st_id="211" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:596 %add_ln116_505 = add i12 %phi_mul_load, i12 199

]]></Node>
<StgValue><ssdm name="add_ln116_505"/></StgValue>
</operation>

<operation id="4139" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:597 %zext_ln116_250 = zext i12 %add_ln116_505

]]></Node>
<StgValue><ssdm name="zext_ln116_250"/></StgValue>
</operation>

<operation id="4140" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:598 %input_fm_buffer_1_addr_199 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_250

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_199"/></StgValue>
</operation>

<operation id="4141" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2580 %bitcast_ln116_199 = bitcast i32 %output_r_addr_201_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_199"/></StgValue>
</operation>

<operation id="4142" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2581 %store_ln116 = store i32 %bitcast_ln116_199, i12 %input_fm_buffer_1_addr_199

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4143" st_id="211" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2587 %output_r_addr_202_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_202

]]></Node>
<StgValue><ssdm name="output_r_addr_202_read"/></StgValue>
</operation>

<operation id="4144" st_id="211" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2594 %output_r_load_201_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_203, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_201_req"/></StgValue>
</operation>

<operation id="4145" st_id="211" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2602 %output_r_load_202_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_204, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_202_req"/></StgValue>
</operation>

<operation id="4146" st_id="211" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2610 %output_r_load_203_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_205, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_203_req"/></StgValue>
</operation>

<operation id="4147" st_id="211" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2624 %output_r_load_204_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_206, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_204_req"/></StgValue>
</operation>

<operation id="4148" st_id="211" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2632 %output_r_load_205_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_207, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_205_req"/></StgValue>
</operation>

<operation id="4149" st_id="211" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2640 %output_r_load_206_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_208, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_206_req"/></StgValue>
</operation>

<operation id="4150" st_id="211" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2648 %output_r_load_207_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_209, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_207_req"/></StgValue>
</operation>

<operation id="4151" st_id="211" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2656 %output_r_load_208_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_210, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_208_req"/></StgValue>
</operation>

<operation id="4152" st_id="211" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2660 %add_ln116_223 = add i64 %add_ln116_217, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_223"/></StgValue>
</operation>

<operation id="4153" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2661 %trunc_ln116_208 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_223, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_208"/></StgValue>
</operation>

<operation id="4154" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2662 %sext_ln116_209 = sext i62 %trunc_ln116_208

]]></Node>
<StgValue><ssdm name="sext_ln116_209"/></StgValue>
</operation>

<operation id="4155" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2663 %output_r_addr_211 = getelementptr i32 %output_r, i64 %sext_ln116_209

]]></Node>
<StgValue><ssdm name="output_r_addr_211"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="4156" st_id="212" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:599 %add_ln116_506 = add i12 %phi_mul_load, i12 200

]]></Node>
<StgValue><ssdm name="add_ln116_506"/></StgValue>
</operation>

<operation id="4157" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:600 %zext_ln116_251 = zext i12 %add_ln116_506

]]></Node>
<StgValue><ssdm name="zext_ln116_251"/></StgValue>
</operation>

<operation id="4158" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:601 %input_fm_buffer_1_addr_200 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_251

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_200"/></StgValue>
</operation>

<operation id="4159" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2588 %bitcast_ln116_200 = bitcast i32 %output_r_addr_202_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_200"/></StgValue>
</operation>

<operation id="4160" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2589 %store_ln116 = store i32 %bitcast_ln116_200, i12 %input_fm_buffer_1_addr_200

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4161" st_id="212" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2595 %output_r_addr_203_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_203

]]></Node>
<StgValue><ssdm name="output_r_addr_203_read"/></StgValue>
</operation>

<operation id="4162" st_id="212" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2602 %output_r_load_202_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_204, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_202_req"/></StgValue>
</operation>

<operation id="4163" st_id="212" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2610 %output_r_load_203_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_205, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_203_req"/></StgValue>
</operation>

<operation id="4164" st_id="212" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2624 %output_r_load_204_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_206, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_204_req"/></StgValue>
</operation>

<operation id="4165" st_id="212" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2632 %output_r_load_205_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_207, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_205_req"/></StgValue>
</operation>

<operation id="4166" st_id="212" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2640 %output_r_load_206_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_208, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_206_req"/></StgValue>
</operation>

<operation id="4167" st_id="212" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2648 %output_r_load_207_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_209, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_207_req"/></StgValue>
</operation>

<operation id="4168" st_id="212" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2656 %output_r_load_208_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_210, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_208_req"/></StgValue>
</operation>

<operation id="4169" st_id="212" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2664 %output_r_load_209_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_211, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_209_req"/></StgValue>
</operation>

<operation id="4170" st_id="212" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2668 %add_ln116_224 = add i64 %add_ln116_217, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_224"/></StgValue>
</operation>

<operation id="4171" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2669 %trunc_ln116_209 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_224, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_209"/></StgValue>
</operation>

<operation id="4172" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2670 %sext_ln116_210 = sext i62 %trunc_ln116_209

]]></Node>
<StgValue><ssdm name="sext_ln116_210"/></StgValue>
</operation>

<operation id="4173" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2671 %output_r_addr_212 = getelementptr i32 %output_r, i64 %sext_ln116_210

]]></Node>
<StgValue><ssdm name="output_r_addr_212"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="4174" st_id="213" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:602 %add_ln116_507 = add i12 %phi_mul_load, i12 201

]]></Node>
<StgValue><ssdm name="add_ln116_507"/></StgValue>
</operation>

<operation id="4175" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:603 %zext_ln116_252 = zext i12 %add_ln116_507

]]></Node>
<StgValue><ssdm name="zext_ln116_252"/></StgValue>
</operation>

<operation id="4176" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:604 %input_fm_buffer_1_addr_201 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_252

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_201"/></StgValue>
</operation>

<operation id="4177" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2596 %bitcast_ln116_201 = bitcast i32 %output_r_addr_203_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_201"/></StgValue>
</operation>

<operation id="4178" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2597 %store_ln116 = store i32 %bitcast_ln116_201, i12 %input_fm_buffer_1_addr_201

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4179" st_id="213" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2603 %output_r_addr_204_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_204

]]></Node>
<StgValue><ssdm name="output_r_addr_204_read"/></StgValue>
</operation>

<operation id="4180" st_id="213" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2610 %output_r_load_203_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_205, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_203_req"/></StgValue>
</operation>

<operation id="4181" st_id="213" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2624 %output_r_load_204_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_206, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_204_req"/></StgValue>
</operation>

<operation id="4182" st_id="213" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2632 %output_r_load_205_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_207, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_205_req"/></StgValue>
</operation>

<operation id="4183" st_id="213" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2640 %output_r_load_206_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_208, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_206_req"/></StgValue>
</operation>

<operation id="4184" st_id="213" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2648 %output_r_load_207_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_209, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_207_req"/></StgValue>
</operation>

<operation id="4185" st_id="213" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2656 %output_r_load_208_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_210, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_208_req"/></StgValue>
</operation>

<operation id="4186" st_id="213" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2664 %output_r_load_209_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_211, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_209_req"/></StgValue>
</operation>

<operation id="4187" st_id="213" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2672 %output_r_load_210_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_212, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_210_req"/></StgValue>
</operation>

<operation id="4188" st_id="213" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2676 %add_ln116_225 = add i64 %add_ln116_217, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_225"/></StgValue>
</operation>

<operation id="4189" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2677 %trunc_ln116_210 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_225, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_210"/></StgValue>
</operation>

<operation id="4190" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2678 %sext_ln116_211 = sext i62 %trunc_ln116_210

]]></Node>
<StgValue><ssdm name="sext_ln116_211"/></StgValue>
</operation>

<operation id="4191" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2679 %output_r_addr_213 = getelementptr i32 %output_r, i64 %sext_ln116_211

]]></Node>
<StgValue><ssdm name="output_r_addr_213"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="4192" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:605 %add_ln116_508 = add i12 %phi_mul_load, i12 202

]]></Node>
<StgValue><ssdm name="add_ln116_508"/></StgValue>
</operation>

<operation id="4193" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:606 %zext_ln116_253 = zext i12 %add_ln116_508

]]></Node>
<StgValue><ssdm name="zext_ln116_253"/></StgValue>
</operation>

<operation id="4194" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:607 %input_fm_buffer_1_addr_202 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_253

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_202"/></StgValue>
</operation>

<operation id="4195" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2604 %bitcast_ln116_202 = bitcast i32 %output_r_addr_204_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_202"/></StgValue>
</operation>

<operation id="4196" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2605 %store_ln116 = store i32 %bitcast_ln116_202, i12 %input_fm_buffer_1_addr_202

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4197" st_id="214" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2611 %output_r_addr_205_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_205

]]></Node>
<StgValue><ssdm name="output_r_addr_205_read"/></StgValue>
</operation>

<operation id="4198" st_id="214" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2624 %output_r_load_204_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_206, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_204_req"/></StgValue>
</operation>

<operation id="4199" st_id="214" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2632 %output_r_load_205_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_207, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_205_req"/></StgValue>
</operation>

<operation id="4200" st_id="214" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2640 %output_r_load_206_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_208, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_206_req"/></StgValue>
</operation>

<operation id="4201" st_id="214" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2648 %output_r_load_207_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_209, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_207_req"/></StgValue>
</operation>

<operation id="4202" st_id="214" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2656 %output_r_load_208_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_210, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_208_req"/></StgValue>
</operation>

<operation id="4203" st_id="214" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2664 %output_r_load_209_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_211, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_209_req"/></StgValue>
</operation>

<operation id="4204" st_id="214" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2672 %output_r_load_210_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_212, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_210_req"/></StgValue>
</operation>

<operation id="4205" st_id="214" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2680 %output_r_load_211_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_213, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_211_req"/></StgValue>
</operation>

<operation id="4206" st_id="214" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2684 %add_ln116_226 = add i64 %add_ln116_217, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_226"/></StgValue>
</operation>

<operation id="4207" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2685 %trunc_ln116_211 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_226, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_211"/></StgValue>
</operation>

<operation id="4208" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2686 %sext_ln116_212 = sext i62 %trunc_ln116_211

]]></Node>
<StgValue><ssdm name="sext_ln116_212"/></StgValue>
</operation>

<operation id="4209" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2687 %output_r_addr_214 = getelementptr i32 %output_r, i64 %sext_ln116_212

]]></Node>
<StgValue><ssdm name="output_r_addr_214"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="4210" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:608 %add_ln116_509 = add i12 %phi_mul_load, i12 203

]]></Node>
<StgValue><ssdm name="add_ln116_509"/></StgValue>
</operation>

<operation id="4211" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:609 %zext_ln116_254 = zext i12 %add_ln116_509

]]></Node>
<StgValue><ssdm name="zext_ln116_254"/></StgValue>
</operation>

<operation id="4212" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:610 %input_fm_buffer_1_addr_203 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_254

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_203"/></StgValue>
</operation>

<operation id="4213" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2612 %bitcast_ln116_203 = bitcast i32 %output_r_addr_205_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_203"/></StgValue>
</operation>

<operation id="4214" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2613 %store_ln116 = store i32 %bitcast_ln116_203, i12 %input_fm_buffer_1_addr_203

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4215" st_id="215" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2625 %output_r_addr_206_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_206

]]></Node>
<StgValue><ssdm name="output_r_addr_206_read"/></StgValue>
</operation>

<operation id="4216" st_id="215" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2632 %output_r_load_205_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_207, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_205_req"/></StgValue>
</operation>

<operation id="4217" st_id="215" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2640 %output_r_load_206_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_208, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_206_req"/></StgValue>
</operation>

<operation id="4218" st_id="215" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2648 %output_r_load_207_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_209, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_207_req"/></StgValue>
</operation>

<operation id="4219" st_id="215" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2656 %output_r_load_208_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_210, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_208_req"/></StgValue>
</operation>

<operation id="4220" st_id="215" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2664 %output_r_load_209_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_211, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_209_req"/></StgValue>
</operation>

<operation id="4221" st_id="215" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2672 %output_r_load_210_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_212, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_210_req"/></StgValue>
</operation>

<operation id="4222" st_id="215" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2680 %output_r_load_211_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_213, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_211_req"/></StgValue>
</operation>

<operation id="4223" st_id="215" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2688 %output_r_load_212_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_214, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_212_req"/></StgValue>
</operation>

<operation id="4224" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2692 %add_ln116_227 = add i64 %add_ln116_217, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_227"/></StgValue>
</operation>

<operation id="4225" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2693 %trunc_ln116_212 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_227, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_212"/></StgValue>
</operation>

<operation id="4226" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2694 %sext_ln116_213 = sext i62 %trunc_ln116_212

]]></Node>
<StgValue><ssdm name="sext_ln116_213"/></StgValue>
</operation>

<operation id="4227" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2695 %output_r_addr_215 = getelementptr i32 %output_r, i64 %sext_ln116_213

]]></Node>
<StgValue><ssdm name="output_r_addr_215"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="4228" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:611 %add_ln116_510 = add i12 %phi_mul_load, i12 204

]]></Node>
<StgValue><ssdm name="add_ln116_510"/></StgValue>
</operation>

<operation id="4229" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:612 %zext_ln116_255 = zext i12 %add_ln116_510

]]></Node>
<StgValue><ssdm name="zext_ln116_255"/></StgValue>
</operation>

<operation id="4230" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:613 %input_fm_buffer_1_addr_204 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_255

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_204"/></StgValue>
</operation>

<operation id="4231" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2626 %bitcast_ln116_204 = bitcast i32 %output_r_addr_206_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_204"/></StgValue>
</operation>

<operation id="4232" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2627 %store_ln116 = store i32 %bitcast_ln116_204, i12 %input_fm_buffer_1_addr_204

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4233" st_id="216" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2633 %output_r_addr_207_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_207

]]></Node>
<StgValue><ssdm name="output_r_addr_207_read"/></StgValue>
</operation>

<operation id="4234" st_id="216" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2640 %output_r_load_206_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_208, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_206_req"/></StgValue>
</operation>

<operation id="4235" st_id="216" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2648 %output_r_load_207_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_209, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_207_req"/></StgValue>
</operation>

<operation id="4236" st_id="216" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2656 %output_r_load_208_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_210, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_208_req"/></StgValue>
</operation>

<operation id="4237" st_id="216" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2664 %output_r_load_209_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_211, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_209_req"/></StgValue>
</operation>

<operation id="4238" st_id="216" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2672 %output_r_load_210_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_212, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_210_req"/></StgValue>
</operation>

<operation id="4239" st_id="216" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2680 %output_r_load_211_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_213, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_211_req"/></StgValue>
</operation>

<operation id="4240" st_id="216" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2688 %output_r_load_212_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_214, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_212_req"/></StgValue>
</operation>

<operation id="4241" st_id="216" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2696 %output_r_load_213_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_215, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_213_req"/></StgValue>
</operation>

<operation id="4242" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2700 %add_ln116_228 = add i64 %add_ln116_217, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_228"/></StgValue>
</operation>

<operation id="4243" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2701 %trunc_ln116_213 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_228, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_213"/></StgValue>
</operation>

<operation id="4244" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2702 %sext_ln116_214 = sext i62 %trunc_ln116_213

]]></Node>
<StgValue><ssdm name="sext_ln116_214"/></StgValue>
</operation>

<operation id="4245" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2703 %output_r_addr_216 = getelementptr i32 %output_r, i64 %sext_ln116_214

]]></Node>
<StgValue><ssdm name="output_r_addr_216"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="4246" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:614 %add_ln116_511 = add i12 %phi_mul_load, i12 205

]]></Node>
<StgValue><ssdm name="add_ln116_511"/></StgValue>
</operation>

<operation id="4247" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:615 %zext_ln116_256 = zext i12 %add_ln116_511

]]></Node>
<StgValue><ssdm name="zext_ln116_256"/></StgValue>
</operation>

<operation id="4248" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:616 %input_fm_buffer_1_addr_205 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_256

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_205"/></StgValue>
</operation>

<operation id="4249" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2634 %bitcast_ln116_205 = bitcast i32 %output_r_addr_207_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_205"/></StgValue>
</operation>

<operation id="4250" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2635 %store_ln116 = store i32 %bitcast_ln116_205, i12 %input_fm_buffer_1_addr_205

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4251" st_id="217" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2641 %output_r_addr_208_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_208

]]></Node>
<StgValue><ssdm name="output_r_addr_208_read"/></StgValue>
</operation>

<operation id="4252" st_id="217" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2648 %output_r_load_207_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_209, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_207_req"/></StgValue>
</operation>

<operation id="4253" st_id="217" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2656 %output_r_load_208_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_210, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_208_req"/></StgValue>
</operation>

<operation id="4254" st_id="217" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2664 %output_r_load_209_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_211, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_209_req"/></StgValue>
</operation>

<operation id="4255" st_id="217" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2672 %output_r_load_210_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_212, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_210_req"/></StgValue>
</operation>

<operation id="4256" st_id="217" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2680 %output_r_load_211_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_213, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_211_req"/></StgValue>
</operation>

<operation id="4257" st_id="217" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2688 %output_r_load_212_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_214, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_212_req"/></StgValue>
</operation>

<operation id="4258" st_id="217" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2696 %output_r_load_213_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_215, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_213_req"/></StgValue>
</operation>

<operation id="4259" st_id="217" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2704 %output_r_load_214_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_216, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_214_req"/></StgValue>
</operation>

<operation id="4260" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2708 %add_ln116_229 = add i64 %add_ln116_217, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_229"/></StgValue>
</operation>

<operation id="4261" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2709 %trunc_ln116_214 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_229, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_214"/></StgValue>
</operation>

<operation id="4262" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2710 %sext_ln116_215 = sext i62 %trunc_ln116_214

]]></Node>
<StgValue><ssdm name="sext_ln116_215"/></StgValue>
</operation>

<operation id="4263" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2711 %output_r_addr_217 = getelementptr i32 %output_r, i64 %sext_ln116_215

]]></Node>
<StgValue><ssdm name="output_r_addr_217"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="4264" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:617 %add_ln116_512 = add i12 %phi_mul_load, i12 206

]]></Node>
<StgValue><ssdm name="add_ln116_512"/></StgValue>
</operation>

<operation id="4265" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:618 %zext_ln116_257 = zext i12 %add_ln116_512

]]></Node>
<StgValue><ssdm name="zext_ln116_257"/></StgValue>
</operation>

<operation id="4266" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:619 %input_fm_buffer_1_addr_206 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_257

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_206"/></StgValue>
</operation>

<operation id="4267" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2642 %bitcast_ln116_206 = bitcast i32 %output_r_addr_208_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_206"/></StgValue>
</operation>

<operation id="4268" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2643 %store_ln116 = store i32 %bitcast_ln116_206, i12 %input_fm_buffer_1_addr_206

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4269" st_id="218" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2649 %output_r_addr_209_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_209

]]></Node>
<StgValue><ssdm name="output_r_addr_209_read"/></StgValue>
</operation>

<operation id="4270" st_id="218" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2656 %output_r_load_208_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_210, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_208_req"/></StgValue>
</operation>

<operation id="4271" st_id="218" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2664 %output_r_load_209_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_211, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_209_req"/></StgValue>
</operation>

<operation id="4272" st_id="218" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2672 %output_r_load_210_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_212, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_210_req"/></StgValue>
</operation>

<operation id="4273" st_id="218" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2680 %output_r_load_211_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_213, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_211_req"/></StgValue>
</operation>

<operation id="4274" st_id="218" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2688 %output_r_load_212_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_214, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_212_req"/></StgValue>
</operation>

<operation id="4275" st_id="218" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2696 %output_r_load_213_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_215, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_213_req"/></StgValue>
</operation>

<operation id="4276" st_id="218" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2704 %output_r_load_214_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_216, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_214_req"/></StgValue>
</operation>

<operation id="4277" st_id="218" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2712 %output_r_load_215_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_217, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_215_req"/></StgValue>
</operation>

<operation id="4278" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2716 %add_ln116_230 = add i64 %add_ln116_217, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_230"/></StgValue>
</operation>

<operation id="4279" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2717 %trunc_ln116_215 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_230, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_215"/></StgValue>
</operation>

<operation id="4280" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2718 %sext_ln116_216 = sext i62 %trunc_ln116_215

]]></Node>
<StgValue><ssdm name="sext_ln116_216"/></StgValue>
</operation>

<operation id="4281" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2719 %output_r_addr_218 = getelementptr i32 %output_r, i64 %sext_ln116_216

]]></Node>
<StgValue><ssdm name="output_r_addr_218"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="4282" st_id="219" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:620 %add_ln116_513 = add i12 %phi_mul_load, i12 207

]]></Node>
<StgValue><ssdm name="add_ln116_513"/></StgValue>
</operation>

<operation id="4283" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:621 %zext_ln116_258 = zext i12 %add_ln116_513

]]></Node>
<StgValue><ssdm name="zext_ln116_258"/></StgValue>
</operation>

<operation id="4284" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:622 %input_fm_buffer_1_addr_207 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_258

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_207"/></StgValue>
</operation>

<operation id="4285" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2650 %bitcast_ln116_207 = bitcast i32 %output_r_addr_209_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_207"/></StgValue>
</operation>

<operation id="4286" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2651 %store_ln116 = store i32 %bitcast_ln116_207, i12 %input_fm_buffer_1_addr_207

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4287" st_id="219" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2657 %output_r_addr_210_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_210

]]></Node>
<StgValue><ssdm name="output_r_addr_210_read"/></StgValue>
</operation>

<operation id="4288" st_id="219" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2664 %output_r_load_209_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_211, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_209_req"/></StgValue>
</operation>

<operation id="4289" st_id="219" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2672 %output_r_load_210_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_212, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_210_req"/></StgValue>
</operation>

<operation id="4290" st_id="219" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2680 %output_r_load_211_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_213, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_211_req"/></StgValue>
</operation>

<operation id="4291" st_id="219" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2688 %output_r_load_212_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_214, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_212_req"/></StgValue>
</operation>

<operation id="4292" st_id="219" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2696 %output_r_load_213_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_215, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_213_req"/></StgValue>
</operation>

<operation id="4293" st_id="219" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2704 %output_r_load_214_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_216, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_214_req"/></StgValue>
</operation>

<operation id="4294" st_id="219" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2712 %output_r_load_215_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_217, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_215_req"/></StgValue>
</operation>

<operation id="4295" st_id="219" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2720 %output_r_load_216_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_218, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_216_req"/></StgValue>
</operation>

<operation id="4296" st_id="219" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2724 %add_ln116_231 = add i64 %add_ln116_217, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_231"/></StgValue>
</operation>

<operation id="4297" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2725 %trunc_ln116_216 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_231, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_216"/></StgValue>
</operation>

<operation id="4298" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2726 %sext_ln116_217 = sext i62 %trunc_ln116_216

]]></Node>
<StgValue><ssdm name="sext_ln116_217"/></StgValue>
</operation>

<operation id="4299" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2727 %output_r_addr_219 = getelementptr i32 %output_r, i64 %sext_ln116_217

]]></Node>
<StgValue><ssdm name="output_r_addr_219"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="4300" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:623 %add_ln116_514 = add i12 %phi_mul_load, i12 208

]]></Node>
<StgValue><ssdm name="add_ln116_514"/></StgValue>
</operation>

<operation id="4301" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:624 %zext_ln116_259 = zext i12 %add_ln116_514

]]></Node>
<StgValue><ssdm name="zext_ln116_259"/></StgValue>
</operation>

<operation id="4302" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:625 %input_fm_buffer_1_addr_208 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_259

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_208"/></StgValue>
</operation>

<operation id="4303" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2658 %bitcast_ln116_208 = bitcast i32 %output_r_addr_210_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_208"/></StgValue>
</operation>

<operation id="4304" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2659 %store_ln116 = store i32 %bitcast_ln116_208, i12 %input_fm_buffer_1_addr_208

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4305" st_id="220" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2665 %output_r_addr_211_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_211

]]></Node>
<StgValue><ssdm name="output_r_addr_211_read"/></StgValue>
</operation>

<operation id="4306" st_id="220" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2672 %output_r_load_210_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_212, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_210_req"/></StgValue>
</operation>

<operation id="4307" st_id="220" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2680 %output_r_load_211_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_213, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_211_req"/></StgValue>
</operation>

<operation id="4308" st_id="220" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2688 %output_r_load_212_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_214, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_212_req"/></StgValue>
</operation>

<operation id="4309" st_id="220" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2696 %output_r_load_213_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_215, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_213_req"/></StgValue>
</operation>

<operation id="4310" st_id="220" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2704 %output_r_load_214_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_216, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_214_req"/></StgValue>
</operation>

<operation id="4311" st_id="220" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2712 %output_r_load_215_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_217, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_215_req"/></StgValue>
</operation>

<operation id="4312" st_id="220" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2720 %output_r_load_216_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_218, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_216_req"/></StgValue>
</operation>

<operation id="4313" st_id="220" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2728 %output_r_load_217_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_219, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_217_req"/></StgValue>
</operation>

<operation id="4314" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2732 %add_ln116_232 = add i64 %add_ln116_217, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_232"/></StgValue>
</operation>

<operation id="4315" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2733 %trunc_ln116_217 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_232, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_217"/></StgValue>
</operation>

<operation id="4316" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2734 %sext_ln116_218 = sext i62 %trunc_ln116_217

]]></Node>
<StgValue><ssdm name="sext_ln116_218"/></StgValue>
</operation>

<operation id="4317" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2735 %output_r_addr_220 = getelementptr i32 %output_r, i64 %sext_ln116_218

]]></Node>
<StgValue><ssdm name="output_r_addr_220"/></StgValue>
</operation>

<operation id="4318" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2740 %add_ln116_233 = add i64 %add_ln116_217, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_233"/></StgValue>
</operation>

<operation id="4319" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2741 %trunc_ln116_218 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_233, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_218"/></StgValue>
</operation>

<operation id="4320" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2742 %sext_ln116_219 = sext i62 %trunc_ln116_218

]]></Node>
<StgValue><ssdm name="sext_ln116_219"/></StgValue>
</operation>

<operation id="4321" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2743 %output_r_addr_221 = getelementptr i32 %output_r, i64 %sext_ln116_219

]]></Node>
<StgValue><ssdm name="output_r_addr_221"/></StgValue>
</operation>

<operation id="4322" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2748 %add_ln116_234 = add i64 %add_ln116_217, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_234"/></StgValue>
</operation>

<operation id="4323" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2749 %trunc_ln116_219 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_234, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_219"/></StgValue>
</operation>

<operation id="4324" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2750 %sext_ln116_220 = sext i62 %trunc_ln116_219

]]></Node>
<StgValue><ssdm name="sext_ln116_220"/></StgValue>
</operation>

<operation id="4325" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2751 %output_r_addr_222 = getelementptr i32 %output_r, i64 %sext_ln116_220

]]></Node>
<StgValue><ssdm name="output_r_addr_222"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="4326" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:626 %add_ln116_515 = add i12 %phi_mul_load, i12 209

]]></Node>
<StgValue><ssdm name="add_ln116_515"/></StgValue>
</operation>

<operation id="4327" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:627 %zext_ln116_260 = zext i12 %add_ln116_515

]]></Node>
<StgValue><ssdm name="zext_ln116_260"/></StgValue>
</operation>

<operation id="4328" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:628 %input_fm_buffer_1_addr_209 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_260

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_209"/></StgValue>
</operation>

<operation id="4329" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2666 %bitcast_ln116_209 = bitcast i32 %output_r_addr_211_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_209"/></StgValue>
</operation>

<operation id="4330" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2667 %store_ln116 = store i32 %bitcast_ln116_209, i12 %input_fm_buffer_1_addr_209

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4331" st_id="221" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2673 %output_r_addr_212_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_212

]]></Node>
<StgValue><ssdm name="output_r_addr_212_read"/></StgValue>
</operation>

<operation id="4332" st_id="221" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2680 %output_r_load_211_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_213, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_211_req"/></StgValue>
</operation>

<operation id="4333" st_id="221" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2688 %output_r_load_212_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_214, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_212_req"/></StgValue>
</operation>

<operation id="4334" st_id="221" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2696 %output_r_load_213_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_215, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_213_req"/></StgValue>
</operation>

<operation id="4335" st_id="221" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2704 %output_r_load_214_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_216, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_214_req"/></StgValue>
</operation>

<operation id="4336" st_id="221" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2712 %output_r_load_215_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_217, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_215_req"/></StgValue>
</operation>

<operation id="4337" st_id="221" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2720 %output_r_load_216_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_218, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_216_req"/></StgValue>
</operation>

<operation id="4338" st_id="221" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2728 %output_r_load_217_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_219, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_217_req"/></StgValue>
</operation>

<operation id="4339" st_id="221" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2736 %output_r_load_218_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_220, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_218_req"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="4340" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:629 %add_ln116_516 = add i12 %phi_mul_load, i12 210

]]></Node>
<StgValue><ssdm name="add_ln116_516"/></StgValue>
</operation>

<operation id="4341" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:630 %zext_ln116_261 = zext i12 %add_ln116_516

]]></Node>
<StgValue><ssdm name="zext_ln116_261"/></StgValue>
</operation>

<operation id="4342" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:631 %input_fm_buffer_1_addr_210 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_261

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_210"/></StgValue>
</operation>

<operation id="4343" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2674 %bitcast_ln116_210 = bitcast i32 %output_r_addr_212_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_210"/></StgValue>
</operation>

<operation id="4344" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2675 %store_ln116 = store i32 %bitcast_ln116_210, i12 %input_fm_buffer_1_addr_210

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4345" st_id="222" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2681 %output_r_addr_213_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_213

]]></Node>
<StgValue><ssdm name="output_r_addr_213_read"/></StgValue>
</operation>

<operation id="4346" st_id="222" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2688 %output_r_load_212_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_214, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_212_req"/></StgValue>
</operation>

<operation id="4347" st_id="222" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2696 %output_r_load_213_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_215, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_213_req"/></StgValue>
</operation>

<operation id="4348" st_id="222" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2704 %output_r_load_214_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_216, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_214_req"/></StgValue>
</operation>

<operation id="4349" st_id="222" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2712 %output_r_load_215_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_217, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_215_req"/></StgValue>
</operation>

<operation id="4350" st_id="222" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2720 %output_r_load_216_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_218, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_216_req"/></StgValue>
</operation>

<operation id="4351" st_id="222" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2728 %output_r_load_217_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_219, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_217_req"/></StgValue>
</operation>

<operation id="4352" st_id="222" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2736 %output_r_load_218_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_220, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_218_req"/></StgValue>
</operation>

<operation id="4353" st_id="222" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2744 %output_r_load_219_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_221, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_219_req"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="4354" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:632 %add_ln116_517 = add i12 %phi_mul_load, i12 211

]]></Node>
<StgValue><ssdm name="add_ln116_517"/></StgValue>
</operation>

<operation id="4355" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:633 %zext_ln116_262 = zext i12 %add_ln116_517

]]></Node>
<StgValue><ssdm name="zext_ln116_262"/></StgValue>
</operation>

<operation id="4356" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:634 %input_fm_buffer_1_addr_211 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_262

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_211"/></StgValue>
</operation>

<operation id="4357" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2682 %bitcast_ln116_211 = bitcast i32 %output_r_addr_213_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_211"/></StgValue>
</operation>

<operation id="4358" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2683 %store_ln116 = store i32 %bitcast_ln116_211, i12 %input_fm_buffer_1_addr_211

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4359" st_id="223" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2689 %output_r_addr_214_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_214

]]></Node>
<StgValue><ssdm name="output_r_addr_214_read"/></StgValue>
</operation>

<operation id="4360" st_id="223" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2696 %output_r_load_213_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_215, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_213_req"/></StgValue>
</operation>

<operation id="4361" st_id="223" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2704 %output_r_load_214_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_216, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_214_req"/></StgValue>
</operation>

<operation id="4362" st_id="223" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2712 %output_r_load_215_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_217, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_215_req"/></StgValue>
</operation>

<operation id="4363" st_id="223" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2720 %output_r_load_216_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_218, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_216_req"/></StgValue>
</operation>

<operation id="4364" st_id="223" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2728 %output_r_load_217_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_219, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_217_req"/></StgValue>
</operation>

<operation id="4365" st_id="223" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2736 %output_r_load_218_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_220, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_218_req"/></StgValue>
</operation>

<operation id="4366" st_id="223" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2744 %output_r_load_219_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_221, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_219_req"/></StgValue>
</operation>

<operation id="4367" st_id="223" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2752 %output_r_load_220_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_222, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_220_req"/></StgValue>
</operation>

<operation id="4368" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:2756 %shl_ln116_42 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_12_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_42"/></StgValue>
</operation>

<operation id="4369" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:2757 %shl_ln116_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_12_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_43"/></StgValue>
</operation>

<operation id="4370" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:2758 %zext_ln116_44 = zext i10 %shl_ln116_43

]]></Node>
<StgValue><ssdm name="zext_ln116_44"/></StgValue>
</operation>

<operation id="4371" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:2759 %sub_ln116_13 = sub i18 %shl_ln116_42, i18 %zext_ln116_44

]]></Node>
<StgValue><ssdm name="sub_ln116_13"/></StgValue>
</operation>

<operation id="4372" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:2760 %zext_ln116_45 = zext i18 %sub_ln116_13

]]></Node>
<StgValue><ssdm name="zext_ln116_45"/></StgValue>
</operation>

<operation id="4373" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2761 %add_ln116_235 = add i64 %add_ln116, i64 %zext_ln116_45

]]></Node>
<StgValue><ssdm name="add_ln116_235"/></StgValue>
</operation>

<operation id="4374" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2762 %add_ln116_236 = add i64 %add_ln116_235, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_236"/></StgValue>
</operation>

<operation id="4375" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2763 %trunc_ln116_220 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_236, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_220"/></StgValue>
</operation>

<operation id="4376" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2764 %sext_ln116_221 = sext i62 %trunc_ln116_220

]]></Node>
<StgValue><ssdm name="sext_ln116_221"/></StgValue>
</operation>

<operation id="4377" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2765 %output_r_addr_223 = getelementptr i32 %output_r, i64 %sext_ln116_221

]]></Node>
<StgValue><ssdm name="output_r_addr_223"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="4378" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:635 %add_ln116_518 = add i12 %phi_mul_load, i12 212

]]></Node>
<StgValue><ssdm name="add_ln116_518"/></StgValue>
</operation>

<operation id="4379" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:636 %zext_ln116_263 = zext i12 %add_ln116_518

]]></Node>
<StgValue><ssdm name="zext_ln116_263"/></StgValue>
</operation>

<operation id="4380" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:637 %input_fm_buffer_1_addr_212 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_263

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_212"/></StgValue>
</operation>

<operation id="4381" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2690 %bitcast_ln116_212 = bitcast i32 %output_r_addr_214_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_212"/></StgValue>
</operation>

<operation id="4382" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2691 %store_ln116 = store i32 %bitcast_ln116_212, i12 %input_fm_buffer_1_addr_212

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4383" st_id="224" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2697 %output_r_addr_215_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_215

]]></Node>
<StgValue><ssdm name="output_r_addr_215_read"/></StgValue>
</operation>

<operation id="4384" st_id="224" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2704 %output_r_load_214_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_216, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_214_req"/></StgValue>
</operation>

<operation id="4385" st_id="224" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2712 %output_r_load_215_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_217, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_215_req"/></StgValue>
</operation>

<operation id="4386" st_id="224" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2720 %output_r_load_216_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_218, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_216_req"/></StgValue>
</operation>

<operation id="4387" st_id="224" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2728 %output_r_load_217_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_219, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_217_req"/></StgValue>
</operation>

<operation id="4388" st_id="224" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2736 %output_r_load_218_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_220, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_218_req"/></StgValue>
</operation>

<operation id="4389" st_id="224" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2744 %output_r_load_219_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_221, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_219_req"/></StgValue>
</operation>

<operation id="4390" st_id="224" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2752 %output_r_load_220_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_222, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_220_req"/></StgValue>
</operation>

<operation id="4391" st_id="224" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2766 %output_r_load_221_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_223, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_221_req"/></StgValue>
</operation>

<operation id="4392" st_id="224" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2770 %add_ln116_237 = add i64 %add_ln116_235, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_237"/></StgValue>
</operation>

<operation id="4393" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2771 %trunc_ln116_221 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_237, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_221"/></StgValue>
</operation>

<operation id="4394" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2772 %sext_ln116_222 = sext i62 %trunc_ln116_221

]]></Node>
<StgValue><ssdm name="sext_ln116_222"/></StgValue>
</operation>

<operation id="4395" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2773 %output_r_addr_224 = getelementptr i32 %output_r, i64 %sext_ln116_222

]]></Node>
<StgValue><ssdm name="output_r_addr_224"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="4396" st_id="225" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:638 %add_ln116_519 = add i12 %phi_mul_load, i12 213

]]></Node>
<StgValue><ssdm name="add_ln116_519"/></StgValue>
</operation>

<operation id="4397" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:639 %zext_ln116_264 = zext i12 %add_ln116_519

]]></Node>
<StgValue><ssdm name="zext_ln116_264"/></StgValue>
</operation>

<operation id="4398" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:640 %input_fm_buffer_1_addr_213 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_264

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_213"/></StgValue>
</operation>

<operation id="4399" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2698 %bitcast_ln116_213 = bitcast i32 %output_r_addr_215_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_213"/></StgValue>
</operation>

<operation id="4400" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2699 %store_ln116 = store i32 %bitcast_ln116_213, i12 %input_fm_buffer_1_addr_213

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4401" st_id="225" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2705 %output_r_addr_216_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_216

]]></Node>
<StgValue><ssdm name="output_r_addr_216_read"/></StgValue>
</operation>

<operation id="4402" st_id="225" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2712 %output_r_load_215_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_217, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_215_req"/></StgValue>
</operation>

<operation id="4403" st_id="225" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2720 %output_r_load_216_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_218, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_216_req"/></StgValue>
</operation>

<operation id="4404" st_id="225" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2728 %output_r_load_217_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_219, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_217_req"/></StgValue>
</operation>

<operation id="4405" st_id="225" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2736 %output_r_load_218_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_220, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_218_req"/></StgValue>
</operation>

<operation id="4406" st_id="225" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2744 %output_r_load_219_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_221, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_219_req"/></StgValue>
</operation>

<operation id="4407" st_id="225" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2752 %output_r_load_220_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_222, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_220_req"/></StgValue>
</operation>

<operation id="4408" st_id="225" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2766 %output_r_load_221_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_223, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_221_req"/></StgValue>
</operation>

<operation id="4409" st_id="225" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2774 %output_r_load_222_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_224, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_222_req"/></StgValue>
</operation>

<operation id="4410" st_id="225" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2778 %add_ln116_238 = add i64 %add_ln116_235, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_238"/></StgValue>
</operation>

<operation id="4411" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2779 %trunc_ln116_222 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_238, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_222"/></StgValue>
</operation>

<operation id="4412" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2780 %sext_ln116_223 = sext i62 %trunc_ln116_222

]]></Node>
<StgValue><ssdm name="sext_ln116_223"/></StgValue>
</operation>

<operation id="4413" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2781 %output_r_addr_225 = getelementptr i32 %output_r, i64 %sext_ln116_223

]]></Node>
<StgValue><ssdm name="output_r_addr_225"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="4414" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:641 %add_ln116_520 = add i12 %phi_mul_load, i12 214

]]></Node>
<StgValue><ssdm name="add_ln116_520"/></StgValue>
</operation>

<operation id="4415" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:642 %zext_ln116_265 = zext i12 %add_ln116_520

]]></Node>
<StgValue><ssdm name="zext_ln116_265"/></StgValue>
</operation>

<operation id="4416" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:643 %input_fm_buffer_1_addr_214 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_265

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_214"/></StgValue>
</operation>

<operation id="4417" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2706 %bitcast_ln116_214 = bitcast i32 %output_r_addr_216_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_214"/></StgValue>
</operation>

<operation id="4418" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2707 %store_ln116 = store i32 %bitcast_ln116_214, i12 %input_fm_buffer_1_addr_214

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4419" st_id="226" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2713 %output_r_addr_217_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_217

]]></Node>
<StgValue><ssdm name="output_r_addr_217_read"/></StgValue>
</operation>

<operation id="4420" st_id="226" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2720 %output_r_load_216_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_218, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_216_req"/></StgValue>
</operation>

<operation id="4421" st_id="226" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2728 %output_r_load_217_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_219, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_217_req"/></StgValue>
</operation>

<operation id="4422" st_id="226" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2736 %output_r_load_218_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_220, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_218_req"/></StgValue>
</operation>

<operation id="4423" st_id="226" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2744 %output_r_load_219_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_221, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_219_req"/></StgValue>
</operation>

<operation id="4424" st_id="226" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2752 %output_r_load_220_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_222, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_220_req"/></StgValue>
</operation>

<operation id="4425" st_id="226" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2766 %output_r_load_221_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_223, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_221_req"/></StgValue>
</operation>

<operation id="4426" st_id="226" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2774 %output_r_load_222_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_224, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_222_req"/></StgValue>
</operation>

<operation id="4427" st_id="226" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2782 %output_r_load_223_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_225, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_223_req"/></StgValue>
</operation>

<operation id="4428" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2786 %add_ln116_239 = add i64 %add_ln116_235, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_239"/></StgValue>
</operation>

<operation id="4429" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2787 %trunc_ln116_223 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_239, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_223"/></StgValue>
</operation>

<operation id="4430" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2788 %sext_ln116_224 = sext i62 %trunc_ln116_223

]]></Node>
<StgValue><ssdm name="sext_ln116_224"/></StgValue>
</operation>

<operation id="4431" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2789 %output_r_addr_226 = getelementptr i32 %output_r, i64 %sext_ln116_224

]]></Node>
<StgValue><ssdm name="output_r_addr_226"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="4432" st_id="227" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:644 %add_ln116_521 = add i12 %phi_mul_load, i12 215

]]></Node>
<StgValue><ssdm name="add_ln116_521"/></StgValue>
</operation>

<operation id="4433" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:645 %zext_ln116_266 = zext i12 %add_ln116_521

]]></Node>
<StgValue><ssdm name="zext_ln116_266"/></StgValue>
</operation>

<operation id="4434" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:646 %input_fm_buffer_1_addr_215 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_266

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_215"/></StgValue>
</operation>

<operation id="4435" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2714 %bitcast_ln116_215 = bitcast i32 %output_r_addr_217_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_215"/></StgValue>
</operation>

<operation id="4436" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2715 %store_ln116 = store i32 %bitcast_ln116_215, i12 %input_fm_buffer_1_addr_215

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4437" st_id="227" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2721 %output_r_addr_218_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_218

]]></Node>
<StgValue><ssdm name="output_r_addr_218_read"/></StgValue>
</operation>

<operation id="4438" st_id="227" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2728 %output_r_load_217_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_219, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_217_req"/></StgValue>
</operation>

<operation id="4439" st_id="227" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2736 %output_r_load_218_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_220, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_218_req"/></StgValue>
</operation>

<operation id="4440" st_id="227" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2744 %output_r_load_219_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_221, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_219_req"/></StgValue>
</operation>

<operation id="4441" st_id="227" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2752 %output_r_load_220_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_222, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_220_req"/></StgValue>
</operation>

<operation id="4442" st_id="227" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2766 %output_r_load_221_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_223, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_221_req"/></StgValue>
</operation>

<operation id="4443" st_id="227" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2774 %output_r_load_222_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_224, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_222_req"/></StgValue>
</operation>

<operation id="4444" st_id="227" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2782 %output_r_load_223_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_225, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_223_req"/></StgValue>
</operation>

<operation id="4445" st_id="227" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2790 %output_r_load_224_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_226, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_224_req"/></StgValue>
</operation>

<operation id="4446" st_id="227" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2794 %add_ln116_240 = add i64 %add_ln116_235, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_240"/></StgValue>
</operation>

<operation id="4447" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2795 %trunc_ln116_224 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_240, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_224"/></StgValue>
</operation>

<operation id="4448" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2796 %sext_ln116_225 = sext i62 %trunc_ln116_224

]]></Node>
<StgValue><ssdm name="sext_ln116_225"/></StgValue>
</operation>

<operation id="4449" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2797 %output_r_addr_227 = getelementptr i32 %output_r, i64 %sext_ln116_225

]]></Node>
<StgValue><ssdm name="output_r_addr_227"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="4450" st_id="228" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:647 %add_ln116_522 = add i12 %phi_mul_load, i12 216

]]></Node>
<StgValue><ssdm name="add_ln116_522"/></StgValue>
</operation>

<operation id="4451" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:648 %zext_ln116_267 = zext i12 %add_ln116_522

]]></Node>
<StgValue><ssdm name="zext_ln116_267"/></StgValue>
</operation>

<operation id="4452" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:649 %input_fm_buffer_1_addr_216 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_267

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_216"/></StgValue>
</operation>

<operation id="4453" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2722 %bitcast_ln116_216 = bitcast i32 %output_r_addr_218_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_216"/></StgValue>
</operation>

<operation id="4454" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2723 %store_ln116 = store i32 %bitcast_ln116_216, i12 %input_fm_buffer_1_addr_216

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4455" st_id="228" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2729 %output_r_addr_219_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_219

]]></Node>
<StgValue><ssdm name="output_r_addr_219_read"/></StgValue>
</operation>

<operation id="4456" st_id="228" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2736 %output_r_load_218_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_220, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_218_req"/></StgValue>
</operation>

<operation id="4457" st_id="228" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2744 %output_r_load_219_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_221, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_219_req"/></StgValue>
</operation>

<operation id="4458" st_id="228" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2752 %output_r_load_220_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_222, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_220_req"/></StgValue>
</operation>

<operation id="4459" st_id="228" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2766 %output_r_load_221_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_223, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_221_req"/></StgValue>
</operation>

<operation id="4460" st_id="228" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2774 %output_r_load_222_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_224, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_222_req"/></StgValue>
</operation>

<operation id="4461" st_id="228" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2782 %output_r_load_223_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_225, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_223_req"/></StgValue>
</operation>

<operation id="4462" st_id="228" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2790 %output_r_load_224_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_226, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_224_req"/></StgValue>
</operation>

<operation id="4463" st_id="228" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2798 %output_r_load_225_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_227, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_225_req"/></StgValue>
</operation>

<operation id="4464" st_id="228" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2802 %add_ln116_241 = add i64 %add_ln116_235, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_241"/></StgValue>
</operation>

<operation id="4465" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2803 %trunc_ln116_225 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_241, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_225"/></StgValue>
</operation>

<operation id="4466" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2804 %sext_ln116_226 = sext i62 %trunc_ln116_225

]]></Node>
<StgValue><ssdm name="sext_ln116_226"/></StgValue>
</operation>

<operation id="4467" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2805 %output_r_addr_228 = getelementptr i32 %output_r, i64 %sext_ln116_226

]]></Node>
<StgValue><ssdm name="output_r_addr_228"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="4468" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:650 %add_ln116_523 = add i12 %phi_mul_load, i12 217

]]></Node>
<StgValue><ssdm name="add_ln116_523"/></StgValue>
</operation>

<operation id="4469" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:651 %zext_ln116_268 = zext i12 %add_ln116_523

]]></Node>
<StgValue><ssdm name="zext_ln116_268"/></StgValue>
</operation>

<operation id="4470" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:652 %input_fm_buffer_1_addr_217 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_268

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_217"/></StgValue>
</operation>

<operation id="4471" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2730 %bitcast_ln116_217 = bitcast i32 %output_r_addr_219_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_217"/></StgValue>
</operation>

<operation id="4472" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2731 %store_ln116 = store i32 %bitcast_ln116_217, i12 %input_fm_buffer_1_addr_217

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4473" st_id="229" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2737 %output_r_addr_220_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_220

]]></Node>
<StgValue><ssdm name="output_r_addr_220_read"/></StgValue>
</operation>

<operation id="4474" st_id="229" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2744 %output_r_load_219_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_221, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_219_req"/></StgValue>
</operation>

<operation id="4475" st_id="229" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2752 %output_r_load_220_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_222, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_220_req"/></StgValue>
</operation>

<operation id="4476" st_id="229" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2766 %output_r_load_221_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_223, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_221_req"/></StgValue>
</operation>

<operation id="4477" st_id="229" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2774 %output_r_load_222_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_224, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_222_req"/></StgValue>
</operation>

<operation id="4478" st_id="229" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2782 %output_r_load_223_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_225, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_223_req"/></StgValue>
</operation>

<operation id="4479" st_id="229" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2790 %output_r_load_224_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_226, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_224_req"/></StgValue>
</operation>

<operation id="4480" st_id="229" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2798 %output_r_load_225_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_227, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_225_req"/></StgValue>
</operation>

<operation id="4481" st_id="229" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2806 %output_r_load_226_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_228, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_226_req"/></StgValue>
</operation>

<operation id="4482" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2810 %add_ln116_242 = add i64 %add_ln116_235, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_242"/></StgValue>
</operation>

<operation id="4483" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2811 %trunc_ln116_226 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_242, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_226"/></StgValue>
</operation>

<operation id="4484" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2812 %sext_ln116_227 = sext i62 %trunc_ln116_226

]]></Node>
<StgValue><ssdm name="sext_ln116_227"/></StgValue>
</operation>

<operation id="4485" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2813 %output_r_addr_229 = getelementptr i32 %output_r, i64 %sext_ln116_227

]]></Node>
<StgValue><ssdm name="output_r_addr_229"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="4486" st_id="230" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:653 %add_ln116_524 = add i12 %phi_mul_load, i12 218

]]></Node>
<StgValue><ssdm name="add_ln116_524"/></StgValue>
</operation>

<operation id="4487" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:654 %zext_ln116_269 = zext i12 %add_ln116_524

]]></Node>
<StgValue><ssdm name="zext_ln116_269"/></StgValue>
</operation>

<operation id="4488" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:655 %input_fm_buffer_1_addr_218 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_269

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_218"/></StgValue>
</operation>

<operation id="4489" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2738 %bitcast_ln116_218 = bitcast i32 %output_r_addr_220_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_218"/></StgValue>
</operation>

<operation id="4490" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2739 %store_ln116 = store i32 %bitcast_ln116_218, i12 %input_fm_buffer_1_addr_218

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4491" st_id="230" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2745 %output_r_addr_221_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_221

]]></Node>
<StgValue><ssdm name="output_r_addr_221_read"/></StgValue>
</operation>

<operation id="4492" st_id="230" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2752 %output_r_load_220_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_222, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_220_req"/></StgValue>
</operation>

<operation id="4493" st_id="230" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2766 %output_r_load_221_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_223, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_221_req"/></StgValue>
</operation>

<operation id="4494" st_id="230" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2774 %output_r_load_222_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_224, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_222_req"/></StgValue>
</operation>

<operation id="4495" st_id="230" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2782 %output_r_load_223_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_225, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_223_req"/></StgValue>
</operation>

<operation id="4496" st_id="230" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2790 %output_r_load_224_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_226, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_224_req"/></StgValue>
</operation>

<operation id="4497" st_id="230" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2798 %output_r_load_225_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_227, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_225_req"/></StgValue>
</operation>

<operation id="4498" st_id="230" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2806 %output_r_load_226_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_228, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_226_req"/></StgValue>
</operation>

<operation id="4499" st_id="230" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2814 %output_r_load_227_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_229, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_227_req"/></StgValue>
</operation>

<operation id="4500" st_id="230" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2818 %add_ln116_243 = add i64 %add_ln116_235, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_243"/></StgValue>
</operation>

<operation id="4501" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2819 %trunc_ln116_227 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_243, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_227"/></StgValue>
</operation>

<operation id="4502" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2820 %sext_ln116_228 = sext i62 %trunc_ln116_227

]]></Node>
<StgValue><ssdm name="sext_ln116_228"/></StgValue>
</operation>

<operation id="4503" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2821 %output_r_addr_230 = getelementptr i32 %output_r, i64 %sext_ln116_228

]]></Node>
<StgValue><ssdm name="output_r_addr_230"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="4504" st_id="231" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:656 %add_ln116_525 = add i12 %phi_mul_load, i12 219

]]></Node>
<StgValue><ssdm name="add_ln116_525"/></StgValue>
</operation>

<operation id="4505" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:657 %zext_ln116_270 = zext i12 %add_ln116_525

]]></Node>
<StgValue><ssdm name="zext_ln116_270"/></StgValue>
</operation>

<operation id="4506" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:658 %input_fm_buffer_1_addr_219 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_270

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_219"/></StgValue>
</operation>

<operation id="4507" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2746 %bitcast_ln116_219 = bitcast i32 %output_r_addr_221_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_219"/></StgValue>
</operation>

<operation id="4508" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2747 %store_ln116 = store i32 %bitcast_ln116_219, i12 %input_fm_buffer_1_addr_219

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4509" st_id="231" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2753 %output_r_addr_222_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_222

]]></Node>
<StgValue><ssdm name="output_r_addr_222_read"/></StgValue>
</operation>

<operation id="4510" st_id="231" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2766 %output_r_load_221_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_223, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_221_req"/></StgValue>
</operation>

<operation id="4511" st_id="231" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2774 %output_r_load_222_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_224, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_222_req"/></StgValue>
</operation>

<operation id="4512" st_id="231" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2782 %output_r_load_223_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_225, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_223_req"/></StgValue>
</operation>

<operation id="4513" st_id="231" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2790 %output_r_load_224_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_226, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_224_req"/></StgValue>
</operation>

<operation id="4514" st_id="231" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2798 %output_r_load_225_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_227, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_225_req"/></StgValue>
</operation>

<operation id="4515" st_id="231" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2806 %output_r_load_226_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_228, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_226_req"/></StgValue>
</operation>

<operation id="4516" st_id="231" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2814 %output_r_load_227_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_229, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_227_req"/></StgValue>
</operation>

<operation id="4517" st_id="231" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2822 %output_r_load_228_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_230, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_228_req"/></StgValue>
</operation>

<operation id="4518" st_id="231" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2826 %add_ln116_244 = add i64 %add_ln116_235, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_244"/></StgValue>
</operation>

<operation id="4519" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2827 %trunc_ln116_228 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_244, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_228"/></StgValue>
</operation>

<operation id="4520" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2828 %sext_ln116_229 = sext i62 %trunc_ln116_228

]]></Node>
<StgValue><ssdm name="sext_ln116_229"/></StgValue>
</operation>

<operation id="4521" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2829 %output_r_addr_231 = getelementptr i32 %output_r, i64 %sext_ln116_229

]]></Node>
<StgValue><ssdm name="output_r_addr_231"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="4522" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:659 %add_ln116_526 = add i12 %phi_mul_load, i12 220

]]></Node>
<StgValue><ssdm name="add_ln116_526"/></StgValue>
</operation>

<operation id="4523" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:660 %zext_ln116_271 = zext i12 %add_ln116_526

]]></Node>
<StgValue><ssdm name="zext_ln116_271"/></StgValue>
</operation>

<operation id="4524" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:661 %input_fm_buffer_1_addr_220 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_271

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_220"/></StgValue>
</operation>

<operation id="4525" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2754 %bitcast_ln116_220 = bitcast i32 %output_r_addr_222_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_220"/></StgValue>
</operation>

<operation id="4526" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2755 %store_ln116 = store i32 %bitcast_ln116_220, i12 %input_fm_buffer_1_addr_220

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4527" st_id="232" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2767 %output_r_addr_223_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_223

]]></Node>
<StgValue><ssdm name="output_r_addr_223_read"/></StgValue>
</operation>

<operation id="4528" st_id="232" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2774 %output_r_load_222_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_224, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_222_req"/></StgValue>
</operation>

<operation id="4529" st_id="232" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2782 %output_r_load_223_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_225, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_223_req"/></StgValue>
</operation>

<operation id="4530" st_id="232" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2790 %output_r_load_224_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_226, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_224_req"/></StgValue>
</operation>

<operation id="4531" st_id="232" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2798 %output_r_load_225_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_227, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_225_req"/></StgValue>
</operation>

<operation id="4532" st_id="232" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2806 %output_r_load_226_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_228, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_226_req"/></StgValue>
</operation>

<operation id="4533" st_id="232" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2814 %output_r_load_227_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_229, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_227_req"/></StgValue>
</operation>

<operation id="4534" st_id="232" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2822 %output_r_load_228_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_230, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_228_req"/></StgValue>
</operation>

<operation id="4535" st_id="232" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2830 %output_r_load_229_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_231, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_229_req"/></StgValue>
</operation>

<operation id="4536" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2834 %add_ln116_245 = add i64 %add_ln116_235, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_245"/></StgValue>
</operation>

<operation id="4537" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2835 %trunc_ln116_229 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_245, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_229"/></StgValue>
</operation>

<operation id="4538" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2836 %sext_ln116_230 = sext i62 %trunc_ln116_229

]]></Node>
<StgValue><ssdm name="sext_ln116_230"/></StgValue>
</operation>

<operation id="4539" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2837 %output_r_addr_232 = getelementptr i32 %output_r, i64 %sext_ln116_230

]]></Node>
<StgValue><ssdm name="output_r_addr_232"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="4540" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:662 %add_ln116_527 = add i12 %phi_mul_load, i12 221

]]></Node>
<StgValue><ssdm name="add_ln116_527"/></StgValue>
</operation>

<operation id="4541" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:663 %zext_ln116_272 = zext i12 %add_ln116_527

]]></Node>
<StgValue><ssdm name="zext_ln116_272"/></StgValue>
</operation>

<operation id="4542" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:664 %input_fm_buffer_1_addr_221 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_272

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_221"/></StgValue>
</operation>

<operation id="4543" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2768 %bitcast_ln116_221 = bitcast i32 %output_r_addr_223_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_221"/></StgValue>
</operation>

<operation id="4544" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2769 %store_ln116 = store i32 %bitcast_ln116_221, i12 %input_fm_buffer_1_addr_221

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4545" st_id="233" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2775 %output_r_addr_224_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_224

]]></Node>
<StgValue><ssdm name="output_r_addr_224_read"/></StgValue>
</operation>

<operation id="4546" st_id="233" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2782 %output_r_load_223_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_225, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_223_req"/></StgValue>
</operation>

<operation id="4547" st_id="233" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2790 %output_r_load_224_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_226, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_224_req"/></StgValue>
</operation>

<operation id="4548" st_id="233" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2798 %output_r_load_225_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_227, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_225_req"/></StgValue>
</operation>

<operation id="4549" st_id="233" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2806 %output_r_load_226_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_228, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_226_req"/></StgValue>
</operation>

<operation id="4550" st_id="233" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2814 %output_r_load_227_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_229, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_227_req"/></StgValue>
</operation>

<operation id="4551" st_id="233" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2822 %output_r_load_228_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_230, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_228_req"/></StgValue>
</operation>

<operation id="4552" st_id="233" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2830 %output_r_load_229_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_231, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_229_req"/></StgValue>
</operation>

<operation id="4553" st_id="233" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2838 %output_r_load_230_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_232, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_230_req"/></StgValue>
</operation>

<operation id="4554" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2842 %add_ln116_246 = add i64 %add_ln116_235, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_246"/></StgValue>
</operation>

<operation id="4555" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2843 %trunc_ln116_230 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_246, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_230"/></StgValue>
</operation>

<operation id="4556" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2844 %sext_ln116_231 = sext i62 %trunc_ln116_230

]]></Node>
<StgValue><ssdm name="sext_ln116_231"/></StgValue>
</operation>

<operation id="4557" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2845 %output_r_addr_233 = getelementptr i32 %output_r, i64 %sext_ln116_231

]]></Node>
<StgValue><ssdm name="output_r_addr_233"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="4558" st_id="234" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:665 %add_ln116_528 = add i12 %phi_mul_load, i12 222

]]></Node>
<StgValue><ssdm name="add_ln116_528"/></StgValue>
</operation>

<operation id="4559" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:666 %zext_ln116_273 = zext i12 %add_ln116_528

]]></Node>
<StgValue><ssdm name="zext_ln116_273"/></StgValue>
</operation>

<operation id="4560" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:667 %input_fm_buffer_1_addr_222 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_273

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_222"/></StgValue>
</operation>

<operation id="4561" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2776 %bitcast_ln116_222 = bitcast i32 %output_r_addr_224_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_222"/></StgValue>
</operation>

<operation id="4562" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2777 %store_ln116 = store i32 %bitcast_ln116_222, i12 %input_fm_buffer_1_addr_222

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4563" st_id="234" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2783 %output_r_addr_225_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_225

]]></Node>
<StgValue><ssdm name="output_r_addr_225_read"/></StgValue>
</operation>

<operation id="4564" st_id="234" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2790 %output_r_load_224_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_226, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_224_req"/></StgValue>
</operation>

<operation id="4565" st_id="234" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2798 %output_r_load_225_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_227, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_225_req"/></StgValue>
</operation>

<operation id="4566" st_id="234" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2806 %output_r_load_226_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_228, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_226_req"/></StgValue>
</operation>

<operation id="4567" st_id="234" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2814 %output_r_load_227_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_229, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_227_req"/></StgValue>
</operation>

<operation id="4568" st_id="234" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2822 %output_r_load_228_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_230, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_228_req"/></StgValue>
</operation>

<operation id="4569" st_id="234" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2830 %output_r_load_229_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_231, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_229_req"/></StgValue>
</operation>

<operation id="4570" st_id="234" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2838 %output_r_load_230_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_232, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_230_req"/></StgValue>
</operation>

<operation id="4571" st_id="234" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2846 %output_r_load_231_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_233, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_231_req"/></StgValue>
</operation>

<operation id="4572" st_id="234" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2850 %add_ln116_247 = add i64 %add_ln116_235, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_247"/></StgValue>
</operation>

<operation id="4573" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2851 %trunc_ln116_231 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_247, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_231"/></StgValue>
</operation>

<operation id="4574" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2852 %sext_ln116_232 = sext i62 %trunc_ln116_231

]]></Node>
<StgValue><ssdm name="sext_ln116_232"/></StgValue>
</operation>

<operation id="4575" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2853 %output_r_addr_234 = getelementptr i32 %output_r, i64 %sext_ln116_232

]]></Node>
<StgValue><ssdm name="output_r_addr_234"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="4576" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:668 %add_ln116_529 = add i12 %phi_mul_load, i12 223

]]></Node>
<StgValue><ssdm name="add_ln116_529"/></StgValue>
</operation>

<operation id="4577" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:669 %zext_ln116_274 = zext i12 %add_ln116_529

]]></Node>
<StgValue><ssdm name="zext_ln116_274"/></StgValue>
</operation>

<operation id="4578" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:670 %input_fm_buffer_1_addr_223 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_274

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_223"/></StgValue>
</operation>

<operation id="4579" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2784 %bitcast_ln116_223 = bitcast i32 %output_r_addr_225_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_223"/></StgValue>
</operation>

<operation id="4580" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2785 %store_ln116 = store i32 %bitcast_ln116_223, i12 %input_fm_buffer_1_addr_223

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4581" st_id="235" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2791 %output_r_addr_226_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_226

]]></Node>
<StgValue><ssdm name="output_r_addr_226_read"/></StgValue>
</operation>

<operation id="4582" st_id="235" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2798 %output_r_load_225_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_227, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_225_req"/></StgValue>
</operation>

<operation id="4583" st_id="235" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2806 %output_r_load_226_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_228, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_226_req"/></StgValue>
</operation>

<operation id="4584" st_id="235" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2814 %output_r_load_227_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_229, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_227_req"/></StgValue>
</operation>

<operation id="4585" st_id="235" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2822 %output_r_load_228_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_230, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_228_req"/></StgValue>
</operation>

<operation id="4586" st_id="235" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2830 %output_r_load_229_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_231, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_229_req"/></StgValue>
</operation>

<operation id="4587" st_id="235" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2838 %output_r_load_230_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_232, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_230_req"/></StgValue>
</operation>

<operation id="4588" st_id="235" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2846 %output_r_load_231_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_233, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_231_req"/></StgValue>
</operation>

<operation id="4589" st_id="235" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2854 %output_r_load_232_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_234, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_232_req"/></StgValue>
</operation>

<operation id="4590" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2858 %add_ln116_248 = add i64 %add_ln116_235, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_248"/></StgValue>
</operation>

<operation id="4591" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2859 %trunc_ln116_232 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_248, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_232"/></StgValue>
</operation>

<operation id="4592" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2860 %sext_ln116_233 = sext i62 %trunc_ln116_232

]]></Node>
<StgValue><ssdm name="sext_ln116_233"/></StgValue>
</operation>

<operation id="4593" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2861 %output_r_addr_235 = getelementptr i32 %output_r, i64 %sext_ln116_233

]]></Node>
<StgValue><ssdm name="output_r_addr_235"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="4594" st_id="236" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:671 %add_ln116_530 = add i12 %phi_mul_load, i12 224

]]></Node>
<StgValue><ssdm name="add_ln116_530"/></StgValue>
</operation>

<operation id="4595" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:672 %zext_ln116_275 = zext i12 %add_ln116_530

]]></Node>
<StgValue><ssdm name="zext_ln116_275"/></StgValue>
</operation>

<operation id="4596" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:673 %input_fm_buffer_1_addr_224 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_275

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_224"/></StgValue>
</operation>

<operation id="4597" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2792 %bitcast_ln116_224 = bitcast i32 %output_r_addr_226_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_224"/></StgValue>
</operation>

<operation id="4598" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2793 %store_ln116 = store i32 %bitcast_ln116_224, i12 %input_fm_buffer_1_addr_224

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4599" st_id="236" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2799 %output_r_addr_227_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_227

]]></Node>
<StgValue><ssdm name="output_r_addr_227_read"/></StgValue>
</operation>

<operation id="4600" st_id="236" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2806 %output_r_load_226_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_228, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_226_req"/></StgValue>
</operation>

<operation id="4601" st_id="236" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2814 %output_r_load_227_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_229, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_227_req"/></StgValue>
</operation>

<operation id="4602" st_id="236" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2822 %output_r_load_228_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_230, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_228_req"/></StgValue>
</operation>

<operation id="4603" st_id="236" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2830 %output_r_load_229_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_231, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_229_req"/></StgValue>
</operation>

<operation id="4604" st_id="236" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2838 %output_r_load_230_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_232, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_230_req"/></StgValue>
</operation>

<operation id="4605" st_id="236" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2846 %output_r_load_231_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_233, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_231_req"/></StgValue>
</operation>

<operation id="4606" st_id="236" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2854 %output_r_load_232_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_234, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_232_req"/></StgValue>
</operation>

<operation id="4607" st_id="236" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2862 %output_r_load_233_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_235, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_233_req"/></StgValue>
</operation>

<operation id="4608" st_id="236" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2866 %add_ln116_249 = add i64 %add_ln116_235, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_249"/></StgValue>
</operation>

<operation id="4609" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2867 %trunc_ln116_233 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_249, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_233"/></StgValue>
</operation>

<operation id="4610" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2868 %sext_ln116_234 = sext i62 %trunc_ln116_233

]]></Node>
<StgValue><ssdm name="sext_ln116_234"/></StgValue>
</operation>

<operation id="4611" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2869 %output_r_addr_236 = getelementptr i32 %output_r, i64 %sext_ln116_234

]]></Node>
<StgValue><ssdm name="output_r_addr_236"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="4612" st_id="237" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:674 %add_ln116_531 = add i12 %phi_mul_load, i12 225

]]></Node>
<StgValue><ssdm name="add_ln116_531"/></StgValue>
</operation>

<operation id="4613" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:675 %zext_ln116_276 = zext i12 %add_ln116_531

]]></Node>
<StgValue><ssdm name="zext_ln116_276"/></StgValue>
</operation>

<operation id="4614" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:676 %input_fm_buffer_1_addr_225 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_276

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_225"/></StgValue>
</operation>

<operation id="4615" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2800 %bitcast_ln116_225 = bitcast i32 %output_r_addr_227_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_225"/></StgValue>
</operation>

<operation id="4616" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2801 %store_ln116 = store i32 %bitcast_ln116_225, i12 %input_fm_buffer_1_addr_225

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4617" st_id="237" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2807 %output_r_addr_228_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_228

]]></Node>
<StgValue><ssdm name="output_r_addr_228_read"/></StgValue>
</operation>

<operation id="4618" st_id="237" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2814 %output_r_load_227_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_229, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_227_req"/></StgValue>
</operation>

<operation id="4619" st_id="237" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2822 %output_r_load_228_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_230, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_228_req"/></StgValue>
</operation>

<operation id="4620" st_id="237" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2830 %output_r_load_229_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_231, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_229_req"/></StgValue>
</operation>

<operation id="4621" st_id="237" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2838 %output_r_load_230_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_232, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_230_req"/></StgValue>
</operation>

<operation id="4622" st_id="237" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2846 %output_r_load_231_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_233, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_231_req"/></StgValue>
</operation>

<operation id="4623" st_id="237" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2854 %output_r_load_232_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_234, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_232_req"/></StgValue>
</operation>

<operation id="4624" st_id="237" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2862 %output_r_load_233_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_235, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_233_req"/></StgValue>
</operation>

<operation id="4625" st_id="237" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2870 %output_r_load_234_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_236, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_234_req"/></StgValue>
</operation>

<operation id="4626" st_id="237" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2874 %add_ln116_250 = add i64 %add_ln116_235, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_250"/></StgValue>
</operation>

<operation id="4627" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2875 %trunc_ln116_234 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_250, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_234"/></StgValue>
</operation>

<operation id="4628" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2876 %sext_ln116_235 = sext i62 %trunc_ln116_234

]]></Node>
<StgValue><ssdm name="sext_ln116_235"/></StgValue>
</operation>

<operation id="4629" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2877 %output_r_addr_237 = getelementptr i32 %output_r, i64 %sext_ln116_235

]]></Node>
<StgValue><ssdm name="output_r_addr_237"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="4630" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:677 %add_ln116_532 = add i12 %phi_mul_load, i12 226

]]></Node>
<StgValue><ssdm name="add_ln116_532"/></StgValue>
</operation>

<operation id="4631" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:678 %zext_ln116_277 = zext i12 %add_ln116_532

]]></Node>
<StgValue><ssdm name="zext_ln116_277"/></StgValue>
</operation>

<operation id="4632" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:679 %input_fm_buffer_1_addr_226 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_277

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_226"/></StgValue>
</operation>

<operation id="4633" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2808 %bitcast_ln116_226 = bitcast i32 %output_r_addr_228_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_226"/></StgValue>
</operation>

<operation id="4634" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2809 %store_ln116 = store i32 %bitcast_ln116_226, i12 %input_fm_buffer_1_addr_226

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4635" st_id="238" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2815 %output_r_addr_229_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_229

]]></Node>
<StgValue><ssdm name="output_r_addr_229_read"/></StgValue>
</operation>

<operation id="4636" st_id="238" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2822 %output_r_load_228_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_230, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_228_req"/></StgValue>
</operation>

<operation id="4637" st_id="238" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2830 %output_r_load_229_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_231, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_229_req"/></StgValue>
</operation>

<operation id="4638" st_id="238" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2838 %output_r_load_230_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_232, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_230_req"/></StgValue>
</operation>

<operation id="4639" st_id="238" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2846 %output_r_load_231_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_233, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_231_req"/></StgValue>
</operation>

<operation id="4640" st_id="238" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2854 %output_r_load_232_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_234, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_232_req"/></StgValue>
</operation>

<operation id="4641" st_id="238" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2862 %output_r_load_233_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_235, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_233_req"/></StgValue>
</operation>

<operation id="4642" st_id="238" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2870 %output_r_load_234_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_236, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_234_req"/></StgValue>
</operation>

<operation id="4643" st_id="238" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2878 %output_r_load_235_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_237, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_235_req"/></StgValue>
</operation>

<operation id="4644" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2882 %add_ln116_251 = add i64 %add_ln116_235, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_251"/></StgValue>
</operation>

<operation id="4645" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2883 %trunc_ln116_235 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_251, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_235"/></StgValue>
</operation>

<operation id="4646" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2884 %sext_ln116_236 = sext i62 %trunc_ln116_235

]]></Node>
<StgValue><ssdm name="sext_ln116_236"/></StgValue>
</operation>

<operation id="4647" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2885 %output_r_addr_238 = getelementptr i32 %output_r, i64 %sext_ln116_236

]]></Node>
<StgValue><ssdm name="output_r_addr_238"/></StgValue>
</operation>

<operation id="4648" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2890 %add_ln116_252 = add i64 %add_ln116_235, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_252"/></StgValue>
</operation>

<operation id="4649" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2891 %trunc_ln116_236 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_252, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_236"/></StgValue>
</operation>

<operation id="4650" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2892 %sext_ln116_237 = sext i62 %trunc_ln116_236

]]></Node>
<StgValue><ssdm name="sext_ln116_237"/></StgValue>
</operation>

<operation id="4651" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2893 %output_r_addr_239 = getelementptr i32 %output_r, i64 %sext_ln116_237

]]></Node>
<StgValue><ssdm name="output_r_addr_239"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="4652" st_id="239" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:680 %add_ln116_533 = add i12 %phi_mul_load, i12 227

]]></Node>
<StgValue><ssdm name="add_ln116_533"/></StgValue>
</operation>

<operation id="4653" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:681 %zext_ln116_278 = zext i12 %add_ln116_533

]]></Node>
<StgValue><ssdm name="zext_ln116_278"/></StgValue>
</operation>

<operation id="4654" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:682 %input_fm_buffer_1_addr_227 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_278

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_227"/></StgValue>
</operation>

<operation id="4655" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2816 %bitcast_ln116_227 = bitcast i32 %output_r_addr_229_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_227"/></StgValue>
</operation>

<operation id="4656" st_id="239" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2817 %store_ln116 = store i32 %bitcast_ln116_227, i12 %input_fm_buffer_1_addr_227

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4657" st_id="239" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2823 %output_r_addr_230_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_230

]]></Node>
<StgValue><ssdm name="output_r_addr_230_read"/></StgValue>
</operation>

<operation id="4658" st_id="239" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2830 %output_r_load_229_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_231, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_229_req"/></StgValue>
</operation>

<operation id="4659" st_id="239" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2838 %output_r_load_230_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_232, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_230_req"/></StgValue>
</operation>

<operation id="4660" st_id="239" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2846 %output_r_load_231_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_233, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_231_req"/></StgValue>
</operation>

<operation id="4661" st_id="239" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2854 %output_r_load_232_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_234, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_232_req"/></StgValue>
</operation>

<operation id="4662" st_id="239" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2862 %output_r_load_233_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_235, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_233_req"/></StgValue>
</operation>

<operation id="4663" st_id="239" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2870 %output_r_load_234_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_236, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_234_req"/></StgValue>
</operation>

<operation id="4664" st_id="239" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2878 %output_r_load_235_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_237, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_235_req"/></StgValue>
</operation>

<operation id="4665" st_id="239" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2886 %output_r_load_236_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_238, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_236_req"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="4666" st_id="240" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:683 %add_ln116_534 = add i12 %phi_mul_load, i12 228

]]></Node>
<StgValue><ssdm name="add_ln116_534"/></StgValue>
</operation>

<operation id="4667" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:684 %zext_ln116_279 = zext i12 %add_ln116_534

]]></Node>
<StgValue><ssdm name="zext_ln116_279"/></StgValue>
</operation>

<operation id="4668" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:685 %input_fm_buffer_1_addr_228 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_279

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_228"/></StgValue>
</operation>

<operation id="4669" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2824 %bitcast_ln116_228 = bitcast i32 %output_r_addr_230_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_228"/></StgValue>
</operation>

<operation id="4670" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2825 %store_ln116 = store i32 %bitcast_ln116_228, i12 %input_fm_buffer_1_addr_228

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4671" st_id="240" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2831 %output_r_addr_231_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_231

]]></Node>
<StgValue><ssdm name="output_r_addr_231_read"/></StgValue>
</operation>

<operation id="4672" st_id="240" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2838 %output_r_load_230_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_232, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_230_req"/></StgValue>
</operation>

<operation id="4673" st_id="240" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2846 %output_r_load_231_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_233, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_231_req"/></StgValue>
</operation>

<operation id="4674" st_id="240" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2854 %output_r_load_232_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_234, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_232_req"/></StgValue>
</operation>

<operation id="4675" st_id="240" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2862 %output_r_load_233_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_235, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_233_req"/></StgValue>
</operation>

<operation id="4676" st_id="240" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2870 %output_r_load_234_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_236, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_234_req"/></StgValue>
</operation>

<operation id="4677" st_id="240" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2878 %output_r_load_235_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_237, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_235_req"/></StgValue>
</operation>

<operation id="4678" st_id="240" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2886 %output_r_load_236_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_238, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_236_req"/></StgValue>
</operation>

<operation id="4679" st_id="240" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2894 %output_r_load_237_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_239, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_237_req"/></StgValue>
</operation>

<operation id="4680" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:2898 %shl_ln116_44 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_13_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_44"/></StgValue>
</operation>

<operation id="4681" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:2899 %shl_ln116_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_13_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_45"/></StgValue>
</operation>

<operation id="4682" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:2900 %zext_ln116_46 = zext i10 %shl_ln116_45

]]></Node>
<StgValue><ssdm name="zext_ln116_46"/></StgValue>
</operation>

<operation id="4683" st_id="240" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:2901 %sub_ln116_14 = sub i18 %shl_ln116_44, i18 %zext_ln116_46

]]></Node>
<StgValue><ssdm name="sub_ln116_14"/></StgValue>
</operation>

<operation id="4684" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:2902 %zext_ln116_47 = zext i18 %sub_ln116_14

]]></Node>
<StgValue><ssdm name="zext_ln116_47"/></StgValue>
</operation>

<operation id="4685" st_id="240" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2903 %add_ln116_253 = add i64 %add_ln116, i64 %zext_ln116_47

]]></Node>
<StgValue><ssdm name="add_ln116_253"/></StgValue>
</operation>

<operation id="4686" st_id="240" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2904 %add_ln116_254 = add i64 %add_ln116_253, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_254"/></StgValue>
</operation>

<operation id="4687" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2905 %trunc_ln116_237 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_254, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_237"/></StgValue>
</operation>

<operation id="4688" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2906 %sext_ln116_238 = sext i62 %trunc_ln116_237

]]></Node>
<StgValue><ssdm name="sext_ln116_238"/></StgValue>
</operation>

<operation id="4689" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2907 %output_r_addr_240 = getelementptr i32 %output_r, i64 %sext_ln116_238

]]></Node>
<StgValue><ssdm name="output_r_addr_240"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="4690" st_id="241" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:686 %add_ln116_535 = add i12 %phi_mul_load, i12 229

]]></Node>
<StgValue><ssdm name="add_ln116_535"/></StgValue>
</operation>

<operation id="4691" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:687 %zext_ln116_280 = zext i12 %add_ln116_535

]]></Node>
<StgValue><ssdm name="zext_ln116_280"/></StgValue>
</operation>

<operation id="4692" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:688 %input_fm_buffer_1_addr_229 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_280

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_229"/></StgValue>
</operation>

<operation id="4693" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2832 %bitcast_ln116_229 = bitcast i32 %output_r_addr_231_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_229"/></StgValue>
</operation>

<operation id="4694" st_id="241" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2833 %store_ln116 = store i32 %bitcast_ln116_229, i12 %input_fm_buffer_1_addr_229

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4695" st_id="241" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2839 %output_r_addr_232_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_232

]]></Node>
<StgValue><ssdm name="output_r_addr_232_read"/></StgValue>
</operation>

<operation id="4696" st_id="241" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2846 %output_r_load_231_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_233, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_231_req"/></StgValue>
</operation>

<operation id="4697" st_id="241" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2854 %output_r_load_232_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_234, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_232_req"/></StgValue>
</operation>

<operation id="4698" st_id="241" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2862 %output_r_load_233_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_235, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_233_req"/></StgValue>
</operation>

<operation id="4699" st_id="241" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2870 %output_r_load_234_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_236, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_234_req"/></StgValue>
</operation>

<operation id="4700" st_id="241" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2878 %output_r_load_235_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_237, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_235_req"/></StgValue>
</operation>

<operation id="4701" st_id="241" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2886 %output_r_load_236_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_238, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_236_req"/></StgValue>
</operation>

<operation id="4702" st_id="241" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2894 %output_r_load_237_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_239, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_237_req"/></StgValue>
</operation>

<operation id="4703" st_id="241" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2908 %output_r_load_238_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_240, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_238_req"/></StgValue>
</operation>

<operation id="4704" st_id="241" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2912 %add_ln116_255 = add i64 %add_ln116_253, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_255"/></StgValue>
</operation>

<operation id="4705" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2913 %trunc_ln116_238 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_255, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_238"/></StgValue>
</operation>

<operation id="4706" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2914 %sext_ln116_239 = sext i62 %trunc_ln116_238

]]></Node>
<StgValue><ssdm name="sext_ln116_239"/></StgValue>
</operation>

<operation id="4707" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2915 %output_r_addr_241 = getelementptr i32 %output_r, i64 %sext_ln116_239

]]></Node>
<StgValue><ssdm name="output_r_addr_241"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="4708" st_id="242" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:689 %add_ln116_536 = add i12 %phi_mul_load, i12 230

]]></Node>
<StgValue><ssdm name="add_ln116_536"/></StgValue>
</operation>

<operation id="4709" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:690 %zext_ln116_281 = zext i12 %add_ln116_536

]]></Node>
<StgValue><ssdm name="zext_ln116_281"/></StgValue>
</operation>

<operation id="4710" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:691 %input_fm_buffer_1_addr_230 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_281

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_230"/></StgValue>
</operation>

<operation id="4711" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2840 %bitcast_ln116_230 = bitcast i32 %output_r_addr_232_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_230"/></StgValue>
</operation>

<operation id="4712" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2841 %store_ln116 = store i32 %bitcast_ln116_230, i12 %input_fm_buffer_1_addr_230

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4713" st_id="242" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2847 %output_r_addr_233_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_233

]]></Node>
<StgValue><ssdm name="output_r_addr_233_read"/></StgValue>
</operation>

<operation id="4714" st_id="242" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2854 %output_r_load_232_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_234, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_232_req"/></StgValue>
</operation>

<operation id="4715" st_id="242" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2862 %output_r_load_233_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_235, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_233_req"/></StgValue>
</operation>

<operation id="4716" st_id="242" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2870 %output_r_load_234_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_236, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_234_req"/></StgValue>
</operation>

<operation id="4717" st_id="242" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2878 %output_r_load_235_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_237, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_235_req"/></StgValue>
</operation>

<operation id="4718" st_id="242" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2886 %output_r_load_236_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_238, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_236_req"/></StgValue>
</operation>

<operation id="4719" st_id="242" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2894 %output_r_load_237_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_239, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_237_req"/></StgValue>
</operation>

<operation id="4720" st_id="242" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2908 %output_r_load_238_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_240, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_238_req"/></StgValue>
</operation>

<operation id="4721" st_id="242" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2916 %output_r_load_239_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_241, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_239_req"/></StgValue>
</operation>

<operation id="4722" st_id="242" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2920 %add_ln116_256 = add i64 %add_ln116_253, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_256"/></StgValue>
</operation>

<operation id="4723" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2921 %trunc_ln116_239 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_256, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_239"/></StgValue>
</operation>

<operation id="4724" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2922 %sext_ln116_240 = sext i62 %trunc_ln116_239

]]></Node>
<StgValue><ssdm name="sext_ln116_240"/></StgValue>
</operation>

<operation id="4725" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2923 %output_r_addr_242 = getelementptr i32 %output_r, i64 %sext_ln116_240

]]></Node>
<StgValue><ssdm name="output_r_addr_242"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="4726" st_id="243" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:692 %add_ln116_537 = add i12 %phi_mul_load, i12 231

]]></Node>
<StgValue><ssdm name="add_ln116_537"/></StgValue>
</operation>

<operation id="4727" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:693 %zext_ln116_282 = zext i12 %add_ln116_537

]]></Node>
<StgValue><ssdm name="zext_ln116_282"/></StgValue>
</operation>

<operation id="4728" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:694 %input_fm_buffer_1_addr_231 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_282

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_231"/></StgValue>
</operation>

<operation id="4729" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2848 %bitcast_ln116_231 = bitcast i32 %output_r_addr_233_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_231"/></StgValue>
</operation>

<operation id="4730" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2849 %store_ln116 = store i32 %bitcast_ln116_231, i12 %input_fm_buffer_1_addr_231

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4731" st_id="243" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2855 %output_r_addr_234_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_234

]]></Node>
<StgValue><ssdm name="output_r_addr_234_read"/></StgValue>
</operation>

<operation id="4732" st_id="243" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2862 %output_r_load_233_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_235, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_233_req"/></StgValue>
</operation>

<operation id="4733" st_id="243" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2870 %output_r_load_234_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_236, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_234_req"/></StgValue>
</operation>

<operation id="4734" st_id="243" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2878 %output_r_load_235_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_237, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_235_req"/></StgValue>
</operation>

<operation id="4735" st_id="243" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2886 %output_r_load_236_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_238, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_236_req"/></StgValue>
</operation>

<operation id="4736" st_id="243" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2894 %output_r_load_237_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_239, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_237_req"/></StgValue>
</operation>

<operation id="4737" st_id="243" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2908 %output_r_load_238_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_240, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_238_req"/></StgValue>
</operation>

<operation id="4738" st_id="243" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2916 %output_r_load_239_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_241, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_239_req"/></StgValue>
</operation>

<operation id="4739" st_id="243" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2924 %output_r_load_240_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_242, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_240_req"/></StgValue>
</operation>

<operation id="4740" st_id="243" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2928 %add_ln116_257 = add i64 %add_ln116_253, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_257"/></StgValue>
</operation>

<operation id="4741" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2929 %trunc_ln116_240 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_257, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_240"/></StgValue>
</operation>

<operation id="4742" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2930 %sext_ln116_241 = sext i62 %trunc_ln116_240

]]></Node>
<StgValue><ssdm name="sext_ln116_241"/></StgValue>
</operation>

<operation id="4743" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2931 %output_r_addr_243 = getelementptr i32 %output_r, i64 %sext_ln116_241

]]></Node>
<StgValue><ssdm name="output_r_addr_243"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="4744" st_id="244" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:695 %add_ln116_538 = add i12 %phi_mul_load, i12 232

]]></Node>
<StgValue><ssdm name="add_ln116_538"/></StgValue>
</operation>

<operation id="4745" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:696 %zext_ln116_283 = zext i12 %add_ln116_538

]]></Node>
<StgValue><ssdm name="zext_ln116_283"/></StgValue>
</operation>

<operation id="4746" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:697 %input_fm_buffer_1_addr_232 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_283

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_232"/></StgValue>
</operation>

<operation id="4747" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2856 %bitcast_ln116_232 = bitcast i32 %output_r_addr_234_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_232"/></StgValue>
</operation>

<operation id="4748" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2857 %store_ln116 = store i32 %bitcast_ln116_232, i12 %input_fm_buffer_1_addr_232

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4749" st_id="244" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2863 %output_r_addr_235_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_235

]]></Node>
<StgValue><ssdm name="output_r_addr_235_read"/></StgValue>
</operation>

<operation id="4750" st_id="244" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2870 %output_r_load_234_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_236, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_234_req"/></StgValue>
</operation>

<operation id="4751" st_id="244" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2878 %output_r_load_235_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_237, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_235_req"/></StgValue>
</operation>

<operation id="4752" st_id="244" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2886 %output_r_load_236_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_238, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_236_req"/></StgValue>
</operation>

<operation id="4753" st_id="244" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2894 %output_r_load_237_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_239, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_237_req"/></StgValue>
</operation>

<operation id="4754" st_id="244" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2908 %output_r_load_238_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_240, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_238_req"/></StgValue>
</operation>

<operation id="4755" st_id="244" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2916 %output_r_load_239_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_241, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_239_req"/></StgValue>
</operation>

<operation id="4756" st_id="244" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2924 %output_r_load_240_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_242, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_240_req"/></StgValue>
</operation>

<operation id="4757" st_id="244" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2932 %output_r_load_241_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_243, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_241_req"/></StgValue>
</operation>

<operation id="4758" st_id="244" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2936 %add_ln116_258 = add i64 %add_ln116_253, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_258"/></StgValue>
</operation>

<operation id="4759" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2937 %trunc_ln116_241 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_258, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_241"/></StgValue>
</operation>

<operation id="4760" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2938 %sext_ln116_242 = sext i62 %trunc_ln116_241

]]></Node>
<StgValue><ssdm name="sext_ln116_242"/></StgValue>
</operation>

<operation id="4761" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2939 %output_r_addr_244 = getelementptr i32 %output_r, i64 %sext_ln116_242

]]></Node>
<StgValue><ssdm name="output_r_addr_244"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="4762" st_id="245" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:698 %add_ln116_539 = add i12 %phi_mul_load, i12 233

]]></Node>
<StgValue><ssdm name="add_ln116_539"/></StgValue>
</operation>

<operation id="4763" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:699 %zext_ln116_284 = zext i12 %add_ln116_539

]]></Node>
<StgValue><ssdm name="zext_ln116_284"/></StgValue>
</operation>

<operation id="4764" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:700 %input_fm_buffer_1_addr_233 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_284

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_233"/></StgValue>
</operation>

<operation id="4765" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2864 %bitcast_ln116_233 = bitcast i32 %output_r_addr_235_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_233"/></StgValue>
</operation>

<operation id="4766" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2865 %store_ln116 = store i32 %bitcast_ln116_233, i12 %input_fm_buffer_1_addr_233

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4767" st_id="245" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2871 %output_r_addr_236_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_236

]]></Node>
<StgValue><ssdm name="output_r_addr_236_read"/></StgValue>
</operation>

<operation id="4768" st_id="245" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2878 %output_r_load_235_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_237, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_235_req"/></StgValue>
</operation>

<operation id="4769" st_id="245" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2886 %output_r_load_236_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_238, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_236_req"/></StgValue>
</operation>

<operation id="4770" st_id="245" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2894 %output_r_load_237_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_239, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_237_req"/></StgValue>
</operation>

<operation id="4771" st_id="245" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2908 %output_r_load_238_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_240, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_238_req"/></StgValue>
</operation>

<operation id="4772" st_id="245" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2916 %output_r_load_239_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_241, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_239_req"/></StgValue>
</operation>

<operation id="4773" st_id="245" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2924 %output_r_load_240_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_242, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_240_req"/></StgValue>
</operation>

<operation id="4774" st_id="245" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2932 %output_r_load_241_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_243, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_241_req"/></StgValue>
</operation>

<operation id="4775" st_id="245" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2940 %output_r_load_242_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_244, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_242_req"/></StgValue>
</operation>

<operation id="4776" st_id="245" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2944 %add_ln116_259 = add i64 %add_ln116_253, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_259"/></StgValue>
</operation>

<operation id="4777" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2945 %trunc_ln116_242 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_259, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_242"/></StgValue>
</operation>

<operation id="4778" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2946 %sext_ln116_243 = sext i62 %trunc_ln116_242

]]></Node>
<StgValue><ssdm name="sext_ln116_243"/></StgValue>
</operation>

<operation id="4779" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2947 %output_r_addr_245 = getelementptr i32 %output_r, i64 %sext_ln116_243

]]></Node>
<StgValue><ssdm name="output_r_addr_245"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="4780" st_id="246" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:701 %add_ln116_540 = add i12 %phi_mul_load, i12 234

]]></Node>
<StgValue><ssdm name="add_ln116_540"/></StgValue>
</operation>

<operation id="4781" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:702 %zext_ln116_285 = zext i12 %add_ln116_540

]]></Node>
<StgValue><ssdm name="zext_ln116_285"/></StgValue>
</operation>

<operation id="4782" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:703 %input_fm_buffer_1_addr_234 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_285

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_234"/></StgValue>
</operation>

<operation id="4783" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2872 %bitcast_ln116_234 = bitcast i32 %output_r_addr_236_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_234"/></StgValue>
</operation>

<operation id="4784" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2873 %store_ln116 = store i32 %bitcast_ln116_234, i12 %input_fm_buffer_1_addr_234

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4785" st_id="246" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2879 %output_r_addr_237_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_237

]]></Node>
<StgValue><ssdm name="output_r_addr_237_read"/></StgValue>
</operation>

<operation id="4786" st_id="246" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2886 %output_r_load_236_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_238, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_236_req"/></StgValue>
</operation>

<operation id="4787" st_id="246" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2894 %output_r_load_237_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_239, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_237_req"/></StgValue>
</operation>

<operation id="4788" st_id="246" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2908 %output_r_load_238_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_240, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_238_req"/></StgValue>
</operation>

<operation id="4789" st_id="246" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2916 %output_r_load_239_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_241, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_239_req"/></StgValue>
</operation>

<operation id="4790" st_id="246" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2924 %output_r_load_240_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_242, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_240_req"/></StgValue>
</operation>

<operation id="4791" st_id="246" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2932 %output_r_load_241_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_243, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_241_req"/></StgValue>
</operation>

<operation id="4792" st_id="246" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2940 %output_r_load_242_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_244, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_242_req"/></StgValue>
</operation>

<operation id="4793" st_id="246" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2948 %output_r_load_243_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_245, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_243_req"/></StgValue>
</operation>

<operation id="4794" st_id="246" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2952 %add_ln116_260 = add i64 %add_ln116_253, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_260"/></StgValue>
</operation>

<operation id="4795" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2953 %trunc_ln116_243 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_260, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_243"/></StgValue>
</operation>

<operation id="4796" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2954 %sext_ln116_244 = sext i62 %trunc_ln116_243

]]></Node>
<StgValue><ssdm name="sext_ln116_244"/></StgValue>
</operation>

<operation id="4797" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2955 %output_r_addr_246 = getelementptr i32 %output_r, i64 %sext_ln116_244

]]></Node>
<StgValue><ssdm name="output_r_addr_246"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="4798" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:704 %add_ln116_541 = add i12 %phi_mul_load, i12 235

]]></Node>
<StgValue><ssdm name="add_ln116_541"/></StgValue>
</operation>

<operation id="4799" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:705 %zext_ln116_286 = zext i12 %add_ln116_541

]]></Node>
<StgValue><ssdm name="zext_ln116_286"/></StgValue>
</operation>

<operation id="4800" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:706 %input_fm_buffer_1_addr_235 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_286

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_235"/></StgValue>
</operation>

<operation id="4801" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2880 %bitcast_ln116_235 = bitcast i32 %output_r_addr_237_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_235"/></StgValue>
</operation>

<operation id="4802" st_id="247" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2881 %store_ln116 = store i32 %bitcast_ln116_235, i12 %input_fm_buffer_1_addr_235

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4803" st_id="247" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2887 %output_r_addr_238_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_238

]]></Node>
<StgValue><ssdm name="output_r_addr_238_read"/></StgValue>
</operation>

<operation id="4804" st_id="247" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2894 %output_r_load_237_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_239, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_237_req"/></StgValue>
</operation>

<operation id="4805" st_id="247" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2908 %output_r_load_238_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_240, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_238_req"/></StgValue>
</operation>

<operation id="4806" st_id="247" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2916 %output_r_load_239_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_241, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_239_req"/></StgValue>
</operation>

<operation id="4807" st_id="247" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2924 %output_r_load_240_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_242, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_240_req"/></StgValue>
</operation>

<operation id="4808" st_id="247" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2932 %output_r_load_241_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_243, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_241_req"/></StgValue>
</operation>

<operation id="4809" st_id="247" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2940 %output_r_load_242_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_244, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_242_req"/></StgValue>
</operation>

<operation id="4810" st_id="247" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2948 %output_r_load_243_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_245, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_243_req"/></StgValue>
</operation>

<operation id="4811" st_id="247" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2956 %output_r_load_244_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_246, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_244_req"/></StgValue>
</operation>

<operation id="4812" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2960 %add_ln116_261 = add i64 %add_ln116_253, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_261"/></StgValue>
</operation>

<operation id="4813" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2961 %trunc_ln116_244 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_261, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_244"/></StgValue>
</operation>

<operation id="4814" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2962 %sext_ln116_245 = sext i62 %trunc_ln116_244

]]></Node>
<StgValue><ssdm name="sext_ln116_245"/></StgValue>
</operation>

<operation id="4815" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2963 %output_r_addr_247 = getelementptr i32 %output_r, i64 %sext_ln116_245

]]></Node>
<StgValue><ssdm name="output_r_addr_247"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="4816" st_id="248" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:707 %add_ln116_542 = add i12 %phi_mul_load, i12 236

]]></Node>
<StgValue><ssdm name="add_ln116_542"/></StgValue>
</operation>

<operation id="4817" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:708 %zext_ln116_287 = zext i12 %add_ln116_542

]]></Node>
<StgValue><ssdm name="zext_ln116_287"/></StgValue>
</operation>

<operation id="4818" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:709 %input_fm_buffer_1_addr_236 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_287

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_236"/></StgValue>
</operation>

<operation id="4819" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2888 %bitcast_ln116_236 = bitcast i32 %output_r_addr_238_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_236"/></StgValue>
</operation>

<operation id="4820" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2889 %store_ln116 = store i32 %bitcast_ln116_236, i12 %input_fm_buffer_1_addr_236

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4821" st_id="248" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2895 %output_r_addr_239_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_239

]]></Node>
<StgValue><ssdm name="output_r_addr_239_read"/></StgValue>
</operation>

<operation id="4822" st_id="248" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2908 %output_r_load_238_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_240, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_238_req"/></StgValue>
</operation>

<operation id="4823" st_id="248" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2916 %output_r_load_239_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_241, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_239_req"/></StgValue>
</operation>

<operation id="4824" st_id="248" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2924 %output_r_load_240_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_242, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_240_req"/></StgValue>
</operation>

<operation id="4825" st_id="248" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2932 %output_r_load_241_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_243, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_241_req"/></StgValue>
</operation>

<operation id="4826" st_id="248" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2940 %output_r_load_242_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_244, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_242_req"/></StgValue>
</operation>

<operation id="4827" st_id="248" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2948 %output_r_load_243_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_245, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_243_req"/></StgValue>
</operation>

<operation id="4828" st_id="248" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2956 %output_r_load_244_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_246, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_244_req"/></StgValue>
</operation>

<operation id="4829" st_id="248" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2964 %output_r_load_245_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_247, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_245_req"/></StgValue>
</operation>

<operation id="4830" st_id="248" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2968 %add_ln116_262 = add i64 %add_ln116_253, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_262"/></StgValue>
</operation>

<operation id="4831" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2969 %trunc_ln116_245 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_262, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_245"/></StgValue>
</operation>

<operation id="4832" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2970 %sext_ln116_246 = sext i62 %trunc_ln116_245

]]></Node>
<StgValue><ssdm name="sext_ln116_246"/></StgValue>
</operation>

<operation id="4833" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2971 %output_r_addr_248 = getelementptr i32 %output_r, i64 %sext_ln116_246

]]></Node>
<StgValue><ssdm name="output_r_addr_248"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="4834" st_id="249" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:710 %add_ln116_543 = add i12 %phi_mul_load, i12 237

]]></Node>
<StgValue><ssdm name="add_ln116_543"/></StgValue>
</operation>

<operation id="4835" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:711 %zext_ln116_288 = zext i12 %add_ln116_543

]]></Node>
<StgValue><ssdm name="zext_ln116_288"/></StgValue>
</operation>

<operation id="4836" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:712 %input_fm_buffer_1_addr_237 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_288

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_237"/></StgValue>
</operation>

<operation id="4837" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2896 %bitcast_ln116_237 = bitcast i32 %output_r_addr_239_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_237"/></StgValue>
</operation>

<operation id="4838" st_id="249" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2897 %store_ln116 = store i32 %bitcast_ln116_237, i12 %input_fm_buffer_1_addr_237

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4839" st_id="249" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2909 %output_r_addr_240_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_240

]]></Node>
<StgValue><ssdm name="output_r_addr_240_read"/></StgValue>
</operation>

<operation id="4840" st_id="249" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2916 %output_r_load_239_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_241, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_239_req"/></StgValue>
</operation>

<operation id="4841" st_id="249" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2924 %output_r_load_240_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_242, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_240_req"/></StgValue>
</operation>

<operation id="4842" st_id="249" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2932 %output_r_load_241_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_243, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_241_req"/></StgValue>
</operation>

<operation id="4843" st_id="249" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2940 %output_r_load_242_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_244, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_242_req"/></StgValue>
</operation>

<operation id="4844" st_id="249" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2948 %output_r_load_243_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_245, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_243_req"/></StgValue>
</operation>

<operation id="4845" st_id="249" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2956 %output_r_load_244_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_246, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_244_req"/></StgValue>
</operation>

<operation id="4846" st_id="249" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2964 %output_r_load_245_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_247, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_245_req"/></StgValue>
</operation>

<operation id="4847" st_id="249" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2972 %output_r_load_246_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_248, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_246_req"/></StgValue>
</operation>

<operation id="4848" st_id="249" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2976 %add_ln116_263 = add i64 %add_ln116_253, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_263"/></StgValue>
</operation>

<operation id="4849" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2977 %trunc_ln116_246 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_263, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_246"/></StgValue>
</operation>

<operation id="4850" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2978 %sext_ln116_247 = sext i62 %trunc_ln116_246

]]></Node>
<StgValue><ssdm name="sext_ln116_247"/></StgValue>
</operation>

<operation id="4851" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2979 %output_r_addr_249 = getelementptr i32 %output_r, i64 %sext_ln116_247

]]></Node>
<StgValue><ssdm name="output_r_addr_249"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="4852" st_id="250" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:713 %add_ln116_544 = add i12 %phi_mul_load, i12 238

]]></Node>
<StgValue><ssdm name="add_ln116_544"/></StgValue>
</operation>

<operation id="4853" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:714 %zext_ln116_289 = zext i12 %add_ln116_544

]]></Node>
<StgValue><ssdm name="zext_ln116_289"/></StgValue>
</operation>

<operation id="4854" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:715 %input_fm_buffer_1_addr_238 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_289

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_238"/></StgValue>
</operation>

<operation id="4855" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2910 %bitcast_ln116_238 = bitcast i32 %output_r_addr_240_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_238"/></StgValue>
</operation>

<operation id="4856" st_id="250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2911 %store_ln116 = store i32 %bitcast_ln116_238, i12 %input_fm_buffer_1_addr_238

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4857" st_id="250" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2917 %output_r_addr_241_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_241

]]></Node>
<StgValue><ssdm name="output_r_addr_241_read"/></StgValue>
</operation>

<operation id="4858" st_id="250" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2924 %output_r_load_240_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_242, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_240_req"/></StgValue>
</operation>

<operation id="4859" st_id="250" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2932 %output_r_load_241_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_243, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_241_req"/></StgValue>
</operation>

<operation id="4860" st_id="250" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2940 %output_r_load_242_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_244, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_242_req"/></StgValue>
</operation>

<operation id="4861" st_id="250" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2948 %output_r_load_243_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_245, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_243_req"/></StgValue>
</operation>

<operation id="4862" st_id="250" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2956 %output_r_load_244_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_246, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_244_req"/></StgValue>
</operation>

<operation id="4863" st_id="250" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2964 %output_r_load_245_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_247, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_245_req"/></StgValue>
</operation>

<operation id="4864" st_id="250" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2972 %output_r_load_246_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_248, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_246_req"/></StgValue>
</operation>

<operation id="4865" st_id="250" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2980 %output_r_load_247_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_249, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_247_req"/></StgValue>
</operation>

<operation id="4866" st_id="250" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2984 %add_ln116_264 = add i64 %add_ln116_253, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_264"/></StgValue>
</operation>

<operation id="4867" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2985 %trunc_ln116_247 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_264, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_247"/></StgValue>
</operation>

<operation id="4868" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2986 %sext_ln116_248 = sext i62 %trunc_ln116_247

]]></Node>
<StgValue><ssdm name="sext_ln116_248"/></StgValue>
</operation>

<operation id="4869" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2987 %output_r_addr_250 = getelementptr i32 %output_r, i64 %sext_ln116_248

]]></Node>
<StgValue><ssdm name="output_r_addr_250"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="4870" st_id="251" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:716 %add_ln116_545 = add i12 %phi_mul_load, i12 239

]]></Node>
<StgValue><ssdm name="add_ln116_545"/></StgValue>
</operation>

<operation id="4871" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:717 %zext_ln116_290 = zext i12 %add_ln116_545

]]></Node>
<StgValue><ssdm name="zext_ln116_290"/></StgValue>
</operation>

<operation id="4872" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:718 %input_fm_buffer_1_addr_239 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_290

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_239"/></StgValue>
</operation>

<operation id="4873" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2918 %bitcast_ln116_239 = bitcast i32 %output_r_addr_241_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_239"/></StgValue>
</operation>

<operation id="4874" st_id="251" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2919 %store_ln116 = store i32 %bitcast_ln116_239, i12 %input_fm_buffer_1_addr_239

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4875" st_id="251" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2925 %output_r_addr_242_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_242

]]></Node>
<StgValue><ssdm name="output_r_addr_242_read"/></StgValue>
</operation>

<operation id="4876" st_id="251" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2932 %output_r_load_241_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_243, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_241_req"/></StgValue>
</operation>

<operation id="4877" st_id="251" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2940 %output_r_load_242_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_244, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_242_req"/></StgValue>
</operation>

<operation id="4878" st_id="251" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2948 %output_r_load_243_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_245, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_243_req"/></StgValue>
</operation>

<operation id="4879" st_id="251" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2956 %output_r_load_244_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_246, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_244_req"/></StgValue>
</operation>

<operation id="4880" st_id="251" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2964 %output_r_load_245_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_247, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_245_req"/></StgValue>
</operation>

<operation id="4881" st_id="251" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2972 %output_r_load_246_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_248, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_246_req"/></StgValue>
</operation>

<operation id="4882" st_id="251" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2980 %output_r_load_247_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_249, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_247_req"/></StgValue>
</operation>

<operation id="4883" st_id="251" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2988 %output_r_load_248_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_250, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_248_req"/></StgValue>
</operation>

<operation id="4884" st_id="251" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:2992 %add_ln116_265 = add i64 %add_ln116_253, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_265"/></StgValue>
</operation>

<operation id="4885" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:2993 %trunc_ln116_248 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_265, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_248"/></StgValue>
</operation>

<operation id="4886" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:2994 %sext_ln116_249 = sext i62 %trunc_ln116_248

]]></Node>
<StgValue><ssdm name="sext_ln116_249"/></StgValue>
</operation>

<operation id="4887" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:2995 %output_r_addr_251 = getelementptr i32 %output_r, i64 %sext_ln116_249

]]></Node>
<StgValue><ssdm name="output_r_addr_251"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="4888" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:719 %add_ln116_546 = add i12 %phi_mul_load, i12 240

]]></Node>
<StgValue><ssdm name="add_ln116_546"/></StgValue>
</operation>

<operation id="4889" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:720 %zext_ln116_291 = zext i12 %add_ln116_546

]]></Node>
<StgValue><ssdm name="zext_ln116_291"/></StgValue>
</operation>

<operation id="4890" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:721 %input_fm_buffer_1_addr_240 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_291

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_240"/></StgValue>
</operation>

<operation id="4891" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2926 %bitcast_ln116_240 = bitcast i32 %output_r_addr_242_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_240"/></StgValue>
</operation>

<operation id="4892" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2927 %store_ln116 = store i32 %bitcast_ln116_240, i12 %input_fm_buffer_1_addr_240

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="4893" st_id="252" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2933 %output_r_addr_243_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_243

]]></Node>
<StgValue><ssdm name="output_r_addr_243_read"/></StgValue>
</operation>

<operation id="4894" st_id="252" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2940 %output_r_load_242_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_244, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_242_req"/></StgValue>
</operation>

<operation id="4895" st_id="252" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2948 %output_r_load_243_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_245, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_243_req"/></StgValue>
</operation>

<operation id="4896" st_id="252" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2956 %output_r_load_244_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_246, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_244_req"/></StgValue>
</operation>

<operation id="4897" st_id="252" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2964 %output_r_load_245_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_247, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_245_req"/></StgValue>
</operation>

<operation id="4898" st_id="252" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2972 %output_r_load_246_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_248, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_246_req"/></StgValue>
</operation>

<operation id="4899" st_id="252" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2980 %output_r_load_247_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_249, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_247_req"/></StgValue>
</operation>

<operation id="4900" st_id="252" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2988 %output_r_load_248_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_250, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_248_req"/></StgValue>
</operation>

<operation id="4901" st_id="252" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2996 %output_r_load_249_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_251, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_249_req"/></StgValue>
</operation>

<operation id="4902" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3000 %add_ln116_266 = add i64 %add_ln116_253, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_266"/></StgValue>
</operation>

<operation id="4903" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3001 %trunc_ln116_249 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_266, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_249"/></StgValue>
</operation>

<operation id="4904" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3002 %sext_ln116_250 = sext i62 %trunc_ln116_249

]]></Node>
<StgValue><ssdm name="sext_ln116_250"/></StgValue>
</operation>

<operation id="4905" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3003 %output_r_addr_252 = getelementptr i32 %output_r, i64 %sext_ln116_250

]]></Node>
<StgValue><ssdm name="output_r_addr_252"/></StgValue>
</operation>

<operation id="4906" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3008 %add_ln116_267 = add i64 %add_ln116_253, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_267"/></StgValue>
</operation>

<operation id="4907" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3009 %trunc_ln116_250 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_267, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_250"/></StgValue>
</operation>

<operation id="4908" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3010 %sext_ln116_251 = sext i62 %trunc_ln116_250

]]></Node>
<StgValue><ssdm name="sext_ln116_251"/></StgValue>
</operation>

<operation id="4909" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3011 %output_r_addr_253 = getelementptr i32 %output_r, i64 %sext_ln116_251

]]></Node>
<StgValue><ssdm name="output_r_addr_253"/></StgValue>
</operation>

<operation id="4910" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3016 %add_ln116_268 = add i64 %add_ln116_253, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_268"/></StgValue>
</operation>

<operation id="4911" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3017 %trunc_ln116_251 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_268, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_251"/></StgValue>
</operation>

<operation id="4912" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3018 %sext_ln116_252 = sext i62 %trunc_ln116_251

]]></Node>
<StgValue><ssdm name="sext_ln116_252"/></StgValue>
</operation>

<operation id="4913" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3019 %output_r_addr_254 = getelementptr i32 %output_r, i64 %sext_ln116_252

]]></Node>
<StgValue><ssdm name="output_r_addr_254"/></StgValue>
</operation>

<operation id="4914" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3024 %add_ln116_269 = add i64 %add_ln116_253, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_269"/></StgValue>
</operation>

<operation id="4915" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3025 %trunc_ln116_252 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_269, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_252"/></StgValue>
</operation>

<operation id="4916" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3026 %sext_ln116_253 = sext i62 %trunc_ln116_252

]]></Node>
<StgValue><ssdm name="sext_ln116_253"/></StgValue>
</operation>

<operation id="4917" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3027 %output_r_addr_255 = getelementptr i32 %output_r, i64 %sext_ln116_253

]]></Node>
<StgValue><ssdm name="output_r_addr_255"/></StgValue>
</operation>

<operation id="4918" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3032 %add_ln116_270 = add i64 %add_ln116_253, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_270"/></StgValue>
</operation>

<operation id="4919" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3033 %trunc_ln116_253 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_270, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_253"/></StgValue>
</operation>

<operation id="4920" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3034 %sext_ln116_254 = sext i62 %trunc_ln116_253

]]></Node>
<StgValue><ssdm name="sext_ln116_254"/></StgValue>
</operation>

<operation id="4921" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3035 %output_r_addr_256 = getelementptr i32 %output_r, i64 %sext_ln116_254

]]></Node>
<StgValue><ssdm name="output_r_addr_256"/></StgValue>
</operation>

<operation id="4922" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:3040 %shl_ln116_46 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_14_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_46"/></StgValue>
</operation>

<operation id="4923" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:3041 %shl_ln116_47 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_14_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_47"/></StgValue>
</operation>

<operation id="4924" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:3042 %zext_ln116_48 = zext i10 %shl_ln116_47

]]></Node>
<StgValue><ssdm name="zext_ln116_48"/></StgValue>
</operation>

<operation id="4925" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:3043 %sub_ln116_15 = sub i18 %shl_ln116_46, i18 %zext_ln116_48

]]></Node>
<StgValue><ssdm name="sub_ln116_15"/></StgValue>
</operation>

<operation id="4926" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:3044 %zext_ln116_49 = zext i18 %sub_ln116_15

]]></Node>
<StgValue><ssdm name="zext_ln116_49"/></StgValue>
</operation>

<operation id="4927" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3045 %add_ln116_271 = add i64 %add_ln116, i64 %zext_ln116_49

]]></Node>
<StgValue><ssdm name="add_ln116_271"/></StgValue>
</operation>

<operation id="4928" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3046 %add_ln116_272 = add i64 %add_ln116_271, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_272"/></StgValue>
</operation>

<operation id="4929" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3047 %trunc_ln116_254 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_272, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_254"/></StgValue>
</operation>

<operation id="4930" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3048 %sext_ln116_255 = sext i62 %trunc_ln116_254

]]></Node>
<StgValue><ssdm name="sext_ln116_255"/></StgValue>
</operation>

<operation id="4931" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3049 %output_r_addr_257 = getelementptr i32 %output_r, i64 %sext_ln116_255

]]></Node>
<StgValue><ssdm name="output_r_addr_257"/></StgValue>
</operation>

<operation id="4932" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3054 %add_ln116_273 = add i64 %add_ln116_271, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_273"/></StgValue>
</operation>

<operation id="4933" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3055 %trunc_ln116_255 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_273, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_255"/></StgValue>
</operation>

<operation id="4934" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3056 %sext_ln116_256 = sext i62 %trunc_ln116_255

]]></Node>
<StgValue><ssdm name="sext_ln116_256"/></StgValue>
</operation>

<operation id="4935" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3057 %output_r_addr_258 = getelementptr i32 %output_r, i64 %sext_ln116_256

]]></Node>
<StgValue><ssdm name="output_r_addr_258"/></StgValue>
</operation>

<operation id="4936" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3062 %add_ln116_274 = add i64 %add_ln116_271, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_274"/></StgValue>
</operation>

<operation id="4937" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3063 %trunc_ln116_256 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_274, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_256"/></StgValue>
</operation>

<operation id="4938" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3064 %sext_ln116_257 = sext i62 %trunc_ln116_256

]]></Node>
<StgValue><ssdm name="sext_ln116_257"/></StgValue>
</operation>

<operation id="4939" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3065 %output_r_addr_259 = getelementptr i32 %output_r, i64 %sext_ln116_257

]]></Node>
<StgValue><ssdm name="output_r_addr_259"/></StgValue>
</operation>

<operation id="4940" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3070 %add_ln116_275 = add i64 %add_ln116_271, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_275"/></StgValue>
</operation>

<operation id="4941" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3071 %trunc_ln116_257 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_275, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_257"/></StgValue>
</operation>

<operation id="4942" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3072 %sext_ln116_258 = sext i62 %trunc_ln116_257

]]></Node>
<StgValue><ssdm name="sext_ln116_258"/></StgValue>
</operation>

<operation id="4943" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3073 %output_r_addr_260 = getelementptr i32 %output_r, i64 %sext_ln116_258

]]></Node>
<StgValue><ssdm name="output_r_addr_260"/></StgValue>
</operation>

<operation id="4944" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3078 %add_ln116_276 = add i64 %add_ln116_271, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_276"/></StgValue>
</operation>

<operation id="4945" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3079 %trunc_ln116_258 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_276, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_258"/></StgValue>
</operation>

<operation id="4946" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3080 %sext_ln116_259 = sext i62 %trunc_ln116_258

]]></Node>
<StgValue><ssdm name="sext_ln116_259"/></StgValue>
</operation>

<operation id="4947" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3081 %output_r_addr_261 = getelementptr i32 %output_r, i64 %sext_ln116_259

]]></Node>
<StgValue><ssdm name="output_r_addr_261"/></StgValue>
</operation>

<operation id="4948" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3086 %add_ln116_277 = add i64 %add_ln116_271, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_277"/></StgValue>
</operation>

<operation id="4949" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3087 %trunc_ln116_259 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_277, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_259"/></StgValue>
</operation>

<operation id="4950" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3088 %sext_ln116_260 = sext i62 %trunc_ln116_259

]]></Node>
<StgValue><ssdm name="sext_ln116_260"/></StgValue>
</operation>

<operation id="4951" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3089 %output_r_addr_262 = getelementptr i32 %output_r, i64 %sext_ln116_260

]]></Node>
<StgValue><ssdm name="output_r_addr_262"/></StgValue>
</operation>

<operation id="4952" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3094 %add_ln116_278 = add i64 %add_ln116_271, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_278"/></StgValue>
</operation>

<operation id="4953" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3095 %trunc_ln116_260 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_278, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_260"/></StgValue>
</operation>

<operation id="4954" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3096 %sext_ln116_261 = sext i62 %trunc_ln116_260

]]></Node>
<StgValue><ssdm name="sext_ln116_261"/></StgValue>
</operation>

<operation id="4955" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3097 %output_r_addr_263 = getelementptr i32 %output_r, i64 %sext_ln116_261

]]></Node>
<StgValue><ssdm name="output_r_addr_263"/></StgValue>
</operation>

<operation id="4956" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3102 %add_ln116_279 = add i64 %add_ln116_271, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_279"/></StgValue>
</operation>

<operation id="4957" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3103 %trunc_ln116_261 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_279, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_261"/></StgValue>
</operation>

<operation id="4958" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3104 %sext_ln116_262 = sext i62 %trunc_ln116_261

]]></Node>
<StgValue><ssdm name="sext_ln116_262"/></StgValue>
</operation>

<operation id="4959" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3105 %output_r_addr_264 = getelementptr i32 %output_r, i64 %sext_ln116_262

]]></Node>
<StgValue><ssdm name="output_r_addr_264"/></StgValue>
</operation>

<operation id="4960" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3110 %add_ln116_280 = add i64 %add_ln116_271, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_280"/></StgValue>
</operation>

<operation id="4961" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3111 %trunc_ln116_262 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_280, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_262"/></StgValue>
</operation>

<operation id="4962" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3112 %sext_ln116_263 = sext i62 %trunc_ln116_262

]]></Node>
<StgValue><ssdm name="sext_ln116_263"/></StgValue>
</operation>

<operation id="4963" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3113 %output_r_addr_265 = getelementptr i32 %output_r, i64 %sext_ln116_263

]]></Node>
<StgValue><ssdm name="output_r_addr_265"/></StgValue>
</operation>

<operation id="4964" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3118 %add_ln116_281 = add i64 %add_ln116_271, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_281"/></StgValue>
</operation>

<operation id="4965" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3119 %trunc_ln116_263 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_281, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_263"/></StgValue>
</operation>

<operation id="4966" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3120 %sext_ln116_264 = sext i62 %trunc_ln116_263

]]></Node>
<StgValue><ssdm name="sext_ln116_264"/></StgValue>
</operation>

<operation id="4967" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3121 %output_r_addr_266 = getelementptr i32 %output_r, i64 %sext_ln116_264

]]></Node>
<StgValue><ssdm name="output_r_addr_266"/></StgValue>
</operation>

<operation id="4968" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3126 %add_ln116_282 = add i64 %add_ln116_271, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_282"/></StgValue>
</operation>

<operation id="4969" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3127 %trunc_ln116_264 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_282, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_264"/></StgValue>
</operation>

<operation id="4970" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3128 %sext_ln116_265 = sext i62 %trunc_ln116_264

]]></Node>
<StgValue><ssdm name="sext_ln116_265"/></StgValue>
</operation>

<operation id="4971" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3129 %output_r_addr_267 = getelementptr i32 %output_r, i64 %sext_ln116_265

]]></Node>
<StgValue><ssdm name="output_r_addr_267"/></StgValue>
</operation>

<operation id="4972" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3134 %add_ln116_283 = add i64 %add_ln116_271, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_283"/></StgValue>
</operation>

<operation id="4973" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3135 %trunc_ln116_265 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_283, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_265"/></StgValue>
</operation>

<operation id="4974" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3136 %sext_ln116_266 = sext i62 %trunc_ln116_265

]]></Node>
<StgValue><ssdm name="sext_ln116_266"/></StgValue>
</operation>

<operation id="4975" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3137 %output_r_addr_268 = getelementptr i32 %output_r, i64 %sext_ln116_266

]]></Node>
<StgValue><ssdm name="output_r_addr_268"/></StgValue>
</operation>

<operation id="4976" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3142 %add_ln116_284 = add i64 %add_ln116_271, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_284"/></StgValue>
</operation>

<operation id="4977" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3143 %trunc_ln116_266 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_284, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_266"/></StgValue>
</operation>

<operation id="4978" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3144 %sext_ln116_267 = sext i62 %trunc_ln116_266

]]></Node>
<StgValue><ssdm name="sext_ln116_267"/></StgValue>
</operation>

<operation id="4979" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3145 %output_r_addr_269 = getelementptr i32 %output_r, i64 %sext_ln116_267

]]></Node>
<StgValue><ssdm name="output_r_addr_269"/></StgValue>
</operation>

<operation id="4980" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3150 %add_ln116_285 = add i64 %add_ln116_271, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_285"/></StgValue>
</operation>

<operation id="4981" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3151 %trunc_ln116_267 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_285, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_267"/></StgValue>
</operation>

<operation id="4982" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3152 %sext_ln116_268 = sext i62 %trunc_ln116_267

]]></Node>
<StgValue><ssdm name="sext_ln116_268"/></StgValue>
</operation>

<operation id="4983" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3153 %output_r_addr_270 = getelementptr i32 %output_r, i64 %sext_ln116_268

]]></Node>
<StgValue><ssdm name="output_r_addr_270"/></StgValue>
</operation>

<operation id="4984" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3158 %add_ln116_286 = add i64 %add_ln116_271, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_286"/></StgValue>
</operation>

<operation id="4985" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3159 %trunc_ln116_268 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_286, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_268"/></StgValue>
</operation>

<operation id="4986" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3160 %sext_ln116_269 = sext i62 %trunc_ln116_268

]]></Node>
<StgValue><ssdm name="sext_ln116_269"/></StgValue>
</operation>

<operation id="4987" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3161 %output_r_addr_271 = getelementptr i32 %output_r, i64 %sext_ln116_269

]]></Node>
<StgValue><ssdm name="output_r_addr_271"/></StgValue>
</operation>

<operation id="4988" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3166 %add_ln116_287 = add i64 %add_ln116_271, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_287"/></StgValue>
</operation>

<operation id="4989" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3167 %trunc_ln116_269 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_287, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_269"/></StgValue>
</operation>

<operation id="4990" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3168 %sext_ln116_270 = sext i62 %trunc_ln116_269

]]></Node>
<StgValue><ssdm name="sext_ln116_270"/></StgValue>
</operation>

<operation id="4991" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3169 %output_r_addr_272 = getelementptr i32 %output_r, i64 %sext_ln116_270

]]></Node>
<StgValue><ssdm name="output_r_addr_272"/></StgValue>
</operation>

<operation id="4992" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3174 %add_ln116_288 = add i64 %add_ln116_271, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_288"/></StgValue>
</operation>

<operation id="4993" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3175 %trunc_ln116_270 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_288, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_270"/></StgValue>
</operation>

<operation id="4994" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3176 %sext_ln116_271 = sext i62 %trunc_ln116_270

]]></Node>
<StgValue><ssdm name="sext_ln116_271"/></StgValue>
</operation>

<operation id="4995" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3177 %output_r_addr_273 = getelementptr i32 %output_r, i64 %sext_ln116_271

]]></Node>
<StgValue><ssdm name="output_r_addr_273"/></StgValue>
</operation>

<operation id="4996" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
for.inc.16.split:3182 %shl_ln116_48 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %yClamped_15_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln116_48"/></StgValue>
</operation>

<operation id="4997" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.16.split:3183 %shl_ln116_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %yClamped_15_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln116_49"/></StgValue>
</operation>

<operation id="4998" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="18" op_0_bw="10">
<![CDATA[
for.inc.16.split:3184 %zext_ln116_50 = zext i10 %shl_ln116_49

]]></Node>
<StgValue><ssdm name="zext_ln116_50"/></StgValue>
</operation>

<operation id="4999" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.16.split:3185 %sub_ln116_16 = sub i18 %shl_ln116_48, i18 %zext_ln116_50

]]></Node>
<StgValue><ssdm name="sub_ln116_16"/></StgValue>
</operation>

<operation id="5000" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="64" op_0_bw="18">
<![CDATA[
for.inc.16.split:3186 %zext_ln116_51 = zext i18 %sub_ln116_16

]]></Node>
<StgValue><ssdm name="zext_ln116_51"/></StgValue>
</operation>

<operation id="5001" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3187 %add_ln116_289 = add i64 %add_ln116, i64 %zext_ln116_51

]]></Node>
<StgValue><ssdm name="add_ln116_289"/></StgValue>
</operation>

<operation id="5002" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3188 %add_ln116_290 = add i64 %add_ln116_289, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="add_ln116_290"/></StgValue>
</operation>

<operation id="5003" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3189 %trunc_ln116_271 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_290, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_271"/></StgValue>
</operation>

<operation id="5004" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3190 %sext_ln116_272 = sext i62 %trunc_ln116_271

]]></Node>
<StgValue><ssdm name="sext_ln116_272"/></StgValue>
</operation>

<operation id="5005" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3191 %output_r_addr_274 = getelementptr i32 %output_r, i64 %sext_ln116_272

]]></Node>
<StgValue><ssdm name="output_r_addr_274"/></StgValue>
</operation>

<operation id="5006" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3196 %add_ln116_291 = add i64 %add_ln116_289, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_291"/></StgValue>
</operation>

<operation id="5007" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3197 %trunc_ln116_272 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_291, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_272"/></StgValue>
</operation>

<operation id="5008" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3198 %sext_ln116_273 = sext i62 %trunc_ln116_272

]]></Node>
<StgValue><ssdm name="sext_ln116_273"/></StgValue>
</operation>

<operation id="5009" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3199 %output_r_addr_275 = getelementptr i32 %output_r, i64 %sext_ln116_273

]]></Node>
<StgValue><ssdm name="output_r_addr_275"/></StgValue>
</operation>

<operation id="5010" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3204 %add_ln116_292 = add i64 %add_ln116_289, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="add_ln116_292"/></StgValue>
</operation>

<operation id="5011" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3205 %trunc_ln116_273 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_292, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_273"/></StgValue>
</operation>

<operation id="5012" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3206 %sext_ln116_274 = sext i62 %trunc_ln116_273

]]></Node>
<StgValue><ssdm name="sext_ln116_274"/></StgValue>
</operation>

<operation id="5013" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3207 %output_r_addr_276 = getelementptr i32 %output_r, i64 %sext_ln116_274

]]></Node>
<StgValue><ssdm name="output_r_addr_276"/></StgValue>
</operation>

<operation id="5014" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3212 %add_ln116_293 = add i64 %add_ln116_289, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="add_ln116_293"/></StgValue>
</operation>

<operation id="5015" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3213 %trunc_ln116_274 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_293, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_274"/></StgValue>
</operation>

<operation id="5016" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3214 %sext_ln116_275 = sext i62 %trunc_ln116_274

]]></Node>
<StgValue><ssdm name="sext_ln116_275"/></StgValue>
</operation>

<operation id="5017" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3215 %output_r_addr_277 = getelementptr i32 %output_r, i64 %sext_ln116_275

]]></Node>
<StgValue><ssdm name="output_r_addr_277"/></StgValue>
</operation>

<operation id="5018" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3220 %add_ln116_294 = add i64 %add_ln116_289, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="add_ln116_294"/></StgValue>
</operation>

<operation id="5019" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3221 %trunc_ln116_275 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_294, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_275"/></StgValue>
</operation>

<operation id="5020" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3222 %sext_ln116_276 = sext i62 %trunc_ln116_275

]]></Node>
<StgValue><ssdm name="sext_ln116_276"/></StgValue>
</operation>

<operation id="5021" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3223 %output_r_addr_278 = getelementptr i32 %output_r, i64 %sext_ln116_276

]]></Node>
<StgValue><ssdm name="output_r_addr_278"/></StgValue>
</operation>

<operation id="5022" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3228 %add_ln116_295 = add i64 %add_ln116_289, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="add_ln116_295"/></StgValue>
</operation>

<operation id="5023" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3229 %trunc_ln116_276 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_295, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_276"/></StgValue>
</operation>

<operation id="5024" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3230 %sext_ln116_277 = sext i62 %trunc_ln116_276

]]></Node>
<StgValue><ssdm name="sext_ln116_277"/></StgValue>
</operation>

<operation id="5025" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3231 %output_r_addr_279 = getelementptr i32 %output_r, i64 %sext_ln116_277

]]></Node>
<StgValue><ssdm name="output_r_addr_279"/></StgValue>
</operation>

<operation id="5026" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3236 %add_ln116_296 = add i64 %add_ln116_289, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="add_ln116_296"/></StgValue>
</operation>

<operation id="5027" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3237 %trunc_ln116_277 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_296, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_277"/></StgValue>
</operation>

<operation id="5028" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3238 %sext_ln116_278 = sext i62 %trunc_ln116_277

]]></Node>
<StgValue><ssdm name="sext_ln116_278"/></StgValue>
</operation>

<operation id="5029" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3239 %output_r_addr_280 = getelementptr i32 %output_r, i64 %sext_ln116_278

]]></Node>
<StgValue><ssdm name="output_r_addr_280"/></StgValue>
</operation>

<operation id="5030" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3244 %add_ln116_297 = add i64 %add_ln116_289, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="add_ln116_297"/></StgValue>
</operation>

<operation id="5031" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3245 %trunc_ln116_278 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_297, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_278"/></StgValue>
</operation>

<operation id="5032" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3246 %sext_ln116_279 = sext i62 %trunc_ln116_278

]]></Node>
<StgValue><ssdm name="sext_ln116_279"/></StgValue>
</operation>

<operation id="5033" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3247 %output_r_addr_281 = getelementptr i32 %output_r, i64 %sext_ln116_279

]]></Node>
<StgValue><ssdm name="output_r_addr_281"/></StgValue>
</operation>

<operation id="5034" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3252 %add_ln116_298 = add i64 %add_ln116_289, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="add_ln116_298"/></StgValue>
</operation>

<operation id="5035" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3253 %trunc_ln116_279 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_298, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_279"/></StgValue>
</operation>

<operation id="5036" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3254 %sext_ln116_280 = sext i62 %trunc_ln116_279

]]></Node>
<StgValue><ssdm name="sext_ln116_280"/></StgValue>
</operation>

<operation id="5037" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3255 %output_r_addr_282 = getelementptr i32 %output_r, i64 %sext_ln116_280

]]></Node>
<StgValue><ssdm name="output_r_addr_282"/></StgValue>
</operation>

<operation id="5038" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3260 %add_ln116_299 = add i64 %add_ln116_289, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="add_ln116_299"/></StgValue>
</operation>

<operation id="5039" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3261 %trunc_ln116_280 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_299, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_280"/></StgValue>
</operation>

<operation id="5040" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3262 %sext_ln116_281 = sext i62 %trunc_ln116_280

]]></Node>
<StgValue><ssdm name="sext_ln116_281"/></StgValue>
</operation>

<operation id="5041" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3263 %output_r_addr_283 = getelementptr i32 %output_r, i64 %sext_ln116_281

]]></Node>
<StgValue><ssdm name="output_r_addr_283"/></StgValue>
</operation>

<operation id="5042" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3268 %add_ln116_300 = add i64 %add_ln116_289, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="add_ln116_300"/></StgValue>
</operation>

<operation id="5043" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3269 %trunc_ln116_281 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_300, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_281"/></StgValue>
</operation>

<operation id="5044" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3270 %sext_ln116_282 = sext i62 %trunc_ln116_281

]]></Node>
<StgValue><ssdm name="sext_ln116_282"/></StgValue>
</operation>

<operation id="5045" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3271 %output_r_addr_284 = getelementptr i32 %output_r, i64 %sext_ln116_282

]]></Node>
<StgValue><ssdm name="output_r_addr_284"/></StgValue>
</operation>

<operation id="5046" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3276 %add_ln116_301 = add i64 %add_ln116_289, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="add_ln116_301"/></StgValue>
</operation>

<operation id="5047" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3277 %trunc_ln116_282 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_301, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_282"/></StgValue>
</operation>

<operation id="5048" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3278 %sext_ln116_283 = sext i62 %trunc_ln116_282

]]></Node>
<StgValue><ssdm name="sext_ln116_283"/></StgValue>
</operation>

<operation id="5049" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3279 %output_r_addr_285 = getelementptr i32 %output_r, i64 %sext_ln116_283

]]></Node>
<StgValue><ssdm name="output_r_addr_285"/></StgValue>
</operation>

<operation id="5050" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3284 %add_ln116_302 = add i64 %add_ln116_289, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="add_ln116_302"/></StgValue>
</operation>

<operation id="5051" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3285 %trunc_ln116_283 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_302, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_283"/></StgValue>
</operation>

<operation id="5052" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3286 %sext_ln116_284 = sext i62 %trunc_ln116_283

]]></Node>
<StgValue><ssdm name="sext_ln116_284"/></StgValue>
</operation>

<operation id="5053" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3287 %output_r_addr_286 = getelementptr i32 %output_r, i64 %sext_ln116_284

]]></Node>
<StgValue><ssdm name="output_r_addr_286"/></StgValue>
</operation>

<operation id="5054" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3292 %add_ln116_303 = add i64 %add_ln116_289, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="add_ln116_303"/></StgValue>
</operation>

<operation id="5055" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3293 %trunc_ln116_284 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_303, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_284"/></StgValue>
</operation>

<operation id="5056" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3294 %sext_ln116_285 = sext i62 %trunc_ln116_284

]]></Node>
<StgValue><ssdm name="sext_ln116_285"/></StgValue>
</operation>

<operation id="5057" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3295 %output_r_addr_287 = getelementptr i32 %output_r, i64 %sext_ln116_285

]]></Node>
<StgValue><ssdm name="output_r_addr_287"/></StgValue>
</operation>

<operation id="5058" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3300 %add_ln116_304 = add i64 %add_ln116_289, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="add_ln116_304"/></StgValue>
</operation>

<operation id="5059" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3301 %trunc_ln116_285 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_304, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_285"/></StgValue>
</operation>

<operation id="5060" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3302 %sext_ln116_286 = sext i62 %trunc_ln116_285

]]></Node>
<StgValue><ssdm name="sext_ln116_286"/></StgValue>
</operation>

<operation id="5061" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3303 %output_r_addr_288 = getelementptr i32 %output_r, i64 %sext_ln116_286

]]></Node>
<StgValue><ssdm name="output_r_addr_288"/></StgValue>
</operation>

<operation id="5062" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3308 %add_ln116_305 = add i64 %add_ln116_289, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="add_ln116_305"/></StgValue>
</operation>

<operation id="5063" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3309 %trunc_ln116_286 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_305, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_286"/></StgValue>
</operation>

<operation id="5064" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3310 %sext_ln116_287 = sext i62 %trunc_ln116_286

]]></Node>
<StgValue><ssdm name="sext_ln116_287"/></StgValue>
</operation>

<operation id="5065" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3311 %output_r_addr_289 = getelementptr i32 %output_r, i64 %sext_ln116_287

]]></Node>
<StgValue><ssdm name="output_r_addr_289"/></StgValue>
</operation>

<operation id="5066" st_id="252" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.16.split:3316 %add_ln116_306 = add i64 %add_ln116_289, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="add_ln116_306"/></StgValue>
</operation>

<operation id="5067" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.16.split:3317 %trunc_ln116_287 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_306, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln116_287"/></StgValue>
</operation>

<operation id="5068" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="64" op_0_bw="62">
<![CDATA[
for.inc.16.split:3318 %sext_ln116_288 = sext i62 %trunc_ln116_287

]]></Node>
<StgValue><ssdm name="sext_ln116_288"/></StgValue>
</operation>

<operation id="5069" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.16.split:3319 %output_r_addr_290 = getelementptr i32 %output_r, i64 %sext_ln116_288

]]></Node>
<StgValue><ssdm name="output_r_addr_290"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="5070" st_id="253" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:722 %add_ln116_547 = add i12 %phi_mul_load, i12 241

]]></Node>
<StgValue><ssdm name="add_ln116_547"/></StgValue>
</operation>

<operation id="5071" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:723 %zext_ln116_292 = zext i12 %add_ln116_547

]]></Node>
<StgValue><ssdm name="zext_ln116_292"/></StgValue>
</operation>

<operation id="5072" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:724 %input_fm_buffer_1_addr_241 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_292

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_241"/></StgValue>
</operation>

<operation id="5073" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2934 %bitcast_ln116_241 = bitcast i32 %output_r_addr_243_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_241"/></StgValue>
</operation>

<operation id="5074" st_id="253" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2935 %store_ln116 = store i32 %bitcast_ln116_241, i12 %input_fm_buffer_1_addr_241

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5075" st_id="253" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2941 %output_r_addr_244_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_244

]]></Node>
<StgValue><ssdm name="output_r_addr_244_read"/></StgValue>
</operation>

<operation id="5076" st_id="253" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2948 %output_r_load_243_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_245, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_243_req"/></StgValue>
</operation>

<operation id="5077" st_id="253" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2956 %output_r_load_244_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_246, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_244_req"/></StgValue>
</operation>

<operation id="5078" st_id="253" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2964 %output_r_load_245_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_247, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_245_req"/></StgValue>
</operation>

<operation id="5079" st_id="253" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2972 %output_r_load_246_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_248, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_246_req"/></StgValue>
</operation>

<operation id="5080" st_id="253" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2980 %output_r_load_247_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_249, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_247_req"/></StgValue>
</operation>

<operation id="5081" st_id="253" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2988 %output_r_load_248_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_250, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_248_req"/></StgValue>
</operation>

<operation id="5082" st_id="253" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2996 %output_r_load_249_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_251, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_249_req"/></StgValue>
</operation>

<operation id="5083" st_id="253" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3004 %output_r_load_250_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_252, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_250_req"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="5084" st_id="254" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:725 %add_ln116_548 = add i12 %phi_mul_load, i12 242

]]></Node>
<StgValue><ssdm name="add_ln116_548"/></StgValue>
</operation>

<operation id="5085" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:726 %zext_ln116_293 = zext i12 %add_ln116_548

]]></Node>
<StgValue><ssdm name="zext_ln116_293"/></StgValue>
</operation>

<operation id="5086" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:727 %input_fm_buffer_1_addr_242 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_293

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_242"/></StgValue>
</operation>

<operation id="5087" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2942 %bitcast_ln116_242 = bitcast i32 %output_r_addr_244_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_242"/></StgValue>
</operation>

<operation id="5088" st_id="254" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2943 %store_ln116 = store i32 %bitcast_ln116_242, i12 %input_fm_buffer_1_addr_242

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5089" st_id="254" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2949 %output_r_addr_245_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_245

]]></Node>
<StgValue><ssdm name="output_r_addr_245_read"/></StgValue>
</operation>

<operation id="5090" st_id="254" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2956 %output_r_load_244_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_246, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_244_req"/></StgValue>
</operation>

<operation id="5091" st_id="254" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2964 %output_r_load_245_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_247, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_245_req"/></StgValue>
</operation>

<operation id="5092" st_id="254" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2972 %output_r_load_246_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_248, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_246_req"/></StgValue>
</operation>

<operation id="5093" st_id="254" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2980 %output_r_load_247_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_249, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_247_req"/></StgValue>
</operation>

<operation id="5094" st_id="254" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2988 %output_r_load_248_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_250, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_248_req"/></StgValue>
</operation>

<operation id="5095" st_id="254" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2996 %output_r_load_249_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_251, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_249_req"/></StgValue>
</operation>

<operation id="5096" st_id="254" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3004 %output_r_load_250_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_252, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_250_req"/></StgValue>
</operation>

<operation id="5097" st_id="254" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3012 %output_r_load_251_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_253, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_251_req"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="5098" st_id="255" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:728 %add_ln116_549 = add i12 %phi_mul_load, i12 243

]]></Node>
<StgValue><ssdm name="add_ln116_549"/></StgValue>
</operation>

<operation id="5099" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:729 %zext_ln116_294 = zext i12 %add_ln116_549

]]></Node>
<StgValue><ssdm name="zext_ln116_294"/></StgValue>
</operation>

<operation id="5100" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:730 %input_fm_buffer_1_addr_243 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_294

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_243"/></StgValue>
</operation>

<operation id="5101" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2950 %bitcast_ln116_243 = bitcast i32 %output_r_addr_245_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_243"/></StgValue>
</operation>

<operation id="5102" st_id="255" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2951 %store_ln116 = store i32 %bitcast_ln116_243, i12 %input_fm_buffer_1_addr_243

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5103" st_id="255" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2957 %output_r_addr_246_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_246

]]></Node>
<StgValue><ssdm name="output_r_addr_246_read"/></StgValue>
</operation>

<operation id="5104" st_id="255" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2964 %output_r_load_245_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_247, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_245_req"/></StgValue>
</operation>

<operation id="5105" st_id="255" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2972 %output_r_load_246_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_248, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_246_req"/></StgValue>
</operation>

<operation id="5106" st_id="255" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2980 %output_r_load_247_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_249, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_247_req"/></StgValue>
</operation>

<operation id="5107" st_id="255" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2988 %output_r_load_248_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_250, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_248_req"/></StgValue>
</operation>

<operation id="5108" st_id="255" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2996 %output_r_load_249_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_251, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_249_req"/></StgValue>
</operation>

<operation id="5109" st_id="255" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3004 %output_r_load_250_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_252, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_250_req"/></StgValue>
</operation>

<operation id="5110" st_id="255" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3012 %output_r_load_251_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_253, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_251_req"/></StgValue>
</operation>

<operation id="5111" st_id="255" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3020 %output_r_load_252_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_254, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_252_req"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="5112" st_id="256" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:731 %add_ln116_550 = add i12 %phi_mul_load, i12 244

]]></Node>
<StgValue><ssdm name="add_ln116_550"/></StgValue>
</operation>

<operation id="5113" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:732 %zext_ln116_295 = zext i12 %add_ln116_550

]]></Node>
<StgValue><ssdm name="zext_ln116_295"/></StgValue>
</operation>

<operation id="5114" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:733 %input_fm_buffer_1_addr_244 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_295

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_244"/></StgValue>
</operation>

<operation id="5115" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2958 %bitcast_ln116_244 = bitcast i32 %output_r_addr_246_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_244"/></StgValue>
</operation>

<operation id="5116" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2959 %store_ln116 = store i32 %bitcast_ln116_244, i12 %input_fm_buffer_1_addr_244

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5117" st_id="256" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2965 %output_r_addr_247_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_247

]]></Node>
<StgValue><ssdm name="output_r_addr_247_read"/></StgValue>
</operation>

<operation id="5118" st_id="256" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2972 %output_r_load_246_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_248, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_246_req"/></StgValue>
</operation>

<operation id="5119" st_id="256" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2980 %output_r_load_247_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_249, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_247_req"/></StgValue>
</operation>

<operation id="5120" st_id="256" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2988 %output_r_load_248_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_250, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_248_req"/></StgValue>
</operation>

<operation id="5121" st_id="256" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2996 %output_r_load_249_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_251, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_249_req"/></StgValue>
</operation>

<operation id="5122" st_id="256" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3004 %output_r_load_250_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_252, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_250_req"/></StgValue>
</operation>

<operation id="5123" st_id="256" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3012 %output_r_load_251_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_253, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_251_req"/></StgValue>
</operation>

<operation id="5124" st_id="256" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3020 %output_r_load_252_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_254, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_252_req"/></StgValue>
</operation>

<operation id="5125" st_id="256" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3028 %output_r_load_253_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_255, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_253_req"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="5126" st_id="257" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:734 %add_ln116_551 = add i12 %phi_mul_load, i12 245

]]></Node>
<StgValue><ssdm name="add_ln116_551"/></StgValue>
</operation>

<operation id="5127" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:735 %zext_ln116_296 = zext i12 %add_ln116_551

]]></Node>
<StgValue><ssdm name="zext_ln116_296"/></StgValue>
</operation>

<operation id="5128" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:736 %input_fm_buffer_1_addr_245 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_296

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_245"/></StgValue>
</operation>

<operation id="5129" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2966 %bitcast_ln116_245 = bitcast i32 %output_r_addr_247_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_245"/></StgValue>
</operation>

<operation id="5130" st_id="257" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2967 %store_ln116 = store i32 %bitcast_ln116_245, i12 %input_fm_buffer_1_addr_245

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5131" st_id="257" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2973 %output_r_addr_248_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_248

]]></Node>
<StgValue><ssdm name="output_r_addr_248_read"/></StgValue>
</operation>

<operation id="5132" st_id="257" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2980 %output_r_load_247_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_249, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_247_req"/></StgValue>
</operation>

<operation id="5133" st_id="257" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2988 %output_r_load_248_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_250, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_248_req"/></StgValue>
</operation>

<operation id="5134" st_id="257" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2996 %output_r_load_249_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_251, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_249_req"/></StgValue>
</operation>

<operation id="5135" st_id="257" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3004 %output_r_load_250_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_252, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_250_req"/></StgValue>
</operation>

<operation id="5136" st_id="257" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3012 %output_r_load_251_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_253, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_251_req"/></StgValue>
</operation>

<operation id="5137" st_id="257" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3020 %output_r_load_252_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_254, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_252_req"/></StgValue>
</operation>

<operation id="5138" st_id="257" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3028 %output_r_load_253_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_255, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_253_req"/></StgValue>
</operation>

<operation id="5139" st_id="257" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3036 %output_r_load_254_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_256, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_254_req"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="5140" st_id="258" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:737 %add_ln116_552 = add i12 %phi_mul_load, i12 246

]]></Node>
<StgValue><ssdm name="add_ln116_552"/></StgValue>
</operation>

<operation id="5141" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:738 %zext_ln116_297 = zext i12 %add_ln116_552

]]></Node>
<StgValue><ssdm name="zext_ln116_297"/></StgValue>
</operation>

<operation id="5142" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:739 %input_fm_buffer_1_addr_246 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_297

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_246"/></StgValue>
</operation>

<operation id="5143" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2974 %bitcast_ln116_246 = bitcast i32 %output_r_addr_248_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_246"/></StgValue>
</operation>

<operation id="5144" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2975 %store_ln116 = store i32 %bitcast_ln116_246, i12 %input_fm_buffer_1_addr_246

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5145" st_id="258" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2981 %output_r_addr_249_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_249

]]></Node>
<StgValue><ssdm name="output_r_addr_249_read"/></StgValue>
</operation>

<operation id="5146" st_id="258" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2988 %output_r_load_248_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_250, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_248_req"/></StgValue>
</operation>

<operation id="5147" st_id="258" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2996 %output_r_load_249_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_251, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_249_req"/></StgValue>
</operation>

<operation id="5148" st_id="258" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3004 %output_r_load_250_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_252, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_250_req"/></StgValue>
</operation>

<operation id="5149" st_id="258" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3012 %output_r_load_251_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_253, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_251_req"/></StgValue>
</operation>

<operation id="5150" st_id="258" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3020 %output_r_load_252_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_254, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_252_req"/></StgValue>
</operation>

<operation id="5151" st_id="258" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3028 %output_r_load_253_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_255, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_253_req"/></StgValue>
</operation>

<operation id="5152" st_id="258" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3036 %output_r_load_254_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_256, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_254_req"/></StgValue>
</operation>

<operation id="5153" st_id="258" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3050 %output_r_load_255_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_257, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_255_req"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="5154" st_id="259" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:740 %add_ln116_553 = add i12 %phi_mul_load, i12 247

]]></Node>
<StgValue><ssdm name="add_ln116_553"/></StgValue>
</operation>

<operation id="5155" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:741 %zext_ln116_298 = zext i12 %add_ln116_553

]]></Node>
<StgValue><ssdm name="zext_ln116_298"/></StgValue>
</operation>

<operation id="5156" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:742 %input_fm_buffer_1_addr_247 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_298

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_247"/></StgValue>
</operation>

<operation id="5157" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2982 %bitcast_ln116_247 = bitcast i32 %output_r_addr_249_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_247"/></StgValue>
</operation>

<operation id="5158" st_id="259" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2983 %store_ln116 = store i32 %bitcast_ln116_247, i12 %input_fm_buffer_1_addr_247

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5159" st_id="259" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2989 %output_r_addr_250_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_250

]]></Node>
<StgValue><ssdm name="output_r_addr_250_read"/></StgValue>
</operation>

<operation id="5160" st_id="259" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:2996 %output_r_load_249_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_251, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_249_req"/></StgValue>
</operation>

<operation id="5161" st_id="259" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3004 %output_r_load_250_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_252, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_250_req"/></StgValue>
</operation>

<operation id="5162" st_id="259" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3012 %output_r_load_251_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_253, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_251_req"/></StgValue>
</operation>

<operation id="5163" st_id="259" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3020 %output_r_load_252_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_254, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_252_req"/></StgValue>
</operation>

<operation id="5164" st_id="259" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3028 %output_r_load_253_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_255, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_253_req"/></StgValue>
</operation>

<operation id="5165" st_id="259" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3036 %output_r_load_254_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_256, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_254_req"/></StgValue>
</operation>

<operation id="5166" st_id="259" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3050 %output_r_load_255_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_257, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_255_req"/></StgValue>
</operation>

<operation id="5167" st_id="259" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3058 %output_r_load_256_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_258, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_256_req"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="5168" st_id="260" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:743 %add_ln116_554 = add i12 %phi_mul_load, i12 248

]]></Node>
<StgValue><ssdm name="add_ln116_554"/></StgValue>
</operation>

<operation id="5169" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:744 %zext_ln116_299 = zext i12 %add_ln116_554

]]></Node>
<StgValue><ssdm name="zext_ln116_299"/></StgValue>
</operation>

<operation id="5170" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:745 %input_fm_buffer_1_addr_248 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_299

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_248"/></StgValue>
</operation>

<operation id="5171" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2990 %bitcast_ln116_248 = bitcast i32 %output_r_addr_250_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_248"/></StgValue>
</operation>

<operation id="5172" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2991 %store_ln116 = store i32 %bitcast_ln116_248, i12 %input_fm_buffer_1_addr_248

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5173" st_id="260" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:2997 %output_r_addr_251_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_251

]]></Node>
<StgValue><ssdm name="output_r_addr_251_read"/></StgValue>
</operation>

<operation id="5174" st_id="260" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3004 %output_r_load_250_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_252, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_250_req"/></StgValue>
</operation>

<operation id="5175" st_id="260" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3012 %output_r_load_251_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_253, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_251_req"/></StgValue>
</operation>

<operation id="5176" st_id="260" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3020 %output_r_load_252_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_254, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_252_req"/></StgValue>
</operation>

<operation id="5177" st_id="260" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3028 %output_r_load_253_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_255, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_253_req"/></StgValue>
</operation>

<operation id="5178" st_id="260" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3036 %output_r_load_254_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_256, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_254_req"/></StgValue>
</operation>

<operation id="5179" st_id="260" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3050 %output_r_load_255_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_257, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_255_req"/></StgValue>
</operation>

<operation id="5180" st_id="260" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3058 %output_r_load_256_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_258, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_256_req"/></StgValue>
</operation>

<operation id="5181" st_id="260" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3066 %output_r_load_257_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_259, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_257_req"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="5182" st_id="261" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:746 %add_ln116_555 = add i12 %phi_mul_load, i12 249

]]></Node>
<StgValue><ssdm name="add_ln116_555"/></StgValue>
</operation>

<operation id="5183" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:747 %zext_ln116_300 = zext i12 %add_ln116_555

]]></Node>
<StgValue><ssdm name="zext_ln116_300"/></StgValue>
</operation>

<operation id="5184" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:748 %input_fm_buffer_1_addr_249 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_300

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_249"/></StgValue>
</operation>

<operation id="5185" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:2998 %bitcast_ln116_249 = bitcast i32 %output_r_addr_251_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_249"/></StgValue>
</operation>

<operation id="5186" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:2999 %store_ln116 = store i32 %bitcast_ln116_249, i12 %input_fm_buffer_1_addr_249

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5187" st_id="261" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3005 %output_r_addr_252_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_252

]]></Node>
<StgValue><ssdm name="output_r_addr_252_read"/></StgValue>
</operation>

<operation id="5188" st_id="261" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3012 %output_r_load_251_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_253, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_251_req"/></StgValue>
</operation>

<operation id="5189" st_id="261" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3020 %output_r_load_252_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_254, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_252_req"/></StgValue>
</operation>

<operation id="5190" st_id="261" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3028 %output_r_load_253_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_255, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_253_req"/></StgValue>
</operation>

<operation id="5191" st_id="261" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3036 %output_r_load_254_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_256, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_254_req"/></StgValue>
</operation>

<operation id="5192" st_id="261" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3050 %output_r_load_255_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_257, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_255_req"/></StgValue>
</operation>

<operation id="5193" st_id="261" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3058 %output_r_load_256_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_258, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_256_req"/></StgValue>
</operation>

<operation id="5194" st_id="261" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3066 %output_r_load_257_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_259, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_257_req"/></StgValue>
</operation>

<operation id="5195" st_id="261" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3074 %output_r_load_258_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_260, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_258_req"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="5196" st_id="262" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:749 %add_ln116_556 = add i12 %phi_mul_load, i12 250

]]></Node>
<StgValue><ssdm name="add_ln116_556"/></StgValue>
</operation>

<operation id="5197" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:750 %zext_ln116_301 = zext i12 %add_ln116_556

]]></Node>
<StgValue><ssdm name="zext_ln116_301"/></StgValue>
</operation>

<operation id="5198" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:751 %input_fm_buffer_1_addr_250 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_301

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_250"/></StgValue>
</operation>

<operation id="5199" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3006 %bitcast_ln116_250 = bitcast i32 %output_r_addr_252_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_250"/></StgValue>
</operation>

<operation id="5200" st_id="262" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3007 %store_ln116 = store i32 %bitcast_ln116_250, i12 %input_fm_buffer_1_addr_250

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5201" st_id="262" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3013 %output_r_addr_253_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_253

]]></Node>
<StgValue><ssdm name="output_r_addr_253_read"/></StgValue>
</operation>

<operation id="5202" st_id="262" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3020 %output_r_load_252_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_254, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_252_req"/></StgValue>
</operation>

<operation id="5203" st_id="262" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3028 %output_r_load_253_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_255, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_253_req"/></StgValue>
</operation>

<operation id="5204" st_id="262" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3036 %output_r_load_254_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_256, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_254_req"/></StgValue>
</operation>

<operation id="5205" st_id="262" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3050 %output_r_load_255_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_257, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_255_req"/></StgValue>
</operation>

<operation id="5206" st_id="262" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3058 %output_r_load_256_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_258, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_256_req"/></StgValue>
</operation>

<operation id="5207" st_id="262" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3066 %output_r_load_257_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_259, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_257_req"/></StgValue>
</operation>

<operation id="5208" st_id="262" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3074 %output_r_load_258_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_260, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_258_req"/></StgValue>
</operation>

<operation id="5209" st_id="262" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3082 %output_r_load_259_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_261, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_259_req"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="5210" st_id="263" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:752 %add_ln116_557 = add i12 %phi_mul_load, i12 251

]]></Node>
<StgValue><ssdm name="add_ln116_557"/></StgValue>
</operation>

<operation id="5211" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:753 %zext_ln116_302 = zext i12 %add_ln116_557

]]></Node>
<StgValue><ssdm name="zext_ln116_302"/></StgValue>
</operation>

<operation id="5212" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:754 %input_fm_buffer_1_addr_251 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_302

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_251"/></StgValue>
</operation>

<operation id="5213" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3014 %bitcast_ln116_251 = bitcast i32 %output_r_addr_253_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_251"/></StgValue>
</operation>

<operation id="5214" st_id="263" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3015 %store_ln116 = store i32 %bitcast_ln116_251, i12 %input_fm_buffer_1_addr_251

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5215" st_id="263" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3021 %output_r_addr_254_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_254

]]></Node>
<StgValue><ssdm name="output_r_addr_254_read"/></StgValue>
</operation>

<operation id="5216" st_id="263" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3028 %output_r_load_253_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_255, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_253_req"/></StgValue>
</operation>

<operation id="5217" st_id="263" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3036 %output_r_load_254_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_256, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_254_req"/></StgValue>
</operation>

<operation id="5218" st_id="263" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3050 %output_r_load_255_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_257, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_255_req"/></StgValue>
</operation>

<operation id="5219" st_id="263" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3058 %output_r_load_256_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_258, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_256_req"/></StgValue>
</operation>

<operation id="5220" st_id="263" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3066 %output_r_load_257_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_259, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_257_req"/></StgValue>
</operation>

<operation id="5221" st_id="263" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3074 %output_r_load_258_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_260, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_258_req"/></StgValue>
</operation>

<operation id="5222" st_id="263" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3082 %output_r_load_259_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_261, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_259_req"/></StgValue>
</operation>

<operation id="5223" st_id="263" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3090 %output_r_load_260_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_262, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_260_req"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="5224" st_id="264" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:755 %add_ln116_558 = add i12 %phi_mul_load, i12 252

]]></Node>
<StgValue><ssdm name="add_ln116_558"/></StgValue>
</operation>

<operation id="5225" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:756 %zext_ln116_303 = zext i12 %add_ln116_558

]]></Node>
<StgValue><ssdm name="zext_ln116_303"/></StgValue>
</operation>

<operation id="5226" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:757 %input_fm_buffer_1_addr_252 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_303

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_252"/></StgValue>
</operation>

<operation id="5227" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3022 %bitcast_ln116_252 = bitcast i32 %output_r_addr_254_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_252"/></StgValue>
</operation>

<operation id="5228" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3023 %store_ln116 = store i32 %bitcast_ln116_252, i12 %input_fm_buffer_1_addr_252

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5229" st_id="264" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3029 %output_r_addr_255_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_255

]]></Node>
<StgValue><ssdm name="output_r_addr_255_read"/></StgValue>
</operation>

<operation id="5230" st_id="264" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3036 %output_r_load_254_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_256, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_254_req"/></StgValue>
</operation>

<operation id="5231" st_id="264" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3050 %output_r_load_255_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_257, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_255_req"/></StgValue>
</operation>

<operation id="5232" st_id="264" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3058 %output_r_load_256_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_258, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_256_req"/></StgValue>
</operation>

<operation id="5233" st_id="264" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3066 %output_r_load_257_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_259, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_257_req"/></StgValue>
</operation>

<operation id="5234" st_id="264" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3074 %output_r_load_258_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_260, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_258_req"/></StgValue>
</operation>

<operation id="5235" st_id="264" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3082 %output_r_load_259_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_261, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_259_req"/></StgValue>
</operation>

<operation id="5236" st_id="264" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3090 %output_r_load_260_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_262, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_260_req"/></StgValue>
</operation>

<operation id="5237" st_id="264" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3098 %output_r_load_261_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_263, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_261_req"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="5238" st_id="265" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:758 %add_ln116_559 = add i12 %phi_mul_load, i12 253

]]></Node>
<StgValue><ssdm name="add_ln116_559"/></StgValue>
</operation>

<operation id="5239" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:759 %zext_ln116_304 = zext i12 %add_ln116_559

]]></Node>
<StgValue><ssdm name="zext_ln116_304"/></StgValue>
</operation>

<operation id="5240" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:760 %input_fm_buffer_1_addr_253 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_304

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_253"/></StgValue>
</operation>

<operation id="5241" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3030 %bitcast_ln116_253 = bitcast i32 %output_r_addr_255_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_253"/></StgValue>
</operation>

<operation id="5242" st_id="265" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3031 %store_ln116 = store i32 %bitcast_ln116_253, i12 %input_fm_buffer_1_addr_253

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5243" st_id="265" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3037 %output_r_addr_256_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_256

]]></Node>
<StgValue><ssdm name="output_r_addr_256_read"/></StgValue>
</operation>

<operation id="5244" st_id="265" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3050 %output_r_load_255_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_257, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_255_req"/></StgValue>
</operation>

<operation id="5245" st_id="265" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3058 %output_r_load_256_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_258, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_256_req"/></StgValue>
</operation>

<operation id="5246" st_id="265" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3066 %output_r_load_257_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_259, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_257_req"/></StgValue>
</operation>

<operation id="5247" st_id="265" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3074 %output_r_load_258_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_260, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_258_req"/></StgValue>
</operation>

<operation id="5248" st_id="265" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3082 %output_r_load_259_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_261, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_259_req"/></StgValue>
</operation>

<operation id="5249" st_id="265" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3090 %output_r_load_260_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_262, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_260_req"/></StgValue>
</operation>

<operation id="5250" st_id="265" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3098 %output_r_load_261_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_263, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_261_req"/></StgValue>
</operation>

<operation id="5251" st_id="265" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3106 %output_r_load_262_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_264, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_262_req"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="5252" st_id="266" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:761 %add_ln116_560 = add i12 %phi_mul_load, i12 254

]]></Node>
<StgValue><ssdm name="add_ln116_560"/></StgValue>
</operation>

<operation id="5253" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:762 %zext_ln116_305 = zext i12 %add_ln116_560

]]></Node>
<StgValue><ssdm name="zext_ln116_305"/></StgValue>
</operation>

<operation id="5254" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:763 %input_fm_buffer_1_addr_254 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_305

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_254"/></StgValue>
</operation>

<operation id="5255" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3038 %bitcast_ln116_254 = bitcast i32 %output_r_addr_256_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_254"/></StgValue>
</operation>

<operation id="5256" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3039 %store_ln116 = store i32 %bitcast_ln116_254, i12 %input_fm_buffer_1_addr_254

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5257" st_id="266" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3051 %output_r_addr_257_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_257

]]></Node>
<StgValue><ssdm name="output_r_addr_257_read"/></StgValue>
</operation>

<operation id="5258" st_id="266" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3058 %output_r_load_256_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_258, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_256_req"/></StgValue>
</operation>

<operation id="5259" st_id="266" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3066 %output_r_load_257_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_259, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_257_req"/></StgValue>
</operation>

<operation id="5260" st_id="266" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3074 %output_r_load_258_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_260, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_258_req"/></StgValue>
</operation>

<operation id="5261" st_id="266" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3082 %output_r_load_259_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_261, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_259_req"/></StgValue>
</operation>

<operation id="5262" st_id="266" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3090 %output_r_load_260_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_262, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_260_req"/></StgValue>
</operation>

<operation id="5263" st_id="266" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3098 %output_r_load_261_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_263, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_261_req"/></StgValue>
</operation>

<operation id="5264" st_id="266" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3106 %output_r_load_262_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_264, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_262_req"/></StgValue>
</operation>

<operation id="5265" st_id="266" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3114 %output_r_load_263_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_265, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_263_req"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="5266" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:764 %add_ln116_561 = add i12 %phi_mul_load, i12 255

]]></Node>
<StgValue><ssdm name="add_ln116_561"/></StgValue>
</operation>

<operation id="5267" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:765 %zext_ln116_306 = zext i12 %add_ln116_561

]]></Node>
<StgValue><ssdm name="zext_ln116_306"/></StgValue>
</operation>

<operation id="5268" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:766 %input_fm_buffer_1_addr_255 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_306

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_255"/></StgValue>
</operation>

<operation id="5269" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3052 %bitcast_ln116_255 = bitcast i32 %output_r_addr_257_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_255"/></StgValue>
</operation>

<operation id="5270" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3053 %store_ln116 = store i32 %bitcast_ln116_255, i12 %input_fm_buffer_1_addr_255

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5271" st_id="267" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3059 %output_r_addr_258_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_258

]]></Node>
<StgValue><ssdm name="output_r_addr_258_read"/></StgValue>
</operation>

<operation id="5272" st_id="267" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3066 %output_r_load_257_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_259, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_257_req"/></StgValue>
</operation>

<operation id="5273" st_id="267" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3074 %output_r_load_258_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_260, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_258_req"/></StgValue>
</operation>

<operation id="5274" st_id="267" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3082 %output_r_load_259_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_261, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_259_req"/></StgValue>
</operation>

<operation id="5275" st_id="267" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3090 %output_r_load_260_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_262, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_260_req"/></StgValue>
</operation>

<operation id="5276" st_id="267" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3098 %output_r_load_261_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_263, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_261_req"/></StgValue>
</operation>

<operation id="5277" st_id="267" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3106 %output_r_load_262_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_264, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_262_req"/></StgValue>
</operation>

<operation id="5278" st_id="267" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3114 %output_r_load_263_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_265, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_263_req"/></StgValue>
</operation>

<operation id="5279" st_id="267" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3122 %output_r_load_264_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_266, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_264_req"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="5280" st_id="268" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:767 %add_ln116_562 = add i12 %phi_mul_load, i12 256

]]></Node>
<StgValue><ssdm name="add_ln116_562"/></StgValue>
</operation>

<operation id="5281" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:768 %zext_ln116_307 = zext i12 %add_ln116_562

]]></Node>
<StgValue><ssdm name="zext_ln116_307"/></StgValue>
</operation>

<operation id="5282" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:769 %input_fm_buffer_1_addr_256 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_307

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_256"/></StgValue>
</operation>

<operation id="5283" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3060 %bitcast_ln116_256 = bitcast i32 %output_r_addr_258_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_256"/></StgValue>
</operation>

<operation id="5284" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3061 %store_ln116 = store i32 %bitcast_ln116_256, i12 %input_fm_buffer_1_addr_256

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5285" st_id="268" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3067 %output_r_addr_259_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_259

]]></Node>
<StgValue><ssdm name="output_r_addr_259_read"/></StgValue>
</operation>

<operation id="5286" st_id="268" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3074 %output_r_load_258_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_260, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_258_req"/></StgValue>
</operation>

<operation id="5287" st_id="268" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3082 %output_r_load_259_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_261, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_259_req"/></StgValue>
</operation>

<operation id="5288" st_id="268" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3090 %output_r_load_260_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_262, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_260_req"/></StgValue>
</operation>

<operation id="5289" st_id="268" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3098 %output_r_load_261_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_263, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_261_req"/></StgValue>
</operation>

<operation id="5290" st_id="268" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3106 %output_r_load_262_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_264, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_262_req"/></StgValue>
</operation>

<operation id="5291" st_id="268" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3114 %output_r_load_263_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_265, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_263_req"/></StgValue>
</operation>

<operation id="5292" st_id="268" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3122 %output_r_load_264_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_266, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_264_req"/></StgValue>
</operation>

<operation id="5293" st_id="268" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3130 %output_r_load_265_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_267, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_265_req"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="5294" st_id="269" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:770 %add_ln116_563 = add i12 %phi_mul_load, i12 257

]]></Node>
<StgValue><ssdm name="add_ln116_563"/></StgValue>
</operation>

<operation id="5295" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:771 %zext_ln116_308 = zext i12 %add_ln116_563

]]></Node>
<StgValue><ssdm name="zext_ln116_308"/></StgValue>
</operation>

<operation id="5296" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:772 %input_fm_buffer_1_addr_257 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_308

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_257"/></StgValue>
</operation>

<operation id="5297" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3068 %bitcast_ln116_257 = bitcast i32 %output_r_addr_259_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_257"/></StgValue>
</operation>

<operation id="5298" st_id="269" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3069 %store_ln116 = store i32 %bitcast_ln116_257, i12 %input_fm_buffer_1_addr_257

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5299" st_id="269" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3075 %output_r_addr_260_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_260

]]></Node>
<StgValue><ssdm name="output_r_addr_260_read"/></StgValue>
</operation>

<operation id="5300" st_id="269" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3082 %output_r_load_259_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_261, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_259_req"/></StgValue>
</operation>

<operation id="5301" st_id="269" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3090 %output_r_load_260_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_262, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_260_req"/></StgValue>
</operation>

<operation id="5302" st_id="269" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3098 %output_r_load_261_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_263, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_261_req"/></StgValue>
</operation>

<operation id="5303" st_id="269" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3106 %output_r_load_262_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_264, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_262_req"/></StgValue>
</operation>

<operation id="5304" st_id="269" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3114 %output_r_load_263_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_265, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_263_req"/></StgValue>
</operation>

<operation id="5305" st_id="269" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3122 %output_r_load_264_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_266, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_264_req"/></StgValue>
</operation>

<operation id="5306" st_id="269" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3130 %output_r_load_265_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_267, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_265_req"/></StgValue>
</operation>

<operation id="5307" st_id="269" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3138 %output_r_load_266_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_268, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_266_req"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="5308" st_id="270" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:773 %add_ln116_564 = add i12 %phi_mul_load, i12 258

]]></Node>
<StgValue><ssdm name="add_ln116_564"/></StgValue>
</operation>

<operation id="5309" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:774 %zext_ln116_309 = zext i12 %add_ln116_564

]]></Node>
<StgValue><ssdm name="zext_ln116_309"/></StgValue>
</operation>

<operation id="5310" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:775 %input_fm_buffer_1_addr_258 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_309

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_258"/></StgValue>
</operation>

<operation id="5311" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3076 %bitcast_ln116_258 = bitcast i32 %output_r_addr_260_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_258"/></StgValue>
</operation>

<operation id="5312" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3077 %store_ln116 = store i32 %bitcast_ln116_258, i12 %input_fm_buffer_1_addr_258

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5313" st_id="270" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3083 %output_r_addr_261_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_261

]]></Node>
<StgValue><ssdm name="output_r_addr_261_read"/></StgValue>
</operation>

<operation id="5314" st_id="270" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3090 %output_r_load_260_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_262, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_260_req"/></StgValue>
</operation>

<operation id="5315" st_id="270" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3098 %output_r_load_261_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_263, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_261_req"/></StgValue>
</operation>

<operation id="5316" st_id="270" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3106 %output_r_load_262_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_264, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_262_req"/></StgValue>
</operation>

<operation id="5317" st_id="270" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3114 %output_r_load_263_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_265, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_263_req"/></StgValue>
</operation>

<operation id="5318" st_id="270" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3122 %output_r_load_264_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_266, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_264_req"/></StgValue>
</operation>

<operation id="5319" st_id="270" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3130 %output_r_load_265_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_267, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_265_req"/></StgValue>
</operation>

<operation id="5320" st_id="270" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3138 %output_r_load_266_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_268, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_266_req"/></StgValue>
</operation>

<operation id="5321" st_id="270" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3146 %output_r_load_267_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_269, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_267_req"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="5322" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:776 %add_ln116_565 = add i12 %phi_mul_load, i12 259

]]></Node>
<StgValue><ssdm name="add_ln116_565"/></StgValue>
</operation>

<operation id="5323" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:777 %zext_ln116_310 = zext i12 %add_ln116_565

]]></Node>
<StgValue><ssdm name="zext_ln116_310"/></StgValue>
</operation>

<operation id="5324" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:778 %input_fm_buffer_1_addr_259 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_310

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_259"/></StgValue>
</operation>

<operation id="5325" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3084 %bitcast_ln116_259 = bitcast i32 %output_r_addr_261_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_259"/></StgValue>
</operation>

<operation id="5326" st_id="271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3085 %store_ln116 = store i32 %bitcast_ln116_259, i12 %input_fm_buffer_1_addr_259

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5327" st_id="271" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3091 %output_r_addr_262_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_262

]]></Node>
<StgValue><ssdm name="output_r_addr_262_read"/></StgValue>
</operation>

<operation id="5328" st_id="271" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3098 %output_r_load_261_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_263, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_261_req"/></StgValue>
</operation>

<operation id="5329" st_id="271" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3106 %output_r_load_262_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_264, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_262_req"/></StgValue>
</operation>

<operation id="5330" st_id="271" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3114 %output_r_load_263_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_265, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_263_req"/></StgValue>
</operation>

<operation id="5331" st_id="271" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3122 %output_r_load_264_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_266, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_264_req"/></StgValue>
</operation>

<operation id="5332" st_id="271" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3130 %output_r_load_265_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_267, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_265_req"/></StgValue>
</operation>

<operation id="5333" st_id="271" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3138 %output_r_load_266_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_268, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_266_req"/></StgValue>
</operation>

<operation id="5334" st_id="271" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3146 %output_r_load_267_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_269, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_267_req"/></StgValue>
</operation>

<operation id="5335" st_id="271" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3154 %output_r_load_268_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_270, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_268_req"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="5336" st_id="272" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:779 %add_ln116_566 = add i12 %phi_mul_load, i12 260

]]></Node>
<StgValue><ssdm name="add_ln116_566"/></StgValue>
</operation>

<operation id="5337" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:780 %zext_ln116_311 = zext i12 %add_ln116_566

]]></Node>
<StgValue><ssdm name="zext_ln116_311"/></StgValue>
</operation>

<operation id="5338" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:781 %input_fm_buffer_1_addr_260 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_311

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_260"/></StgValue>
</operation>

<operation id="5339" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3092 %bitcast_ln116_260 = bitcast i32 %output_r_addr_262_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_260"/></StgValue>
</operation>

<operation id="5340" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3093 %store_ln116 = store i32 %bitcast_ln116_260, i12 %input_fm_buffer_1_addr_260

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5341" st_id="272" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3099 %output_r_addr_263_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_263

]]></Node>
<StgValue><ssdm name="output_r_addr_263_read"/></StgValue>
</operation>

<operation id="5342" st_id="272" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3106 %output_r_load_262_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_264, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_262_req"/></StgValue>
</operation>

<operation id="5343" st_id="272" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3114 %output_r_load_263_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_265, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_263_req"/></StgValue>
</operation>

<operation id="5344" st_id="272" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3122 %output_r_load_264_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_266, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_264_req"/></StgValue>
</operation>

<operation id="5345" st_id="272" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3130 %output_r_load_265_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_267, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_265_req"/></StgValue>
</operation>

<operation id="5346" st_id="272" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3138 %output_r_load_266_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_268, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_266_req"/></StgValue>
</operation>

<operation id="5347" st_id="272" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3146 %output_r_load_267_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_269, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_267_req"/></StgValue>
</operation>

<operation id="5348" st_id="272" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3154 %output_r_load_268_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_270, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_268_req"/></StgValue>
</operation>

<operation id="5349" st_id="272" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3162 %output_r_load_269_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_271, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_269_req"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="5350" st_id="273" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:782 %add_ln116_567 = add i12 %phi_mul_load, i12 261

]]></Node>
<StgValue><ssdm name="add_ln116_567"/></StgValue>
</operation>

<operation id="5351" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:783 %zext_ln116_312 = zext i12 %add_ln116_567

]]></Node>
<StgValue><ssdm name="zext_ln116_312"/></StgValue>
</operation>

<operation id="5352" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:784 %input_fm_buffer_1_addr_261 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_312

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_261"/></StgValue>
</operation>

<operation id="5353" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3100 %bitcast_ln116_261 = bitcast i32 %output_r_addr_263_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_261"/></StgValue>
</operation>

<operation id="5354" st_id="273" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3101 %store_ln116 = store i32 %bitcast_ln116_261, i12 %input_fm_buffer_1_addr_261

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5355" st_id="273" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3107 %output_r_addr_264_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_264

]]></Node>
<StgValue><ssdm name="output_r_addr_264_read"/></StgValue>
</operation>

<operation id="5356" st_id="273" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3114 %output_r_load_263_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_265, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_263_req"/></StgValue>
</operation>

<operation id="5357" st_id="273" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3122 %output_r_load_264_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_266, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_264_req"/></StgValue>
</operation>

<operation id="5358" st_id="273" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3130 %output_r_load_265_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_267, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_265_req"/></StgValue>
</operation>

<operation id="5359" st_id="273" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3138 %output_r_load_266_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_268, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_266_req"/></StgValue>
</operation>

<operation id="5360" st_id="273" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3146 %output_r_load_267_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_269, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_267_req"/></StgValue>
</operation>

<operation id="5361" st_id="273" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3154 %output_r_load_268_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_270, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_268_req"/></StgValue>
</operation>

<operation id="5362" st_id="273" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3162 %output_r_load_269_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_271, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_269_req"/></StgValue>
</operation>

<operation id="5363" st_id="273" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3170 %output_r_load_270_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_272, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_270_req"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="5364" st_id="274" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:785 %add_ln116_568 = add i12 %phi_mul_load, i12 262

]]></Node>
<StgValue><ssdm name="add_ln116_568"/></StgValue>
</operation>

<operation id="5365" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:786 %zext_ln116_313 = zext i12 %add_ln116_568

]]></Node>
<StgValue><ssdm name="zext_ln116_313"/></StgValue>
</operation>

<operation id="5366" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:787 %input_fm_buffer_1_addr_262 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_313

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_262"/></StgValue>
</operation>

<operation id="5367" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3108 %bitcast_ln116_262 = bitcast i32 %output_r_addr_264_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_262"/></StgValue>
</operation>

<operation id="5368" st_id="274" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3109 %store_ln116 = store i32 %bitcast_ln116_262, i12 %input_fm_buffer_1_addr_262

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5369" st_id="274" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3115 %output_r_addr_265_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_265

]]></Node>
<StgValue><ssdm name="output_r_addr_265_read"/></StgValue>
</operation>

<operation id="5370" st_id="274" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3122 %output_r_load_264_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_266, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_264_req"/></StgValue>
</operation>

<operation id="5371" st_id="274" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3130 %output_r_load_265_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_267, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_265_req"/></StgValue>
</operation>

<operation id="5372" st_id="274" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3138 %output_r_load_266_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_268, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_266_req"/></StgValue>
</operation>

<operation id="5373" st_id="274" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3146 %output_r_load_267_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_269, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_267_req"/></StgValue>
</operation>

<operation id="5374" st_id="274" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3154 %output_r_load_268_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_270, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_268_req"/></StgValue>
</operation>

<operation id="5375" st_id="274" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3162 %output_r_load_269_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_271, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_269_req"/></StgValue>
</operation>

<operation id="5376" st_id="274" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3170 %output_r_load_270_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_272, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_270_req"/></StgValue>
</operation>

<operation id="5377" st_id="274" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3178 %output_r_load_271_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_273, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_271_req"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="5378" st_id="275" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:788 %add_ln116_569 = add i12 %phi_mul_load, i12 263

]]></Node>
<StgValue><ssdm name="add_ln116_569"/></StgValue>
</operation>

<operation id="5379" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:789 %zext_ln116_314 = zext i12 %add_ln116_569

]]></Node>
<StgValue><ssdm name="zext_ln116_314"/></StgValue>
</operation>

<operation id="5380" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:790 %input_fm_buffer_1_addr_263 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_314

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_263"/></StgValue>
</operation>

<operation id="5381" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3116 %bitcast_ln116_263 = bitcast i32 %output_r_addr_265_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_263"/></StgValue>
</operation>

<operation id="5382" st_id="275" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3117 %store_ln116 = store i32 %bitcast_ln116_263, i12 %input_fm_buffer_1_addr_263

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5383" st_id="275" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3123 %output_r_addr_266_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_266

]]></Node>
<StgValue><ssdm name="output_r_addr_266_read"/></StgValue>
</operation>

<operation id="5384" st_id="275" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3130 %output_r_load_265_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_267, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_265_req"/></StgValue>
</operation>

<operation id="5385" st_id="275" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3138 %output_r_load_266_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_268, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_266_req"/></StgValue>
</operation>

<operation id="5386" st_id="275" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3146 %output_r_load_267_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_269, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_267_req"/></StgValue>
</operation>

<operation id="5387" st_id="275" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3154 %output_r_load_268_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_270, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_268_req"/></StgValue>
</operation>

<operation id="5388" st_id="275" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3162 %output_r_load_269_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_271, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_269_req"/></StgValue>
</operation>

<operation id="5389" st_id="275" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3170 %output_r_load_270_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_272, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_270_req"/></StgValue>
</operation>

<operation id="5390" st_id="275" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3178 %output_r_load_271_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_273, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_271_req"/></StgValue>
</operation>

<operation id="5391" st_id="275" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3192 %output_r_load_272_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_274, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_272_req"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="5392" st_id="276" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:791 %add_ln116_570 = add i12 %phi_mul_load, i12 264

]]></Node>
<StgValue><ssdm name="add_ln116_570"/></StgValue>
</operation>

<operation id="5393" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:792 %zext_ln116_315 = zext i12 %add_ln116_570

]]></Node>
<StgValue><ssdm name="zext_ln116_315"/></StgValue>
</operation>

<operation id="5394" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:793 %input_fm_buffer_1_addr_264 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_315

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_264"/></StgValue>
</operation>

<operation id="5395" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3124 %bitcast_ln116_264 = bitcast i32 %output_r_addr_266_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_264"/></StgValue>
</operation>

<operation id="5396" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3125 %store_ln116 = store i32 %bitcast_ln116_264, i12 %input_fm_buffer_1_addr_264

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5397" st_id="276" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3131 %output_r_addr_267_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_267

]]></Node>
<StgValue><ssdm name="output_r_addr_267_read"/></StgValue>
</operation>

<operation id="5398" st_id="276" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3138 %output_r_load_266_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_268, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_266_req"/></StgValue>
</operation>

<operation id="5399" st_id="276" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3146 %output_r_load_267_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_269, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_267_req"/></StgValue>
</operation>

<operation id="5400" st_id="276" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3154 %output_r_load_268_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_270, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_268_req"/></StgValue>
</operation>

<operation id="5401" st_id="276" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3162 %output_r_load_269_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_271, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_269_req"/></StgValue>
</operation>

<operation id="5402" st_id="276" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3170 %output_r_load_270_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_272, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_270_req"/></StgValue>
</operation>

<operation id="5403" st_id="276" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3178 %output_r_load_271_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_273, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_271_req"/></StgValue>
</operation>

<operation id="5404" st_id="276" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3192 %output_r_load_272_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_274, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_272_req"/></StgValue>
</operation>

<operation id="5405" st_id="276" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3200 %output_r_load_273_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_275, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_273_req"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="5406" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:794 %add_ln116_571 = add i12 %phi_mul_load, i12 265

]]></Node>
<StgValue><ssdm name="add_ln116_571"/></StgValue>
</operation>

<operation id="5407" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:795 %zext_ln116_316 = zext i12 %add_ln116_571

]]></Node>
<StgValue><ssdm name="zext_ln116_316"/></StgValue>
</operation>

<operation id="5408" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:796 %input_fm_buffer_1_addr_265 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_316

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_265"/></StgValue>
</operation>

<operation id="5409" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3132 %bitcast_ln116_265 = bitcast i32 %output_r_addr_267_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_265"/></StgValue>
</operation>

<operation id="5410" st_id="277" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3133 %store_ln116 = store i32 %bitcast_ln116_265, i12 %input_fm_buffer_1_addr_265

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5411" st_id="277" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3139 %output_r_addr_268_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_268

]]></Node>
<StgValue><ssdm name="output_r_addr_268_read"/></StgValue>
</operation>

<operation id="5412" st_id="277" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3146 %output_r_load_267_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_269, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_267_req"/></StgValue>
</operation>

<operation id="5413" st_id="277" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3154 %output_r_load_268_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_270, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_268_req"/></StgValue>
</operation>

<operation id="5414" st_id="277" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3162 %output_r_load_269_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_271, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_269_req"/></StgValue>
</operation>

<operation id="5415" st_id="277" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3170 %output_r_load_270_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_272, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_270_req"/></StgValue>
</operation>

<operation id="5416" st_id="277" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3178 %output_r_load_271_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_273, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_271_req"/></StgValue>
</operation>

<operation id="5417" st_id="277" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3192 %output_r_load_272_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_274, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_272_req"/></StgValue>
</operation>

<operation id="5418" st_id="277" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3200 %output_r_load_273_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_275, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_273_req"/></StgValue>
</operation>

<operation id="5419" st_id="277" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3208 %output_r_load_274_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_276, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_274_req"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="5420" st_id="278" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:797 %add_ln116_572 = add i12 %phi_mul_load, i12 266

]]></Node>
<StgValue><ssdm name="add_ln116_572"/></StgValue>
</operation>

<operation id="5421" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:798 %zext_ln116_317 = zext i12 %add_ln116_572

]]></Node>
<StgValue><ssdm name="zext_ln116_317"/></StgValue>
</operation>

<operation id="5422" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:799 %input_fm_buffer_1_addr_266 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_317

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_266"/></StgValue>
</operation>

<operation id="5423" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3140 %bitcast_ln116_266 = bitcast i32 %output_r_addr_268_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_266"/></StgValue>
</operation>

<operation id="5424" st_id="278" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3141 %store_ln116 = store i32 %bitcast_ln116_266, i12 %input_fm_buffer_1_addr_266

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5425" st_id="278" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3147 %output_r_addr_269_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_269

]]></Node>
<StgValue><ssdm name="output_r_addr_269_read"/></StgValue>
</operation>

<operation id="5426" st_id="278" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3154 %output_r_load_268_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_270, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_268_req"/></StgValue>
</operation>

<operation id="5427" st_id="278" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3162 %output_r_load_269_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_271, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_269_req"/></StgValue>
</operation>

<operation id="5428" st_id="278" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3170 %output_r_load_270_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_272, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_270_req"/></StgValue>
</operation>

<operation id="5429" st_id="278" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3178 %output_r_load_271_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_273, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_271_req"/></StgValue>
</operation>

<operation id="5430" st_id="278" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3192 %output_r_load_272_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_274, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_272_req"/></StgValue>
</operation>

<operation id="5431" st_id="278" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3200 %output_r_load_273_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_275, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_273_req"/></StgValue>
</operation>

<operation id="5432" st_id="278" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3208 %output_r_load_274_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_276, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_274_req"/></StgValue>
</operation>

<operation id="5433" st_id="278" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3216 %output_r_load_275_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_277, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_275_req"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="5434" st_id="279" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:800 %add_ln116_573 = add i12 %phi_mul_load, i12 267

]]></Node>
<StgValue><ssdm name="add_ln116_573"/></StgValue>
</operation>

<operation id="5435" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:801 %zext_ln116_318 = zext i12 %add_ln116_573

]]></Node>
<StgValue><ssdm name="zext_ln116_318"/></StgValue>
</operation>

<operation id="5436" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:802 %input_fm_buffer_1_addr_267 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_318

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_267"/></StgValue>
</operation>

<operation id="5437" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3148 %bitcast_ln116_267 = bitcast i32 %output_r_addr_269_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_267"/></StgValue>
</operation>

<operation id="5438" st_id="279" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3149 %store_ln116 = store i32 %bitcast_ln116_267, i12 %input_fm_buffer_1_addr_267

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5439" st_id="279" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3155 %output_r_addr_270_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_270

]]></Node>
<StgValue><ssdm name="output_r_addr_270_read"/></StgValue>
</operation>

<operation id="5440" st_id="279" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3162 %output_r_load_269_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_271, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_269_req"/></StgValue>
</operation>

<operation id="5441" st_id="279" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3170 %output_r_load_270_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_272, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_270_req"/></StgValue>
</operation>

<operation id="5442" st_id="279" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3178 %output_r_load_271_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_273, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_271_req"/></StgValue>
</operation>

<operation id="5443" st_id="279" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3192 %output_r_load_272_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_274, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_272_req"/></StgValue>
</operation>

<operation id="5444" st_id="279" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3200 %output_r_load_273_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_275, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_273_req"/></StgValue>
</operation>

<operation id="5445" st_id="279" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3208 %output_r_load_274_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_276, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_274_req"/></StgValue>
</operation>

<operation id="5446" st_id="279" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3216 %output_r_load_275_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_277, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_275_req"/></StgValue>
</operation>

<operation id="5447" st_id="279" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3224 %output_r_load_276_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_278, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_276_req"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="5448" st_id="280" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:803 %add_ln116_574 = add i12 %phi_mul_load, i12 268

]]></Node>
<StgValue><ssdm name="add_ln116_574"/></StgValue>
</operation>

<operation id="5449" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:804 %zext_ln116_319 = zext i12 %add_ln116_574

]]></Node>
<StgValue><ssdm name="zext_ln116_319"/></StgValue>
</operation>

<operation id="5450" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:805 %input_fm_buffer_1_addr_268 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_319

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_268"/></StgValue>
</operation>

<operation id="5451" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3156 %bitcast_ln116_268 = bitcast i32 %output_r_addr_270_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_268"/></StgValue>
</operation>

<operation id="5452" st_id="280" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3157 %store_ln116 = store i32 %bitcast_ln116_268, i12 %input_fm_buffer_1_addr_268

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5453" st_id="280" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3163 %output_r_addr_271_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_271

]]></Node>
<StgValue><ssdm name="output_r_addr_271_read"/></StgValue>
</operation>

<operation id="5454" st_id="280" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3170 %output_r_load_270_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_272, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_270_req"/></StgValue>
</operation>

<operation id="5455" st_id="280" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3178 %output_r_load_271_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_273, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_271_req"/></StgValue>
</operation>

<operation id="5456" st_id="280" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3192 %output_r_load_272_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_274, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_272_req"/></StgValue>
</operation>

<operation id="5457" st_id="280" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3200 %output_r_load_273_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_275, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_273_req"/></StgValue>
</operation>

<operation id="5458" st_id="280" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3208 %output_r_load_274_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_276, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_274_req"/></StgValue>
</operation>

<operation id="5459" st_id="280" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3216 %output_r_load_275_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_277, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_275_req"/></StgValue>
</operation>

<operation id="5460" st_id="280" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3224 %output_r_load_276_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_278, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_276_req"/></StgValue>
</operation>

<operation id="5461" st_id="280" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3232 %output_r_load_277_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_279, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_277_req"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="5462" st_id="281" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:806 %add_ln116_575 = add i12 %phi_mul_load, i12 269

]]></Node>
<StgValue><ssdm name="add_ln116_575"/></StgValue>
</operation>

<operation id="5463" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:807 %zext_ln116_320 = zext i12 %add_ln116_575

]]></Node>
<StgValue><ssdm name="zext_ln116_320"/></StgValue>
</operation>

<operation id="5464" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:808 %input_fm_buffer_1_addr_269 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_320

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_269"/></StgValue>
</operation>

<operation id="5465" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3164 %bitcast_ln116_269 = bitcast i32 %output_r_addr_271_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_269"/></StgValue>
</operation>

<operation id="5466" st_id="281" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3165 %store_ln116 = store i32 %bitcast_ln116_269, i12 %input_fm_buffer_1_addr_269

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5467" st_id="281" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3171 %output_r_addr_272_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_272

]]></Node>
<StgValue><ssdm name="output_r_addr_272_read"/></StgValue>
</operation>

<operation id="5468" st_id="281" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3178 %output_r_load_271_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_273, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_271_req"/></StgValue>
</operation>

<operation id="5469" st_id="281" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3192 %output_r_load_272_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_274, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_272_req"/></StgValue>
</operation>

<operation id="5470" st_id="281" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3200 %output_r_load_273_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_275, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_273_req"/></StgValue>
</operation>

<operation id="5471" st_id="281" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3208 %output_r_load_274_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_276, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_274_req"/></StgValue>
</operation>

<operation id="5472" st_id="281" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3216 %output_r_load_275_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_277, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_275_req"/></StgValue>
</operation>

<operation id="5473" st_id="281" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3224 %output_r_load_276_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_278, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_276_req"/></StgValue>
</operation>

<operation id="5474" st_id="281" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3232 %output_r_load_277_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_279, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_277_req"/></StgValue>
</operation>

<operation id="5475" st_id="281" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3240 %output_r_load_278_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_280, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_278_req"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="5476" st_id="282" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:809 %add_ln116_576 = add i12 %phi_mul_load, i12 270

]]></Node>
<StgValue><ssdm name="add_ln116_576"/></StgValue>
</operation>

<operation id="5477" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:810 %zext_ln116_321 = zext i12 %add_ln116_576

]]></Node>
<StgValue><ssdm name="zext_ln116_321"/></StgValue>
</operation>

<operation id="5478" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:811 %input_fm_buffer_1_addr_270 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_321

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_270"/></StgValue>
</operation>

<operation id="5479" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3172 %bitcast_ln116_270 = bitcast i32 %output_r_addr_272_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_270"/></StgValue>
</operation>

<operation id="5480" st_id="282" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3173 %store_ln116 = store i32 %bitcast_ln116_270, i12 %input_fm_buffer_1_addr_270

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5481" st_id="282" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3179 %output_r_addr_273_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_273

]]></Node>
<StgValue><ssdm name="output_r_addr_273_read"/></StgValue>
</operation>

<operation id="5482" st_id="282" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3192 %output_r_load_272_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_274, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_272_req"/></StgValue>
</operation>

<operation id="5483" st_id="282" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3200 %output_r_load_273_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_275, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_273_req"/></StgValue>
</operation>

<operation id="5484" st_id="282" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3208 %output_r_load_274_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_276, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_274_req"/></StgValue>
</operation>

<operation id="5485" st_id="282" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3216 %output_r_load_275_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_277, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_275_req"/></StgValue>
</operation>

<operation id="5486" st_id="282" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3224 %output_r_load_276_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_278, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_276_req"/></StgValue>
</operation>

<operation id="5487" st_id="282" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3232 %output_r_load_277_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_279, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_277_req"/></StgValue>
</operation>

<operation id="5488" st_id="282" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3240 %output_r_load_278_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_280, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_278_req"/></StgValue>
</operation>

<operation id="5489" st_id="282" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3248 %output_r_load_279_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_281, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_279_req"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="5490" st_id="283" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:812 %add_ln116_577 = add i12 %phi_mul_load, i12 271

]]></Node>
<StgValue><ssdm name="add_ln116_577"/></StgValue>
</operation>

<operation id="5491" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:813 %zext_ln116_322 = zext i12 %add_ln116_577

]]></Node>
<StgValue><ssdm name="zext_ln116_322"/></StgValue>
</operation>

<operation id="5492" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:814 %input_fm_buffer_1_addr_271 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_322

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_271"/></StgValue>
</operation>

<operation id="5493" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3180 %bitcast_ln116_271 = bitcast i32 %output_r_addr_273_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_271"/></StgValue>
</operation>

<operation id="5494" st_id="283" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3181 %store_ln116 = store i32 %bitcast_ln116_271, i12 %input_fm_buffer_1_addr_271

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5495" st_id="283" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3193 %output_r_addr_274_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_274

]]></Node>
<StgValue><ssdm name="output_r_addr_274_read"/></StgValue>
</operation>

<operation id="5496" st_id="283" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3200 %output_r_load_273_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_275, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_273_req"/></StgValue>
</operation>

<operation id="5497" st_id="283" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3208 %output_r_load_274_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_276, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_274_req"/></StgValue>
</operation>

<operation id="5498" st_id="283" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3216 %output_r_load_275_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_277, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_275_req"/></StgValue>
</operation>

<operation id="5499" st_id="283" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3224 %output_r_load_276_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_278, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_276_req"/></StgValue>
</operation>

<operation id="5500" st_id="283" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3232 %output_r_load_277_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_279, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_277_req"/></StgValue>
</operation>

<operation id="5501" st_id="283" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3240 %output_r_load_278_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_280, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_278_req"/></StgValue>
</operation>

<operation id="5502" st_id="283" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3248 %output_r_load_279_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_281, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_279_req"/></StgValue>
</operation>

<operation id="5503" st_id="283" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3256 %output_r_load_280_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_282, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_280_req"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="5504" st_id="284" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:815 %add_ln116_578 = add i12 %phi_mul_load, i12 272

]]></Node>
<StgValue><ssdm name="add_ln116_578"/></StgValue>
</operation>

<operation id="5505" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:816 %zext_ln116_323 = zext i12 %add_ln116_578

]]></Node>
<StgValue><ssdm name="zext_ln116_323"/></StgValue>
</operation>

<operation id="5506" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:817 %input_fm_buffer_1_addr_272 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_323

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_272"/></StgValue>
</operation>

<operation id="5507" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3194 %bitcast_ln116_272 = bitcast i32 %output_r_addr_274_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_272"/></StgValue>
</operation>

<operation id="5508" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3195 %store_ln116 = store i32 %bitcast_ln116_272, i12 %input_fm_buffer_1_addr_272

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5509" st_id="284" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3201 %output_r_addr_275_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_275

]]></Node>
<StgValue><ssdm name="output_r_addr_275_read"/></StgValue>
</operation>

<operation id="5510" st_id="284" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3208 %output_r_load_274_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_276, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_274_req"/></StgValue>
</operation>

<operation id="5511" st_id="284" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3216 %output_r_load_275_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_277, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_275_req"/></StgValue>
</operation>

<operation id="5512" st_id="284" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3224 %output_r_load_276_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_278, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_276_req"/></StgValue>
</operation>

<operation id="5513" st_id="284" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3232 %output_r_load_277_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_279, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_277_req"/></StgValue>
</operation>

<operation id="5514" st_id="284" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3240 %output_r_load_278_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_280, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_278_req"/></StgValue>
</operation>

<operation id="5515" st_id="284" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3248 %output_r_load_279_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_281, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_279_req"/></StgValue>
</operation>

<operation id="5516" st_id="284" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3256 %output_r_load_280_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_282, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_280_req"/></StgValue>
</operation>

<operation id="5517" st_id="284" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3264 %output_r_load_281_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_283, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_281_req"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="5518" st_id="285" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:818 %add_ln116_579 = add i12 %phi_mul_load, i12 273

]]></Node>
<StgValue><ssdm name="add_ln116_579"/></StgValue>
</operation>

<operation id="5519" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:819 %zext_ln116_324 = zext i12 %add_ln116_579

]]></Node>
<StgValue><ssdm name="zext_ln116_324"/></StgValue>
</operation>

<operation id="5520" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:820 %input_fm_buffer_1_addr_273 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_324

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_273"/></StgValue>
</operation>

<operation id="5521" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3202 %bitcast_ln116_273 = bitcast i32 %output_r_addr_275_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_273"/></StgValue>
</operation>

<operation id="5522" st_id="285" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3203 %store_ln116 = store i32 %bitcast_ln116_273, i12 %input_fm_buffer_1_addr_273

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5523" st_id="285" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3209 %output_r_addr_276_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_276

]]></Node>
<StgValue><ssdm name="output_r_addr_276_read"/></StgValue>
</operation>

<operation id="5524" st_id="285" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3216 %output_r_load_275_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_277, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_275_req"/></StgValue>
</operation>

<operation id="5525" st_id="285" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3224 %output_r_load_276_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_278, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_276_req"/></StgValue>
</operation>

<operation id="5526" st_id="285" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3232 %output_r_load_277_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_279, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_277_req"/></StgValue>
</operation>

<operation id="5527" st_id="285" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3240 %output_r_load_278_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_280, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_278_req"/></StgValue>
</operation>

<operation id="5528" st_id="285" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3248 %output_r_load_279_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_281, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_279_req"/></StgValue>
</operation>

<operation id="5529" st_id="285" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3256 %output_r_load_280_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_282, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_280_req"/></StgValue>
</operation>

<operation id="5530" st_id="285" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3264 %output_r_load_281_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_283, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_281_req"/></StgValue>
</operation>

<operation id="5531" st_id="285" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3272 %output_r_load_282_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_284, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_282_req"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="5532" st_id="286" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:821 %add_ln116_580 = add i12 %phi_mul_load, i12 274

]]></Node>
<StgValue><ssdm name="add_ln116_580"/></StgValue>
</operation>

<operation id="5533" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:822 %zext_ln116_325 = zext i12 %add_ln116_580

]]></Node>
<StgValue><ssdm name="zext_ln116_325"/></StgValue>
</operation>

<operation id="5534" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:823 %input_fm_buffer_1_addr_274 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_325

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_274"/></StgValue>
</operation>

<operation id="5535" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3210 %bitcast_ln116_274 = bitcast i32 %output_r_addr_276_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_274"/></StgValue>
</operation>

<operation id="5536" st_id="286" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3211 %store_ln116 = store i32 %bitcast_ln116_274, i12 %input_fm_buffer_1_addr_274

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5537" st_id="286" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3217 %output_r_addr_277_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_277

]]></Node>
<StgValue><ssdm name="output_r_addr_277_read"/></StgValue>
</operation>

<operation id="5538" st_id="286" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3224 %output_r_load_276_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_278, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_276_req"/></StgValue>
</operation>

<operation id="5539" st_id="286" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3232 %output_r_load_277_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_279, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_277_req"/></StgValue>
</operation>

<operation id="5540" st_id="286" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3240 %output_r_load_278_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_280, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_278_req"/></StgValue>
</operation>

<operation id="5541" st_id="286" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3248 %output_r_load_279_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_281, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_279_req"/></StgValue>
</operation>

<operation id="5542" st_id="286" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3256 %output_r_load_280_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_282, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_280_req"/></StgValue>
</operation>

<operation id="5543" st_id="286" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3264 %output_r_load_281_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_283, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_281_req"/></StgValue>
</operation>

<operation id="5544" st_id="286" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3272 %output_r_load_282_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_284, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_282_req"/></StgValue>
</operation>

<operation id="5545" st_id="286" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3280 %output_r_load_283_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_285, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_283_req"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="5546" st_id="287" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:824 %add_ln116_581 = add i12 %phi_mul_load, i12 275

]]></Node>
<StgValue><ssdm name="add_ln116_581"/></StgValue>
</operation>

<operation id="5547" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:825 %zext_ln116_326 = zext i12 %add_ln116_581

]]></Node>
<StgValue><ssdm name="zext_ln116_326"/></StgValue>
</operation>

<operation id="5548" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:826 %input_fm_buffer_1_addr_275 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_326

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_275"/></StgValue>
</operation>

<operation id="5549" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3218 %bitcast_ln116_275 = bitcast i32 %output_r_addr_277_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_275"/></StgValue>
</operation>

<operation id="5550" st_id="287" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3219 %store_ln116 = store i32 %bitcast_ln116_275, i12 %input_fm_buffer_1_addr_275

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5551" st_id="287" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3225 %output_r_addr_278_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_278

]]></Node>
<StgValue><ssdm name="output_r_addr_278_read"/></StgValue>
</operation>

<operation id="5552" st_id="287" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3232 %output_r_load_277_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_279, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_277_req"/></StgValue>
</operation>

<operation id="5553" st_id="287" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3240 %output_r_load_278_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_280, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_278_req"/></StgValue>
</operation>

<operation id="5554" st_id="287" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3248 %output_r_load_279_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_281, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_279_req"/></StgValue>
</operation>

<operation id="5555" st_id="287" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3256 %output_r_load_280_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_282, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_280_req"/></StgValue>
</operation>

<operation id="5556" st_id="287" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3264 %output_r_load_281_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_283, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_281_req"/></StgValue>
</operation>

<operation id="5557" st_id="287" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3272 %output_r_load_282_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_284, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_282_req"/></StgValue>
</operation>

<operation id="5558" st_id="287" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3280 %output_r_load_283_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_285, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_283_req"/></StgValue>
</operation>

<operation id="5559" st_id="287" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3288 %output_r_load_284_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_286, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_284_req"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="5560" st_id="288" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:827 %add_ln116_582 = add i12 %phi_mul_load, i12 276

]]></Node>
<StgValue><ssdm name="add_ln116_582"/></StgValue>
</operation>

<operation id="5561" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:828 %zext_ln116_327 = zext i12 %add_ln116_582

]]></Node>
<StgValue><ssdm name="zext_ln116_327"/></StgValue>
</operation>

<operation id="5562" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:829 %input_fm_buffer_1_addr_276 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_327

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_276"/></StgValue>
</operation>

<operation id="5563" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3226 %bitcast_ln116_276 = bitcast i32 %output_r_addr_278_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_276"/></StgValue>
</operation>

<operation id="5564" st_id="288" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3227 %store_ln116 = store i32 %bitcast_ln116_276, i12 %input_fm_buffer_1_addr_276

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5565" st_id="288" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3233 %output_r_addr_279_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_279

]]></Node>
<StgValue><ssdm name="output_r_addr_279_read"/></StgValue>
</operation>

<operation id="5566" st_id="288" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3240 %output_r_load_278_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_280, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_278_req"/></StgValue>
</operation>

<operation id="5567" st_id="288" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3248 %output_r_load_279_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_281, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_279_req"/></StgValue>
</operation>

<operation id="5568" st_id="288" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3256 %output_r_load_280_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_282, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_280_req"/></StgValue>
</operation>

<operation id="5569" st_id="288" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3264 %output_r_load_281_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_283, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_281_req"/></StgValue>
</operation>

<operation id="5570" st_id="288" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3272 %output_r_load_282_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_284, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_282_req"/></StgValue>
</operation>

<operation id="5571" st_id="288" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3280 %output_r_load_283_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_285, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_283_req"/></StgValue>
</operation>

<operation id="5572" st_id="288" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3288 %output_r_load_284_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_286, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_284_req"/></StgValue>
</operation>

<operation id="5573" st_id="288" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3296 %output_r_load_285_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_287, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_285_req"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="5574" st_id="289" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:830 %add_ln116_583 = add i12 %phi_mul_load, i12 277

]]></Node>
<StgValue><ssdm name="add_ln116_583"/></StgValue>
</operation>

<operation id="5575" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:831 %zext_ln116_328 = zext i12 %add_ln116_583

]]></Node>
<StgValue><ssdm name="zext_ln116_328"/></StgValue>
</operation>

<operation id="5576" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:832 %input_fm_buffer_1_addr_277 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_328

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_277"/></StgValue>
</operation>

<operation id="5577" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3234 %bitcast_ln116_277 = bitcast i32 %output_r_addr_279_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_277"/></StgValue>
</operation>

<operation id="5578" st_id="289" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3235 %store_ln116 = store i32 %bitcast_ln116_277, i12 %input_fm_buffer_1_addr_277

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5579" st_id="289" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3241 %output_r_addr_280_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_280

]]></Node>
<StgValue><ssdm name="output_r_addr_280_read"/></StgValue>
</operation>

<operation id="5580" st_id="289" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3248 %output_r_load_279_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_281, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_279_req"/></StgValue>
</operation>

<operation id="5581" st_id="289" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3256 %output_r_load_280_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_282, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_280_req"/></StgValue>
</operation>

<operation id="5582" st_id="289" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3264 %output_r_load_281_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_283, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_281_req"/></StgValue>
</operation>

<operation id="5583" st_id="289" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3272 %output_r_load_282_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_284, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_282_req"/></StgValue>
</operation>

<operation id="5584" st_id="289" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3280 %output_r_load_283_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_285, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_283_req"/></StgValue>
</operation>

<operation id="5585" st_id="289" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3288 %output_r_load_284_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_286, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_284_req"/></StgValue>
</operation>

<operation id="5586" st_id="289" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3296 %output_r_load_285_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_287, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_285_req"/></StgValue>
</operation>

<operation id="5587" st_id="289" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3304 %output_r_load_286_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_288, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_286_req"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="5588" st_id="290" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:833 %add_ln116_584 = add i12 %phi_mul_load, i12 278

]]></Node>
<StgValue><ssdm name="add_ln116_584"/></StgValue>
</operation>

<operation id="5589" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:834 %zext_ln116_329 = zext i12 %add_ln116_584

]]></Node>
<StgValue><ssdm name="zext_ln116_329"/></StgValue>
</operation>

<operation id="5590" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:835 %input_fm_buffer_1_addr_278 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_329

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_278"/></StgValue>
</operation>

<operation id="5591" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3242 %bitcast_ln116_278 = bitcast i32 %output_r_addr_280_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_278"/></StgValue>
</operation>

<operation id="5592" st_id="290" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3243 %store_ln116 = store i32 %bitcast_ln116_278, i12 %input_fm_buffer_1_addr_278

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5593" st_id="290" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3249 %output_r_addr_281_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_281

]]></Node>
<StgValue><ssdm name="output_r_addr_281_read"/></StgValue>
</operation>

<operation id="5594" st_id="290" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3256 %output_r_load_280_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_282, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_280_req"/></StgValue>
</operation>

<operation id="5595" st_id="290" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3264 %output_r_load_281_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_283, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_281_req"/></StgValue>
</operation>

<operation id="5596" st_id="290" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3272 %output_r_load_282_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_284, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_282_req"/></StgValue>
</operation>

<operation id="5597" st_id="290" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3280 %output_r_load_283_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_285, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_283_req"/></StgValue>
</operation>

<operation id="5598" st_id="290" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3288 %output_r_load_284_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_286, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_284_req"/></StgValue>
</operation>

<operation id="5599" st_id="290" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3296 %output_r_load_285_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_287, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_285_req"/></StgValue>
</operation>

<operation id="5600" st_id="290" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3304 %output_r_load_286_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_288, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_286_req"/></StgValue>
</operation>

<operation id="5601" st_id="290" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3312 %output_r_load_287_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_289, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_287_req"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="5602" st_id="291" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:836 %add_ln116_585 = add i12 %phi_mul_load, i12 279

]]></Node>
<StgValue><ssdm name="add_ln116_585"/></StgValue>
</operation>

<operation id="5603" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:837 %zext_ln116_330 = zext i12 %add_ln116_585

]]></Node>
<StgValue><ssdm name="zext_ln116_330"/></StgValue>
</operation>

<operation id="5604" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:838 %input_fm_buffer_1_addr_279 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_330

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_279"/></StgValue>
</operation>

<operation id="5605" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3250 %bitcast_ln116_279 = bitcast i32 %output_r_addr_281_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_279"/></StgValue>
</operation>

<operation id="5606" st_id="291" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3251 %store_ln116 = store i32 %bitcast_ln116_279, i12 %input_fm_buffer_1_addr_279

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5607" st_id="291" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3257 %output_r_addr_282_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_282

]]></Node>
<StgValue><ssdm name="output_r_addr_282_read"/></StgValue>
</operation>

<operation id="5608" st_id="291" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3264 %output_r_load_281_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_283, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_281_req"/></StgValue>
</operation>

<operation id="5609" st_id="291" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3272 %output_r_load_282_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_284, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_282_req"/></StgValue>
</operation>

<operation id="5610" st_id="291" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3280 %output_r_load_283_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_285, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_283_req"/></StgValue>
</operation>

<operation id="5611" st_id="291" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3288 %output_r_load_284_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_286, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_284_req"/></StgValue>
</operation>

<operation id="5612" st_id="291" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3296 %output_r_load_285_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_287, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_285_req"/></StgValue>
</operation>

<operation id="5613" st_id="291" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3304 %output_r_load_286_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_288, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_286_req"/></StgValue>
</operation>

<operation id="5614" st_id="291" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3312 %output_r_load_287_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_289, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_287_req"/></StgValue>
</operation>

<operation id="5615" st_id="291" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3320 %output_r_load_288_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_290, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_288_req"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="5616" st_id="292" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:839 %add_ln116_586 = add i12 %phi_mul_load, i12 280

]]></Node>
<StgValue><ssdm name="add_ln116_586"/></StgValue>
</operation>

<operation id="5617" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:840 %zext_ln116_331 = zext i12 %add_ln116_586

]]></Node>
<StgValue><ssdm name="zext_ln116_331"/></StgValue>
</operation>

<operation id="5618" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:841 %input_fm_buffer_1_addr_280 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_331

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_280"/></StgValue>
</operation>

<operation id="5619" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3258 %bitcast_ln116_280 = bitcast i32 %output_r_addr_282_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_280"/></StgValue>
</operation>

<operation id="5620" st_id="292" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3259 %store_ln116 = store i32 %bitcast_ln116_280, i12 %input_fm_buffer_1_addr_280

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5621" st_id="292" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3265 %output_r_addr_283_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_283

]]></Node>
<StgValue><ssdm name="output_r_addr_283_read"/></StgValue>
</operation>

<operation id="5622" st_id="292" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3272 %output_r_load_282_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_284, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_282_req"/></StgValue>
</operation>

<operation id="5623" st_id="292" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3280 %output_r_load_283_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_285, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_283_req"/></StgValue>
</operation>

<operation id="5624" st_id="292" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3288 %output_r_load_284_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_286, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_284_req"/></StgValue>
</operation>

<operation id="5625" st_id="292" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3296 %output_r_load_285_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_287, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_285_req"/></StgValue>
</operation>

<operation id="5626" st_id="292" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3304 %output_r_load_286_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_288, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_286_req"/></StgValue>
</operation>

<operation id="5627" st_id="292" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3312 %output_r_load_287_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_289, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_287_req"/></StgValue>
</operation>

<operation id="5628" st_id="292" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3320 %output_r_load_288_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_290, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_288_req"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="5629" st_id="293" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:842 %add_ln116_587 = add i12 %phi_mul_load, i12 281

]]></Node>
<StgValue><ssdm name="add_ln116_587"/></StgValue>
</operation>

<operation id="5630" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:843 %zext_ln116_332 = zext i12 %add_ln116_587

]]></Node>
<StgValue><ssdm name="zext_ln116_332"/></StgValue>
</operation>

<operation id="5631" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:844 %input_fm_buffer_1_addr_281 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_332

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_281"/></StgValue>
</operation>

<operation id="5632" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3266 %bitcast_ln116_281 = bitcast i32 %output_r_addr_283_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_281"/></StgValue>
</operation>

<operation id="5633" st_id="293" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3267 %store_ln116 = store i32 %bitcast_ln116_281, i12 %input_fm_buffer_1_addr_281

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5634" st_id="293" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3273 %output_r_addr_284_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_284

]]></Node>
<StgValue><ssdm name="output_r_addr_284_read"/></StgValue>
</operation>

<operation id="5635" st_id="293" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3280 %output_r_load_283_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_285, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_283_req"/></StgValue>
</operation>

<operation id="5636" st_id="293" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3288 %output_r_load_284_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_286, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_284_req"/></StgValue>
</operation>

<operation id="5637" st_id="293" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3296 %output_r_load_285_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_287, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_285_req"/></StgValue>
</operation>

<operation id="5638" st_id="293" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3304 %output_r_load_286_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_288, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_286_req"/></StgValue>
</operation>

<operation id="5639" st_id="293" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3312 %output_r_load_287_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_289, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_287_req"/></StgValue>
</operation>

<operation id="5640" st_id="293" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3320 %output_r_load_288_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_290, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_288_req"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="5641" st_id="294" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:845 %add_ln116_588 = add i12 %phi_mul_load, i12 282

]]></Node>
<StgValue><ssdm name="add_ln116_588"/></StgValue>
</operation>

<operation id="5642" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:846 %zext_ln116_333 = zext i12 %add_ln116_588

]]></Node>
<StgValue><ssdm name="zext_ln116_333"/></StgValue>
</operation>

<operation id="5643" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:847 %input_fm_buffer_1_addr_282 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_333

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_282"/></StgValue>
</operation>

<operation id="5644" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3274 %bitcast_ln116_282 = bitcast i32 %output_r_addr_284_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_282"/></StgValue>
</operation>

<operation id="5645" st_id="294" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3275 %store_ln116 = store i32 %bitcast_ln116_282, i12 %input_fm_buffer_1_addr_282

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5646" st_id="294" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3281 %output_r_addr_285_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_285

]]></Node>
<StgValue><ssdm name="output_r_addr_285_read"/></StgValue>
</operation>

<operation id="5647" st_id="294" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3288 %output_r_load_284_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_286, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_284_req"/></StgValue>
</operation>

<operation id="5648" st_id="294" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3296 %output_r_load_285_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_287, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_285_req"/></StgValue>
</operation>

<operation id="5649" st_id="294" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3304 %output_r_load_286_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_288, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_286_req"/></StgValue>
</operation>

<operation id="5650" st_id="294" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3312 %output_r_load_287_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_289, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_287_req"/></StgValue>
</operation>

<operation id="5651" st_id="294" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3320 %output_r_load_288_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_290, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_288_req"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="5652" st_id="295" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:848 %add_ln116_589 = add i12 %phi_mul_load, i12 283

]]></Node>
<StgValue><ssdm name="add_ln116_589"/></StgValue>
</operation>

<operation id="5653" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:849 %zext_ln116_334 = zext i12 %add_ln116_589

]]></Node>
<StgValue><ssdm name="zext_ln116_334"/></StgValue>
</operation>

<operation id="5654" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:850 %input_fm_buffer_1_addr_283 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_334

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_283"/></StgValue>
</operation>

<operation id="5655" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3282 %bitcast_ln116_283 = bitcast i32 %output_r_addr_285_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_283"/></StgValue>
</operation>

<operation id="5656" st_id="295" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3283 %store_ln116 = store i32 %bitcast_ln116_283, i12 %input_fm_buffer_1_addr_283

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5657" st_id="295" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3289 %output_r_addr_286_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_286

]]></Node>
<StgValue><ssdm name="output_r_addr_286_read"/></StgValue>
</operation>

<operation id="5658" st_id="295" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3296 %output_r_load_285_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_287, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_285_req"/></StgValue>
</operation>

<operation id="5659" st_id="295" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3304 %output_r_load_286_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_288, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_286_req"/></StgValue>
</operation>

<operation id="5660" st_id="295" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3312 %output_r_load_287_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_289, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_287_req"/></StgValue>
</operation>

<operation id="5661" st_id="295" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3320 %output_r_load_288_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_290, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_288_req"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="5662" st_id="296" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:851 %add_ln116_590 = add i12 %phi_mul_load, i12 284

]]></Node>
<StgValue><ssdm name="add_ln116_590"/></StgValue>
</operation>

<operation id="5663" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:852 %zext_ln116_335 = zext i12 %add_ln116_590

]]></Node>
<StgValue><ssdm name="zext_ln116_335"/></StgValue>
</operation>

<operation id="5664" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:853 %input_fm_buffer_1_addr_284 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_335

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_284"/></StgValue>
</operation>

<operation id="5665" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3290 %bitcast_ln116_284 = bitcast i32 %output_r_addr_286_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_284"/></StgValue>
</operation>

<operation id="5666" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3291 %store_ln116 = store i32 %bitcast_ln116_284, i12 %input_fm_buffer_1_addr_284

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5667" st_id="296" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3297 %output_r_addr_287_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_287

]]></Node>
<StgValue><ssdm name="output_r_addr_287_read"/></StgValue>
</operation>

<operation id="5668" st_id="296" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3304 %output_r_load_286_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_288, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_286_req"/></StgValue>
</operation>

<operation id="5669" st_id="296" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3312 %output_r_load_287_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_289, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_287_req"/></StgValue>
</operation>

<operation id="5670" st_id="296" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3320 %output_r_load_288_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_290, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_288_req"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="5671" st_id="297" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:854 %add_ln116_591 = add i12 %phi_mul_load, i12 285

]]></Node>
<StgValue><ssdm name="add_ln116_591"/></StgValue>
</operation>

<operation id="5672" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:855 %zext_ln116_336 = zext i12 %add_ln116_591

]]></Node>
<StgValue><ssdm name="zext_ln116_336"/></StgValue>
</operation>

<operation id="5673" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:856 %input_fm_buffer_1_addr_285 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_336

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_285"/></StgValue>
</operation>

<operation id="5674" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3298 %bitcast_ln116_285 = bitcast i32 %output_r_addr_287_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_285"/></StgValue>
</operation>

<operation id="5675" st_id="297" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3299 %store_ln116 = store i32 %bitcast_ln116_285, i12 %input_fm_buffer_1_addr_285

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5676" st_id="297" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3305 %output_r_addr_288_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_288

]]></Node>
<StgValue><ssdm name="output_r_addr_288_read"/></StgValue>
</operation>

<operation id="5677" st_id="297" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3312 %output_r_load_287_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_289, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_287_req"/></StgValue>
</operation>

<operation id="5678" st_id="297" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3320 %output_r_load_288_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_290, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_288_req"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="5679" st_id="298" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:857 %add_ln116_592 = add i12 %phi_mul_load, i12 286

]]></Node>
<StgValue><ssdm name="add_ln116_592"/></StgValue>
</operation>

<operation id="5680" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:858 %zext_ln116_337 = zext i12 %add_ln116_592

]]></Node>
<StgValue><ssdm name="zext_ln116_337"/></StgValue>
</operation>

<operation id="5681" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:859 %input_fm_buffer_1_addr_286 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_337

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_286"/></StgValue>
</operation>

<operation id="5682" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3306 %bitcast_ln116_286 = bitcast i32 %output_r_addr_288_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_286"/></StgValue>
</operation>

<operation id="5683" st_id="298" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3307 %store_ln116 = store i32 %bitcast_ln116_286, i12 %input_fm_buffer_1_addr_286

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5684" st_id="298" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3313 %output_r_addr_289_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_289

]]></Node>
<StgValue><ssdm name="output_r_addr_289_read"/></StgValue>
</operation>

<operation id="5685" st_id="298" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.16.split:3320 %output_r_load_288_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr_290, i32 1

]]></Node>
<StgValue><ssdm name="output_r_load_288_req"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="5686" st_id="299" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:860 %add_ln116_593 = add i12 %phi_mul_load, i12 287

]]></Node>
<StgValue><ssdm name="add_ln116_593"/></StgValue>
</operation>

<operation id="5687" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:861 %zext_ln116_338 = zext i12 %add_ln116_593

]]></Node>
<StgValue><ssdm name="zext_ln116_338"/></StgValue>
</operation>

<operation id="5688" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:862 %input_fm_buffer_1_addr_287 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_338

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_287"/></StgValue>
</operation>

<operation id="5689" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3314 %bitcast_ln116_287 = bitcast i32 %output_r_addr_289_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_287"/></StgValue>
</operation>

<operation id="5690" st_id="299" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3315 %store_ln116 = store i32 %bitcast_ln116_287, i12 %input_fm_buffer_1_addr_287

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5691" st_id="299" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.16.split:3321 %output_r_addr_290_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr_290

]]></Node>
<StgValue><ssdm name="output_r_addr_290_read"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="5692" st_id="300" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.16.split:863 %add_ln116_594 = add i12 %phi_mul_load, i12 288

]]></Node>
<StgValue><ssdm name="add_ln116_594"/></StgValue>
</operation>

<operation id="5693" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="12">
<![CDATA[
for.inc.16.split:864 %zext_ln116_339 = zext i12 %add_ln116_594

]]></Node>
<StgValue><ssdm name="zext_ln116_339"/></StgValue>
</operation>

<operation id="5694" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.16.split:865 %input_fm_buffer_1_addr_288 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln116_339

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1_addr_288"/></StgValue>
</operation>

<operation id="5695" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.16.split:867 %specpipeline_ln107 = specpipeline void @_ssdm_op_SpecPipeline, i32 17, i32 0, i32 0, i32 0, void @empty_21

]]></Node>
<StgValue><ssdm name="specpipeline_ln107"/></StgValue>
</operation>

<operation id="5696" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.16.split:868 %speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln105"/></StgValue>
</operation>

<operation id="5697" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.16.split:869 %specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="5698" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="32" op_0_bw="32">
<![CDATA[
for.inc.16.split:3322 %bitcast_ln116_288 = bitcast i32 %output_r_addr_290_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116_288"/></StgValue>
</operation>

<operation id="5699" st_id="300" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.16.split:3323 %store_ln116 = store i32 %bitcast_ln116_288, i12 %input_fm_buffer_1_addr_288

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5700" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="0" op_0_bw="0">
<![CDATA[
for.inc.16.split:3326 %br_ln105 = br void %for.inc.16

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
