set_property SRC_FILE_INFO {cfile:C:/Users/HEP/Documents/universefactory/project/project.srcs/constrs_1/new/pinout.xdc rfile:../../../project.srcs/constrs_1/new/pinout.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T14 [get_ports {DTMROC_BX_P[0]}]
set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U14 [get_ports DTMROC_CMD_OUT_P]
set_property src_info {type:XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y16 [get_ports DTMROC_HARD_P]
set_property src_info {type:XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U13 [get_ports DTMROC_CMD_IN_P]
set_property src_info {type:XDC file:1 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A20 [get_ports {comparators_0_0[23]}]
set_property src_info {type:XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B19 [get_ports {comparators_0_0[22]}]
set_property src_info {type:XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C20 [get_ports {comparators_0_0[21]}]
set_property src_info {type:XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B20 [get_ports {comparators_0_0[20]}]
set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D18 [get_ports {comparators_0_0[19]}]
set_property src_info {type:XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D19 [get_ports {comparators_0_0[17]}]
set_property src_info {type:XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D20 [get_ports {comparators_0_0[18]}]
set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E17 [get_ports {comparators_0_0[16]}]
set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E18 [get_ports {comparators_0_0[15]}]
set_property src_info {type:XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E19 [get_ports {comparators_0_0[14]}]
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F16 [get_ports {comparators_0_0[13]}]
set_property src_info {type:XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F17 [get_ports {comparators_0_0[12]}]
set_property src_info {type:XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F19 [get_ports {comparators_0_0[11]}]
set_property src_info {type:XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F20 [get_ports {comparators_0_0[10]}]
set_property src_info {type:XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G14 [get_ports {comparators_0_0[9]}]
set_property src_info {type:XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G15 [get_ports {comparators_0_0[8]}]
set_property src_info {type:XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G17 [get_ports {comparators_0_0[7]}]
set_property src_info {type:XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G19 [get_ports {comparators_0_0[5]}]
set_property src_info {type:XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G18 [get_ports {comparators_0_0[6]}]
set_property src_info {type:XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G20 [get_ports {comparators_0_0[4]}]
set_property src_info {type:XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H15 [get_ports {comparators_0_0[3]}]
set_property src_info {type:XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H16 [get_ports {comparators_0_0[2]}]
set_property src_info {type:XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H17 [get_ports {comparators_0_0[1]}]
set_property src_info {type:XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H18 [get_ports {comparators_0_0[0]}]
set_property src_info {type:XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N20 [get_ports DTMROC_DATA_OUT_P]
set_property src_info {type:XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y18 [get_ports DTMROC_DATA_OUT1_P]
set_property src_info {type:XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_tdc_0
add_cells_to_pblock [get_pblocks pblock_tdc_0] [get_cells -quiet [list design_1_i/tdc_0]]
resize_pblock [get_pblocks pblock_tdc_0] -add {SLICE_X10Y7:SLICE_X23Y51}
set_property src_info {type:XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_axi_interconnect_0
add_cells_to_pblock [get_pblocks pblock_axi_interconnect_0] [get_cells -quiet [list design_1_i/axi_interconnect_0]]
resize_pblock [get_pblocks pblock_axi_interconnect_0] -add {SLICE_X6Y58:SLICE_X43Y65}
set_property src_info {type:XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_main_0
add_cells_to_pblock [get_pblocks pblock_main_0] [get_cells -quiet [list design_1_i/main_0]]
resize_pblock [get_pblocks pblock_main_0] -add {SLICE_X14Y52:SLICE_X41Y57}
set_property src_info {type:XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_blk_mem_gen_0
add_cells_to_pblock [get_pblocks pblock_blk_mem_gen_0] [get_cells -quiet [list design_1_i/blk_mem_gen_0]]
resize_pblock [get_pblocks pblock_blk_mem_gen_0] -add {SLICE_X26Y0:SLICE_X29Y35}
set_property src_info {type:XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_axi_bram_ctrl_0
add_cells_to_pblock [get_pblocks pblock_axi_bram_ctrl_0] [get_cells -quiet [list design_1_i/axi_bram_ctrl_0]]
resize_pblock [get_pblocks pblock_axi_bram_ctrl_0] -add {SLICE_X30Y10:SLICE_X33Y41}
set_property src_info {type:XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_cccd_0
add_cells_to_pblock [get_pblocks pblock_cccd_0] [get_cells -quiet [list design_1_i/cccd_0]]
resize_pblock [get_pblocks pblock_cccd_0] -add {SLICE_X24Y43:SLICE_X31Y51}
set_property src_info {type:XDC file:1 line:94 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_processing_system7_0
add_cells_to_pblock [get_pblocks pblock_processing_system7_0] [get_cells -quiet [list design_1_i/processing_system7_0]]
resize_pblock [get_pblocks pblock_processing_system7_0] -add {SLICE_X26Y40:SLICE_X27Y40}
set_property src_info {type:XDC file:1 line:97 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_proc_sys_reset_0
add_cells_to_pblock [get_pblocks pblock_proc_sys_reset_0] [get_cells -quiet [list design_1_i/proc_sys_reset_0]]
resize_pblock [get_pblocks pblock_proc_sys_reset_0] -add {SLICE_X26Y36:SLICE_X29Y39}
set_property src_info {type:XDC file:1 line:100 export:INPUT save:INPUT read:READ} [current_design]
create_pblock pblock_clk_wiz_0
add_cells_to_pblock [get_pblocks pblock_clk_wiz_0] [get_cells -quiet [list design_1_i/clk_wiz_0]]
resize_pblock [get_pblocks pblock_clk_wiz_0] -add {SLICE_X26Y41:SLICE_X27Y41}
