(S (S (VP (VBG Increasing) (NP (NP (NN development)) (PP (IN in) (NP (VBN embedded) (NNS systems)))))) (, ,) (NP (NP (NNP VLSI)) (CC and) (NP (NN processor) (NN design))) (VP (VBP have) (VP (VBN given) (NP (NN rise)) (PP (IN to) (NP (NP (VBN increased) (NNS demands)) (PP (IN from) (NP (NP (DT the) (NN system)) (PP (IN in) (NP (NP (NNS terms)) (PP (IN of) (NP (NP (NN power) (, ,) (NN speed) (, ,) (NN area) (, ,) (NN throughput)) (ADVP (FW etc.)))))))))))) (. .))
(S (NP (NP (JJS Most)) (PP (IN of) (NP (DT the) (ADJP (JJ sophisticated) (VBN embedded)) (NN system) (NNS applications)))) (VP (VBP consist) (PP (IN of) (NP (NP (NNS processors)) (, ,) (SBAR (WHNP (WDT which)) (S (ADVP (RB now)) (VP (VBP need) (NP (DT an) (NN arithmetic) (NN unit)) (PP (IN with) (NP (DT the) (NN ability) (S (VP (TO to) (VP (VB execute) (NP (JJ complex) (NN division) (NNS operations)) (PP (IN with) (NP (JJ maximum) (NN efficiency)))))))))))))) (. .))
(S (ADVP (RB Hence)) (NP (NP (DT the) (NN speed)) (PP (IN of) (NP (DT the) (NN arithmetic) (NN unit)))) (VP (VBZ is) (ADJP (RB critically) (JJ dependent) (PP (IN on) (NP (NN division) (NN operation))))) (. .))
(S (NP (NP (JJS Most)) (PP (IN of) (NP (DT the) (NNS dividers)))) (VP (VBP use) (NP (NP (DT the) (NNP SRT) (NN division) (NN algorithm)) (PP (IN for) (NP (NN division))))) (. .))
(S (PP (IN In) (NP (NP (NN IoT)) (CC and) (NP (JJ other) (VBN embedded) (NNS applications)))) (, ,) (ADVP (RB typically)) (NP (NML (NML (NN radix) (CD 2)) (CC and) (NML (NN radix) (CD 4))) (NN division) (NNS algorithms)) (VP (VBP are) (VP (VBN used))) (. .))
(S (NP (DT The) (VBN proposed) (NN algorithm)) (VP (VBZ lies) (PP (IN on) (NP (NP (NP (JJ parallel) (NN execution)) (PP (IN of) (NP (JJ various) (NNS steps)))) (CONJP (RB so) (IN as)) (S (VP (TO to) (VP (VB reduce) (NP (ADJP (NN time) (JJ critical)) (NN path) (, ,) (NN use) (JJ fuzzy) (NN logic)) (S (VP (TO to) (VP (VB solve) (NP (DT the) (NN overlap) (NN problem)) (PP (IN in) (NP (NN quotient) (NN selection))))))))))) (, ,) (S (ADVP (RB hence)) (VP (VP (VBG reducing) (NP (JJ maximum) (NN delay))) (CC and) (VP (VBG increasing) (NP (DT the) (NN accuracy)))))) (. .))
(S (S (NP (DT Every) (JJ logical) (NN circuit)) (VP (VBZ has) (NP (NP (DT a) (JJ maximum) (NN delay)) (SBAR (WHPP (IN on) (WHNP (WDT which))) (S (NP (NP (DT the) (NN timing)) (PP (IN of) (NP (DT the) (NN circuit)))) (VP (VBZ is) (ADJP (JJ dependent)))))))) (CC and) (S (NP (NP (DT the) (NN path)) (, ,) (VP (VBG causing) (NP (DT the) (JJ maximum) (NN delay)))) (VP (VBZ is) (VP (VBN known) (PP (IN as) (NP (DT the) (JJ critical) (NN path)))))) (. .))
(S (NP (PRP$ Our) (NN approach)) (VP (VBZ uses) (S (NP (DT the) (JJ previous) (NNP SRT) (NN algorithm) (NNS methods)) (VP (TO to) (VP (VP (VB make) (NP (DT a) (ADJP (RB highly) (JJ parallel) (JJ pipelined)) (NN design))) (CC and) (VP (VB use) (NP (NNP Mamdani) (NN model)) (S (VP (TO to) (VP (VB determine) (NP (DT a) (NN solution)) (PP (IN to) (NP (DT the) (VBG overlapping) (NN problem) (S (VP (TO to) (VP (VB reduce) (NP (NP (DT the) (JJ overall) (NN execution) (NN time)) (PP (IN of) (NP (NP (NN radix) (CD 4) (NNP SRT) (NN division)) (PP (IN on) (NP (ADJP (NP (CD 64) (NNS bits)) (JJ double)) (NN precision)))))) (S (VP (VBG floating) (NP (NN point) (NNS numbers)) (PP (IN to) (NP (NNS 281ns)))))))))))))))))) (. .))
(S (NP (DT The) (NN design)) (VP (VBZ is) (VP (VP (VBN made) (S (VP (VBG using) (NP (NNP Bluespec) (NNP System) (NNP Verilog))))) (, ,) (VP (VBN synthesized) (CC and) (VBN simulated) (S (VP (VBG using) (NP (NP (NNP Vivado)) (PP (CC v.) (NP (CD 2016.1))))))) (CC and) (VP (VBN implemented) (PP (IN on) (NP (NNP Xilinx) (NNP Virtex) (NNP UltraScale) (NNP FPGA) (NN board)))))) (. .))
