--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml command.twx command.ncd -o command.twr command.pcf -ucf
command.ucf

Design file:              command.ncd
Physical constraint file: command.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLK_DIV/DCM_SP_INST/CLKIN
  Logical resource: CLK_DIV/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_DIV/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLK_DIV/DCM_SP_INST/CLKIN
  Logical resource: CLK_DIV/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_DIV/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: CLK_DIV/DCM_SP_INST/CLKIN
  Logical resource: CLK_DIV/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_DIV/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_DIV/CLK0_BUF" derived from  NET 
"CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS  
HIGH 10 nS  

 1338 paths analyzed, 605 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.349ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X0Y1.WEB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.349ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0_OUT rising at 0.000ns
  Destination Clock:    CLK0_OUT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y40.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X0Y1.WEB      net (fanout=13)       5.509   ila/U0/I_NO_D.U_ILA/iCAP_WR_EN
    RAMB16_X0Y1.CLKB     Tbwck                 1.253   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    -------------------------------------------------  ---------------------------
    Total                                      7.349ns (1.840ns logic, 5.509ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X0Y3.WEB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.877ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0_OUT rising at 0.000ns
  Destination Clock:    CLK0_OUT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y40.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X0Y3.WEB      net (fanout=13)       5.037   ila/U0/I_NO_D.U_ILA/iCAP_WR_EN
    RAMB16_X0Y3.CLKB     Tbwck                 1.253   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    -------------------------------------------------  ---------------------------
    Total                                      6.877ns (1.840ns logic, 5.037ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X0Y1.ADDRB7), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.249ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0_OUT rising at 0.000ns
  Destination Clock:    CLK0_OUT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y43.YQ      Tcko                  0.652   ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR
    RAMB16_X0Y1.ADDRB7   net (fanout=13)       5.220   ila/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<6>
    RAMB16_X0Y1.CLKB     Tback                 0.377   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (1.029ns logic, 5.220ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_DIV/CLK0_BUF" derived from
 NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X1Y2.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.079 - 0.087)
  Source Clock:         CLK0_OUT rising at 20.000ns
  Destination Clock:    CLK0_OUT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y20.YQ      Tcko                  0.522   ila/U0/I_NO_D.U_ILA/iDATA<5>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF
    RAMB16_X1Y2.DIB0     net (fanout=1)        0.265   ila/U0/I_NO_D.U_ILA/iDATA<4>
    RAMB16_X1Y2.CLKB     Tbckd       (-Th)     0.126   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[5].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.396ns logic, 0.265ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X34Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[19].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.751ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.015 - 0.014)
  Source Clock:         CLK0_OUT rising at 20.000ns
  Destination Clock:    CLK0_OUT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[19].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.XQ      Tcko                  0.474   ila/U0/iTRIG_IN<19>
                                                       ila/U0/I_TQ0.G_TW[19].U_TQ
    SLICE_X34Y40.BX      net (fanout=2)        0.426   ila/U0/iTRIG_IN<19>
    SLICE_X34Y40.CLK     Tdh         (-Th)     0.149   ila/U0/I_NO_D.U_ILA/iDATA<19>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.751ns (0.325ns logic, 0.426ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X34Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[18].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.015 - 0.014)
  Source Clock:         CLK0_OUT rising at 20.000ns
  Destination Clock:    CLK0_OUT rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[18].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.YQ      Tcko                  0.522   ila/U0/iTRIG_IN<19>
                                                       ila/U0/I_TQ0.G_TW[18].U_TQ
    SLICE_X34Y40.BY      net (fanout=2)        0.421   ila/U0/iTRIG_IN<18>
    SLICE_X34Y40.CLK     Tdh         (-Th)     0.127   ila/U0/I_NO_D.U_ILA/iDATA<19>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.395ns logic, 0.421ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_DIV/CLK0_BUF" derived from
 NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: CLK_DIV/DCM_SP_INST/CLK0
  Logical resource: CLK_DIV/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: CLK_DIV/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[12].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i/CLKB
  Logical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[12].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B/CLKB
  Location pin: RAMB16_X1Y1.CLKB
  Clock network: CLK0_OUT
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[12].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i/CLKB
  Logical resource: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[12].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B/CLKB
  Location pin: RAMB16_X1Y1.CLKB
  Clock network: CLK0_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_DIV/CLKDV_BUF" derived from  
NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;  multiplied by 10.00 to 200 
nS and duty cycle corrected to HIGH 100 nS  

 10052 paths analyzed, 522 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  30.150ns.
--------------------------------------------------------------------------------

Paths for end point TXN/PHYSICAL/counter_19 (SLICE_X53Y14.CIN), 664 paths
--------------------------------------------------------------------------------
Slack (setup path):     84.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_1 (FF)
  Destination:          TXN/PHYSICAL/counter_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      15.075ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_1 to TXN/PHYSICAL/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y10.XQ      Tcko                  0.592   TXN/PHYSICAL/current_state<1>
                                                       TXN/PHYSICAL/current_state_1
    SLICE_X65Y10.F2      net (fanout=8)        0.854   TXN/PHYSICAL/current_state<1>
    SLICE_X65Y10.COUT    Topcyf                1.162   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<1>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<0>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<0>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<1>
    SLICE_X65Y11.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<1>
    SLICE_X65Y11.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X65Y12.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X65Y12.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.COUT    Tbyp                  0.118   TXN/PHYSICAL/count_up_to_value_or00009
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>_rt
    SLICE_X53Y6.F2       net (fanout=21)       9.005   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
    SLICE_X53Y6.COUT     Topcyf                1.162   TXN/PHYSICAL/counter<2>
                                                       TXN/PHYSICAL/Mcount_counter_lut<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<15>
    SLICE_X53Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<15>
    SLICE_X53Y13.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<16>
                                                       TXN/PHYSICAL/Mcount_counter_cy<16>
                                                       TXN/PHYSICAL/Mcount_counter_cy<17>
    SLICE_X53Y14.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<17>
    SLICE_X53Y14.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<18>
                                                       TXN/PHYSICAL/Mcount_counter_cy<18>
                                                       TXN/PHYSICAL/Mcount_counter_xor<19>
                                                       TXN/PHYSICAL/counter_19
    -------------------------------------------------  ---------------------------
    Total                                     15.075ns (5.216ns logic, 9.859ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     84.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_10 (FF)
  Destination:          TXN/PHYSICAL/counter_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      15.049ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_10 to TXN/PHYSICAL/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y5.YQ       Tcko                  0.587   TXN/PHYSICAL/current_state<11>
                                                       TXN/PHYSICAL/current_state_10
    SLICE_X65Y12.G4      net (fanout=8)        1.230   TXN/PHYSICAL/current_state<10>
    SLICE_X65Y12.COUT    Topcyg                1.001   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.COUT    Tbyp                  0.118   TXN/PHYSICAL/count_up_to_value_or00009
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>_rt
    SLICE_X53Y6.F2       net (fanout=21)       9.005   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
    SLICE_X53Y6.COUT     Topcyf                1.162   TXN/PHYSICAL/counter<2>
                                                       TXN/PHYSICAL/Mcount_counter_lut<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<15>
    SLICE_X53Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<15>
    SLICE_X53Y13.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<16>
                                                       TXN/PHYSICAL/Mcount_counter_cy<16>
                                                       TXN/PHYSICAL/Mcount_counter_cy<17>
    SLICE_X53Y14.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<17>
    SLICE_X53Y14.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<18>
                                                       TXN/PHYSICAL/Mcount_counter_cy<18>
                                                       TXN/PHYSICAL/Mcount_counter_xor<19>
                                                       TXN/PHYSICAL/counter_19
    -------------------------------------------------  ---------------------------
    Total                                     15.049ns (4.814ns logic, 10.235ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     85.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_11 (FF)
  Destination:          TXN/PHYSICAL/counter_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      14.995ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_11 to TXN/PHYSICAL/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y5.XQ       Tcko                  0.591   TXN/PHYSICAL/current_state<11>
                                                       TXN/PHYSICAL/current_state_11
    SLICE_X65Y12.G1      net (fanout=7)        1.172   TXN/PHYSICAL/current_state<11>
    SLICE_X65Y12.COUT    Topcyg                1.001   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.COUT    Tbyp                  0.118   TXN/PHYSICAL/count_up_to_value_or00009
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>_rt
    SLICE_X53Y6.F2       net (fanout=21)       9.005   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
    SLICE_X53Y6.COUT     Topcyf                1.162   TXN/PHYSICAL/counter<2>
                                                       TXN/PHYSICAL/Mcount_counter_lut<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<15>
    SLICE_X53Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<15>
    SLICE_X53Y13.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<16>
                                                       TXN/PHYSICAL/Mcount_counter_cy<16>
                                                       TXN/PHYSICAL/Mcount_counter_cy<17>
    SLICE_X53Y14.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<17>
    SLICE_X53Y14.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<18>
                                                       TXN/PHYSICAL/Mcount_counter_cy<18>
                                                       TXN/PHYSICAL/Mcount_counter_xor<19>
                                                       TXN/PHYSICAL/counter_19
    -------------------------------------------------  ---------------------------
    Total                                     14.995ns (4.818ns logic, 10.177ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point TXN/PHYSICAL/counter_17 (SLICE_X53Y13.CIN), 594 paths
--------------------------------------------------------------------------------
Slack (setup path):     85.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_1 (FF)
  Destination:          TXN/PHYSICAL/counter_17 (FF)
  Requirement:          100.000ns
  Data Path Delay:      14.957ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_1 to TXN/PHYSICAL/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y10.XQ      Tcko                  0.592   TXN/PHYSICAL/current_state<1>
                                                       TXN/PHYSICAL/current_state_1
    SLICE_X65Y10.F2      net (fanout=8)        0.854   TXN/PHYSICAL/current_state<1>
    SLICE_X65Y10.COUT    Topcyf                1.162   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<1>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<0>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<0>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<1>
    SLICE_X65Y11.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<1>
    SLICE_X65Y11.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X65Y12.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X65Y12.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.COUT    Tbyp                  0.118   TXN/PHYSICAL/count_up_to_value_or00009
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>_rt
    SLICE_X53Y6.F2       net (fanout=21)       9.005   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
    SLICE_X53Y6.COUT     Topcyf                1.162   TXN/PHYSICAL/counter<2>
                                                       TXN/PHYSICAL/Mcount_counter_lut<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<15>
    SLICE_X53Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<15>
    SLICE_X53Y13.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<16>
                                                       TXN/PHYSICAL/Mcount_counter_cy<16>
                                                       TXN/PHYSICAL/Mcount_counter_xor<17>
                                                       TXN/PHYSICAL/counter_17
    -------------------------------------------------  ---------------------------
    Total                                     14.957ns (5.098ns logic, 9.859ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     85.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_10 (FF)
  Destination:          TXN/PHYSICAL/counter_17 (FF)
  Requirement:          100.000ns
  Data Path Delay:      14.931ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_10 to TXN/PHYSICAL/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y5.YQ       Tcko                  0.587   TXN/PHYSICAL/current_state<11>
                                                       TXN/PHYSICAL/current_state_10
    SLICE_X65Y12.G4      net (fanout=8)        1.230   TXN/PHYSICAL/current_state<10>
    SLICE_X65Y12.COUT    Topcyg                1.001   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.COUT    Tbyp                  0.118   TXN/PHYSICAL/count_up_to_value_or00009
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>_rt
    SLICE_X53Y6.F2       net (fanout=21)       9.005   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
    SLICE_X53Y6.COUT     Topcyf                1.162   TXN/PHYSICAL/counter<2>
                                                       TXN/PHYSICAL/Mcount_counter_lut<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<15>
    SLICE_X53Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<15>
    SLICE_X53Y13.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<16>
                                                       TXN/PHYSICAL/Mcount_counter_cy<16>
                                                       TXN/PHYSICAL/Mcount_counter_xor<17>
                                                       TXN/PHYSICAL/counter_17
    -------------------------------------------------  ---------------------------
    Total                                     14.931ns (4.696ns logic, 10.235ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     85.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_11 (FF)
  Destination:          TXN/PHYSICAL/counter_17 (FF)
  Requirement:          100.000ns
  Data Path Delay:      14.877ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_11 to TXN/PHYSICAL/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y5.XQ       Tcko                  0.591   TXN/PHYSICAL/current_state<11>
                                                       TXN/PHYSICAL/current_state_11
    SLICE_X65Y12.G1      net (fanout=7)        1.172   TXN/PHYSICAL/current_state<11>
    SLICE_X65Y12.COUT    Topcyg                1.001   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.COUT    Tbyp                  0.118   TXN/PHYSICAL/count_up_to_value_or00009
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>_rt
    SLICE_X53Y6.F2       net (fanout=21)       9.005   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
    SLICE_X53Y6.COUT     Topcyf                1.162   TXN/PHYSICAL/counter<2>
                                                       TXN/PHYSICAL/Mcount_counter_lut<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<15>
    SLICE_X53Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<15>
    SLICE_X53Y13.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<16>
                                                       TXN/PHYSICAL/Mcount_counter_cy<16>
                                                       TXN/PHYSICAL/Mcount_counter_xor<17>
                                                       TXN/PHYSICAL/counter_17
    -------------------------------------------------  ---------------------------
    Total                                     14.877ns (4.700ns logic, 10.177ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point TXN/PHYSICAL/counter_15 (SLICE_X53Y12.CIN), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     85.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_1 (FF)
  Destination:          TXN/PHYSICAL/counter_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      14.839ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_1 to TXN/PHYSICAL/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y10.XQ      Tcko                  0.592   TXN/PHYSICAL/current_state<1>
                                                       TXN/PHYSICAL/current_state_1
    SLICE_X65Y10.F2      net (fanout=8)        0.854   TXN/PHYSICAL/current_state<1>
    SLICE_X65Y10.COUT    Topcyf                1.162   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<1>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<0>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<0>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<1>
    SLICE_X65Y11.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<1>
    SLICE_X65Y11.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<2>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X65Y12.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<3>
    SLICE_X65Y12.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<4>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.COUT    Tbyp                  0.118   TXN/PHYSICAL/count_up_to_value_or00009
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>_rt
    SLICE_X53Y6.F2       net (fanout=21)       9.005   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
    SLICE_X53Y6.COUT     Topcyf                1.162   TXN/PHYSICAL/counter<2>
                                                       TXN/PHYSICAL/Mcount_counter_lut<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<14>
                                                       TXN/PHYSICAL/Mcount_counter_xor<15>
                                                       TXN/PHYSICAL/counter_15
    -------------------------------------------------  ---------------------------
    Total                                     14.839ns (4.980ns logic, 9.859ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     85.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_10 (FF)
  Destination:          TXN/PHYSICAL/counter_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      14.813ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_10 to TXN/PHYSICAL/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y5.YQ       Tcko                  0.587   TXN/PHYSICAL/current_state<11>
                                                       TXN/PHYSICAL/current_state_10
    SLICE_X65Y12.G4      net (fanout=8)        1.230   TXN/PHYSICAL/current_state<10>
    SLICE_X65Y12.COUT    Topcyg                1.001   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.COUT    Tbyp                  0.118   TXN/PHYSICAL/count_up_to_value_or00009
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>_rt
    SLICE_X53Y6.F2       net (fanout=21)       9.005   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
    SLICE_X53Y6.COUT     Topcyf                1.162   TXN/PHYSICAL/counter<2>
                                                       TXN/PHYSICAL/Mcount_counter_lut<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<14>
                                                       TXN/PHYSICAL/Mcount_counter_xor<15>
                                                       TXN/PHYSICAL/counter_15
    -------------------------------------------------  ---------------------------
    Total                                     14.813ns (4.578ns logic, 10.235ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     85.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TXN/PHYSICAL/current_state_11 (FF)
  Destination:          TXN/PHYSICAL/counter_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      14.759ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT falling at 100.000ns
  Destination Clock:    TXN/PHYSICAL/clk_inv rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TXN/PHYSICAL/current_state_11 to TXN/PHYSICAL/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y5.XQ       Tcko                  0.591   TXN/PHYSICAL/current_state<11>
                                                       TXN/PHYSICAL/current_state_11
    SLICE_X65Y12.G1      net (fanout=7)        1.172   TXN/PHYSICAL/current_state<11>
    SLICE_X65Y12.COUT    Topcyg                1.001   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_lut<5>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<5>
    SLICE_X65Y13.COUT    Tbyp                  0.118   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<6>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<7>
    SLICE_X65Y14.COUT    Tbyp                  0.118   TXN/PHYSICAL/count_up_to_value_or00009
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
                                                       TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>_rt
    SLICE_X53Y6.F2       net (fanout=21)       9.005   TXN/PHYSICAL/Mcompar_counter_cmp_ne0000_cy<8>
    SLICE_X53Y6.COUT     Topcyf                1.162   TXN/PHYSICAL/counter<2>
                                                       TXN/PHYSICAL/Mcount_counter_lut<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<2>
                                                       TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<3>
    SLICE_X53Y7.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<4>
                                                       TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<5>
    SLICE_X53Y8.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<6>
                                                       TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.CIN      net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<7>
    SLICE_X53Y9.COUT     Tbyp                  0.118   TXN/PHYSICAL/counter<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<8>
                                                       TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<9>
    SLICE_X53Y10.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<10>
                                                       TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<11>
    SLICE_X53Y11.COUT    Tbyp                  0.118   TXN/PHYSICAL/counter<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<12>
                                                       TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   TXN/PHYSICAL/Mcount_counter_cy<13>
    SLICE_X53Y12.CLK     Tcinck                1.002   TXN/PHYSICAL/counter<14>
                                                       TXN/PHYSICAL/Mcount_counter_cy<14>
                                                       TXN/PHYSICAL/Mcount_counter_xor<15>
                                                       TXN/PHYSICAL/counter_15
    -------------------------------------------------  ---------------------------
    Total                                     14.759ns (4.582ns logic, 10.177ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_DIV/CLKDV_BUF" derived from
 NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;
 multiplied by 10.00 to 200 nS and duty cycle corrected to HIGH 100 nS 

--------------------------------------------------------------------------------

Paths for end point string_to_display_58 (SLICE_X27Y9.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.950ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_FLASH/manufacturer_id_6 (FF)
  Destination:          string_to_display_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         CLKDV_OUT rising at 200.000ns
  Destination Clock:    CLKDV_OUT rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SPI_FLASH/manufacturer_id_6 to string_to_display_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y9.YQ       Tcko                  0.470   SPI_FLASH/manufacturer_id<6>
                                                       SPI_FLASH/manufacturer_id_6
    SLICE_X27Y9.BX       net (fanout=4)        0.392   SPI_FLASH/manufacturer_id<6>
    SLICE_X27Y9.CLK      Tckdi       (-Th)    -0.093   string_to_display<58>
                                                       string_to_display_58
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.563ns logic, 0.392ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point string_to_display_50 (SLICE_X33Y8.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.966ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_FLASH/manufacturer_id_2 (FF)
  Destination:          string_to_display_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.047 - 0.045)
  Source Clock:         CLKDV_OUT rising at 200.000ns
  Destination Clock:    CLKDV_OUT rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SPI_FLASH/manufacturer_id_2 to string_to_display_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.YQ       Tcko                  0.470   SPI_FLASH/manufacturer_id<2>
                                                       SPI_FLASH/manufacturer_id_2
    SLICE_X33Y8.BX       net (fanout=4)        0.405   SPI_FLASH/manufacturer_id<2>
    SLICE_X33Y8.CLK      Tckdi       (-Th)    -0.093   string_to_display<50>
                                                       string_to_display_50
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.563ns logic, 0.405ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point string_to_display_57 (SLICE_X29Y9.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.970ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_FLASH/manufacturer_id_5 (FF)
  Destination:          string_to_display_57 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKDV_OUT rising at 200.000ns
  Destination Clock:    CLKDV_OUT rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SPI_FLASH/manufacturer_id_5 to string_to_display_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y8.YQ       Tcko                  0.470   SPI_FLASH/manufacturer_id<5>
                                                       SPI_FLASH/manufacturer_id_5
    SLICE_X29Y9.BX       net (fanout=4)        0.407   SPI_FLASH/manufacturer_id<5>
    SLICE_X29Y9.CLK      Tckdi       (-Th)    -0.093   string_to_display<57>
                                                       string_to_display_57
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.563ns logic, 0.407ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_DIV/CLKDV_BUF" derived from
 NET "CLK_DIV/CLKIN_IBUFG" PERIOD = 20 ns HIGH 40%;
 multiplied by 10.00 to 200 nS and duty cycle corrected to HIGH 100 nS 

--------------------------------------------------------------------------------
Slack: 193.751ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 6.249ns (160.026MHz) (Tdcmpdv)
  Physical resource: CLK_DIV/DCM_SP_INST/CLKDV
  Logical resource: CLK_DIV/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: CLK_DIV/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 198.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 200.000ns
  Low pulse: 100.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: display_counter<2>/CLK
  Logical resource: display_counter_2/CK
  Location pin: SLICE_X44Y16.CLK
  Clock network: CLKDV_OUT
--------------------------------------------------------------------------------
Slack: 198.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 200.000ns
  High pulse: 100.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: display_counter<2>/CLK
  Logical resource: display_counter_2/CK
  Location pin: SLICE_X44Y16.CLK
  Clock network: CLKDV_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y76.F3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.565ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.565ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.YQ      Tcklo                 0.742   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y69.F4      net (fanout=1)        0.364   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y69.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X36Y73.G3      net (fanout=2)        0.864   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X36Y73.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X36Y72.G2      net (fanout=1)        0.110   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X36Y72.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X38Y76.F3      net (fanout=1)        0.585   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X38Y76.CLK     Tfck                  0.892   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.565ns (4.642ns logic, 1.923ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X42Y69.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.648ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.YQ      Tcklo                 0.742   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y69.F4      net (fanout=1)        0.364   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y69.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X42Y69.BY      net (fanout=2)        0.456   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X42Y69.CLK     Tdick                 0.382   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (1.828ns logic, 0.820ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y69.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.943ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.YQ      Tcklo                 0.742   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y69.F4      net (fanout=1)        0.364   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y69.CLK     Tfck                  0.837   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (1.579ns logic, 0.364ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y69.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.401ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.YQ      Tcklo                 0.594   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y69.F4      net (fanout=1)        0.291   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y69.CLK     Tckf        (-Th)    -0.516   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (1.110ns logic, 0.291ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X42Y69.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.965ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.965ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.YQ      Tcklo                 0.594   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y69.F4      net (fanout=1)        0.291   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y69.X       Tilo                  0.563   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X42Y69.BY      net (fanout=2)        0.365   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X42Y69.CLK     Tckdi       (-Th)    -0.152   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.965ns (1.309ns logic, 0.656ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y76.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      5.099ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.099ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<13> falling
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.YQ      Tcklo                 0.594   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y69.F4      net (fanout=1)        0.291   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y69.X       Tilo                  0.563   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X36Y73.G3      net (fanout=2)        0.691   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X36Y73.X       Tif5x                 0.922   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X36Y72.G2      net (fanout=1)        0.088   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X36Y72.X       Tif5x                 0.922   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X38Y76.F3      net (fanout=1)        0.468   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X38Y76.CLK     Tckf        (-Th)    -0.560   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.099ns (3.561ns logic, 1.538ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X42Y68.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.883ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.883ns (Levels of Logic = 2)
  Source Clock:         CONTROL<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.YQ      Tcko                  0.587   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X50Y78.F2      net (fanout=17)       2.038   icon/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X50Y78.X       Tilo                  0.759   icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X48Y71.G3      net (fanout=1)        0.813   icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X48Y71.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X42Y68.CLK     net (fanout=5)        0.927   CONTROL<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.883ns (2.105ns logic, 3.778ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.850ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.850ns (Levels of Logic = 2)
  Source Clock:         CONTROL<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.XQ      Tcko                  0.591   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X50Y78.F3      net (fanout=17)       2.001   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X50Y78.X       Tilo                  0.759   icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X48Y71.G3      net (fanout=1)        0.813   icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X48Y71.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X42Y68.CLK     net (fanout=5)        0.927   CONTROL<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.850ns (2.109ns logic, 3.741ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.768ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.768ns (Levels of Logic = 2)
  Source Clock:         CONTROL<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y81.YQ      Tcko                  0.652   icon/U0/U_ICON/iCORE_ID<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X65Y81.G2      net (fanout=5)        0.852   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X65Y81.Y       Tilo                  0.704   icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X48Y71.G2      net (fanout=29)       1.874   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X48Y71.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X42Y68.CLK     net (fanout=5)        0.927   CONTROL<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.768ns (2.115ns logic, 3.653ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.484ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X64Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y80.YQ      Tcko                  0.587   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y78.G3      net (fanout=7)        0.507   icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y78.Y       Tilo                  0.759   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X64Y81.CE      net (fanout=5)        1.076   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X64Y81.CLK     Tceck                 0.555   icon/U0/U_ICON/iCORE_ID<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (1.901ns logic, 1.583ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X64Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y80.YQ      Tcko                  0.587   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y78.G3      net (fanout=7)        0.507   icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y78.Y       Tilo                  0.759   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X64Y81.CE      net (fanout=5)        1.076   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X64Y81.CLK     Tceck                 0.555   icon/U0/U_ICON/iCORE_ID<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (1.901ns logic, 1.583ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X64Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y80.YQ      Tcko                  0.587   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y78.G3      net (fanout=7)        0.507   icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y78.Y       Tilo                  0.759   icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X64Y80.CE      net (fanout=5)        1.076   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X64Y80.CLK     Tceck                 0.555   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (1.901ns logic, 1.583ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X64Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.769ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y80.YQ      Tcko                  0.470   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y76.SR      net (fanout=7)        0.808   icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y76.CLK     Tcksr       (-Th)    -0.491   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.961ns logic, 0.808ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X65Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.862ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y80.YQ      Tcko                  0.470   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X65Y68.SR      net (fanout=7)        0.901   icon/U0/U_ICON/iDATA_CMD
    SLICE_X65Y68.CLK     Tcksr       (-Th)    -0.491   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (0.961ns logic, 0.901ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X65Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y80.YQ      Tcko                  0.470   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X65Y66.SR      net (fanout=7)        1.229   icon/U0/U_ICON/iDATA_CMD
    SLICE_X65Y66.CLK     Tcksr       (-Th)    -0.491   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (0.961ns logic, 1.229ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.084ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X67Y80.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y80.YQ      Tcko                  0.587   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y80.BY      net (fanout=7)        1.136   icon/U0/U_ICON/iDATA_CMD
    SLICE_X67Y80.CLK     Tdick                 0.361   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (0.948ns logic, 1.136ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X67Y80.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.514ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y80.YQ      Tcko                  0.470   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X67Y80.BY      net (fanout=7)        0.909   icon/U0/U_ICON/iDATA_CMD
    SLICE_X67Y80.CLK     Tckdi       (-Th)    -0.135   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.514ns (0.605ns logic, 0.909ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 153 paths analyzed, 74 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X38Y50.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.213ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      6.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X40Y46.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X40Y46.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X38Y50.SR      net (fanout=3)        0.858   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X38Y50.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (5.355ns logic, 0.858ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.213ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      6.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X40Y46.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X40Y46.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X38Y50.SR      net (fanout=3)        0.858   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X38Y50.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (5.355ns logic, 0.858ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.213ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      6.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y47.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X40Y46.FXINB   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X40Y46.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X38Y50.SR      net (fanout=3)        0.858   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X38Y50.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (5.355ns logic, 0.858ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X40Y44.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.201ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      6.201ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X40Y46.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X40Y46.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X40Y44.SR      net (fanout=3)        0.846   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X40Y44.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.201ns (5.355ns logic, 0.846ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.201ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      6.201ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X40Y46.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X40Y46.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X40Y44.SR      net (fanout=3)        0.846   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X40Y44.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.201ns (5.355ns logic, 0.846ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.201ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      6.201ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y47.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X40Y46.FXINB   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X40Y46.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X40Y44.SR      net (fanout=3)        0.846   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X40Y44.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.201ns (5.355ns logic, 0.846ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (SLICE_X41Y40.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.019ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Data Path Delay:      6.019ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y46.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X42Y46.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X42Y46.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X41Y40.SR      net (fanout=7)        0.664   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X41Y40.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.019ns (5.355ns logic, 0.664ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.019ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Data Path Delay:      6.019ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y46.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X42Y46.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X42Y46.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X41Y40.SR      net (fanout=7)        0.664   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X41Y40.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.019ns (5.355ns logic, 0.664ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.019ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Data Path Delay:      6.019ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y47.F5      Tregf5                4.036   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X42Y46.FXINB   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X42Y46.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X41Y40.SR      net (fanout=7)        0.664   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X41Y40.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.019ns (5.355ns logic, 0.664ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X40Y45.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.354ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      1.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y44.XQ      Tcko                  0.474   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X40Y45.F4      net (fanout=2)        0.320   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X40Y45.CLK     Tckf        (-Th)    -0.560   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (1.034ns logic, 0.320ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR (SLICE_X36Y45.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.380ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR (FF)
  Data Path Delay:      1.380ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y45.XQ      Tcko                  0.474   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    SLICE_X36Y45.F3      net (fanout=2)        0.346   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
    SLICE_X36Y45.CLK     Tckf        (-Th)    -0.560   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR_MUX
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (1.034ns logic, 0.346ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X38Y74.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.001ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      1.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising
  Destination Clock:    CLK0_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y74.YQ      Tcko                  0.470   ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X38Y74.BY      net (fanout=1)        0.379   ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X38Y74.CLK     Tckdi       (-Th)    -0.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.622ns logic, 0.379ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 229 paths analyzed, 210 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y76.F3), 20 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.658ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.658ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0_OUT rising
  Destination Clock:    CONTROL<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y62.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X38Y62.G2      net (fanout=1)        0.467   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X38Y62.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
    SLICE_X37Y63.F2      net (fanout=1)        0.428   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
    SLICE_X37Y63.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X36Y72.F2      net (fanout=1)        0.691   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X36Y72.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_G
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X38Y76.F3      net (fanout=1)        0.585   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X38Y76.CLK     Tfck                  0.892   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.658ns (4.487ns logic, 2.171ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.655ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.655ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0_OUT rising
  Destination Clock:    CONTROL<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y62.XQ      Tcko                  0.591   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X38Y62.G1      net (fanout=1)        0.460   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X38Y62.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
    SLICE_X37Y63.F2      net (fanout=1)        0.428   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
    SLICE_X37Y63.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X36Y72.F2      net (fanout=1)        0.691   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X36Y72.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_G
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X38Y76.F3      net (fanout=1)        0.585   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X38Y76.CLK     Tfck                  0.892   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.655ns (4.491ns logic, 2.164ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.642ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.642ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0_OUT rising
  Destination Clock:    CONTROL<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y60.XQ      Tcko                  0.591   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<11>
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ
    SLICE_X38Y62.F1      net (fanout=1)        0.447   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<11>
    SLICE_X38Y62.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
    SLICE_X37Y63.F2      net (fanout=1)        0.428   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11_f5
    SLICE_X37Y63.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X36Y72.F2      net (fanout=1)        0.691   ila/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X36Y72.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_G
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X38Y76.F3      net (fanout=1)        0.585   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X38Y76.CLK     Tfck                  0.892   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.642ns (4.491ns logic, 2.151ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG2_CFGLUT4 (SLICE_X36Y48.G2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.697ns (data path)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG2_CFGLUT4 (FF)
  Data Path Delay:      2.697ns (Levels of Logic = 0)
  Source Clock:         CLK0_OUT rising at 0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG2_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y52.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X36Y48.G2      net (fanout=38)       2.110   ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.587ns logic, 2.110ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG3_CFGLUT4 (SLICE_X36Y49.G2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.697ns (data path)
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG3_CFGLUT4 (FF)
  Data Path Delay:      2.697ns (Levels of Logic = 0)
  Source Clock:         CLK0_OUT rising at 0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG3_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y52.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X36Y49.G2      net (fanout=38)       2.110   ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.587ns logic, 2.110ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 3410 paths analyzed, 481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.111ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y76.F4), 691 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.111ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.XQ      Tcko                  0.591   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X52Y77.G4      net (fanout=17)       3.602   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X52Y77.Y       Tilo                  0.759   icon/U0/U_ICON/iCOMMAND_SEL<6>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X42Y52.G3      net (fanout=2)        1.380   icon/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X42Y52.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X55Y79.G2      net (fanout=47)       1.755   CONTROL<9>
    SLICE_X55Y79.COUT    Topcyg                1.001   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X55Y80.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X55Y80.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X55Y81.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X55Y81.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y82.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y83.XB      Tcinxb                0.404   CONTROL<35>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X38Y78.F1      net (fanout=3)        1.365   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X38Y78.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X39Y78.G4      net (fanout=1)        0.024   ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X39Y78.Y       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X38Y76.G3      net (fanout=1)        0.587   ila/N40
    SLICE_X38Y76.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X38Y76.F4      net (fanout=1)        0.023   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39/O
    SLICE_X38Y76.CLK     Tfck                  0.892   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     16.111ns (7.375ns logic, 8.736ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.349ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.XQ      Tcko                  0.591   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X52Y77.G4      net (fanout=17)       3.602   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X52Y77.Y       Tilo                  0.759   icon/U0/U_ICON/iCOMMAND_SEL<6>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X42Y52.G3      net (fanout=2)        1.380   icon/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X42Y52.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X55Y79.G2      net (fanout=47)       1.755   CONTROL<9>
    SLICE_X55Y79.COUT    Topcyg                1.001   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X55Y80.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X55Y80.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X55Y81.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X55Y81.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y82.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y83.XB      Tcinxb                0.404   CONTROL<35>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X39Y78.G3      net (fanout=3)        1.779   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X39Y78.Y       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X38Y76.G3      net (fanout=1)        0.587   ila/N40
    SLICE_X38Y76.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X38Y76.F4      net (fanout=1)        0.023   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39/O
    SLICE_X38Y76.CLK     Tfck                  0.892   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     15.349ns (6.223ns logic, 9.126ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.049ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.XQ      Tcko                  0.591   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X53Y76.G1      net (fanout=17)       3.711   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X53Y76.Y       Tilo                  0.704   icon/U0/U_ICON/iCOMMAND_SEL<7>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[4].U_LUT
    SLICE_X49Y66.G3      net (fanout=2)        0.972   icon/U0/U_ICON/iCOMMAND_SEL<4>
    SLICE_X49Y66.Y       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/iCFG_DIN
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_LCE
    SLICE_X55Y80.F3      net (fanout=4)        1.059   CONTROL<8>
    SLICE_X55Y80.COUT    Topcyf                1.162   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X55Y81.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X55Y81.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y82.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y83.XB      Tcinxb                0.404   CONTROL<35>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X38Y78.F1      net (fanout=3)        1.365   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X38Y78.X       Tif5x                 1.152   ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X39Y78.G4      net (fanout=1)        0.024   ila/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X39Y78.Y       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X38Y76.G3      net (fanout=1)        0.587   ila/N40
    SLICE_X38Y76.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X38Y76.F4      net (fanout=1)        0.023   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39/O
    SLICE_X38Y76.CLK     Tfck                  0.892   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     15.049ns (7.308ns logic, 7.741ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y76.F2), 322 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.307ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.XQ      Tcko                  0.591   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X52Y77.G4      net (fanout=17)       3.602   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X52Y77.Y       Tilo                  0.759   icon/U0/U_ICON/iCOMMAND_SEL<6>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X42Y52.G3      net (fanout=2)        1.380   icon/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X42Y52.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X55Y79.G2      net (fanout=47)       1.755   CONTROL<9>
    SLICE_X55Y79.COUT    Topcyg                1.001   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X55Y80.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X55Y80.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X55Y81.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X55Y81.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y82.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y83.XB      Tcinxb                0.404   CONTROL<35>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X39Y78.F3      net (fanout=3)        1.745   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X39Y78.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X38Y76.F2      net (fanout=1)        0.361   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X38Y76.CLK     Tfck                  0.892   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     14.307ns (5.464ns logic, 8.843ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.245ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.XQ      Tcko                  0.591   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X53Y76.G1      net (fanout=17)       3.711   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X53Y76.Y       Tilo                  0.704   icon/U0/U_ICON/iCOMMAND_SEL<7>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[4].U_LUT
    SLICE_X49Y66.G3      net (fanout=2)        0.972   icon/U0/U_ICON/iCOMMAND_SEL<4>
    SLICE_X49Y66.Y       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/iCFG_DIN
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_LCE
    SLICE_X55Y80.F3      net (fanout=4)        1.059   CONTROL<8>
    SLICE_X55Y80.COUT    Topcyf                1.162   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X55Y81.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X55Y81.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y82.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y83.XB      Tcinxb                0.404   CONTROL<35>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X39Y78.F3      net (fanout=3)        1.745   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X39Y78.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X38Y76.F2      net (fanout=1)        0.361   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X38Y76.CLK     Tfck                  0.892   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     13.245ns (5.397ns logic, 7.848ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.996ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_SYNC/U_SYNC to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y76.YQ      Tcko                  0.652   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X65Y76.F1      net (fanout=2)        0.558   icon/U0/U_ICON/iSYNC
    SLICE_X65Y76.X       Tilo                  0.704   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X42Y52.G1      net (fanout=29)       3.107   icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X42Y52.Y       Tilo                  0.759   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X55Y79.G2      net (fanout=47)       1.755   CONTROL<9>
    SLICE_X55Y79.COUT    Topcyg                1.001   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X55Y80.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X55Y80.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X55Y81.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X55Y81.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y82.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y82.COUT    Tbyp                  0.118   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y83.CIN     net (fanout=1)        0.000   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y83.XB      Tcinxb                0.404   CONTROL<35>
                                                       ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X39Y78.F3      net (fanout=3)        1.745   ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X39Y78.X       Tilo                  0.704   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X38Y76.F2      net (fanout=1)        0.361   ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X38Y76.CLK     Tfck                  0.892   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.996ns (5.470ns logic, 7.526ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A (RAMB16_X0Y1.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      12.576ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.YQ      Tcko                  0.587   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X50Y78.G2      net (fanout=17)       2.078   icon/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X50Y78.Y       Tilo                  0.759   icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X53Y79.G3      net (fanout=2)        0.428   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X53Y79.Y       Tilo                  0.704   CONTROL<3>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y1.ENA      net (fanout=20)       7.250   CONTROL<6>
    RAMB16_X0Y1.CLKA     Tbeck                 0.770   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A
    -------------------------------------------------  ---------------------------
    Total                                     12.576ns (2.820ns logic, 9.756ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      12.503ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.XQ      Tcko                  0.591   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X50Y78.G3      net (fanout=17)       2.001   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X50Y78.Y       Tilo                  0.759   icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X53Y79.G3      net (fanout=2)        0.428   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X53Y79.Y       Tilo                  0.704   CONTROL<3>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y1.ENA      net (fanout=20)       7.250   CONTROL<6>
    RAMB16_X0Y1.CLKA     Tbeck                 0.770   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A
    -------------------------------------------------  ---------------------------
    Total                                     12.503ns (2.824ns logic, 9.679ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      12.056ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 0.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y81.YQ      Tcko                  0.652   icon/U0/U_ICON/iCORE_ID<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X65Y81.G2      net (fanout=5)        0.852   icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X65Y81.Y       Tilo                  0.704   icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X53Y79.G4      net (fanout=29)       1.124   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X53Y79.Y       Tilo                  0.704   CONTROL<3>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y1.ENA      net (fanout=20)       7.250   CONTROL<6>
    RAMB16_X0Y1.CLKA     Tbeck                 0.770   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[4].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.A
    -------------------------------------------------  ---------------------------
    Total                                     12.056ns (2.830ns logic, 9.226ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X22Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 30.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.XQ      Tcko                  0.473   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X22Y26.BY      net (fanout=1)        0.379   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X22Y26.CLK     Tdh         (-Th)     0.127   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.346ns logic, 0.379ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X23Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 30.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.YQ      Tcko                  0.470   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X23Y27.BX      net (fanout=1)        0.364   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X23Y27.CLK     Tckdi       (-Th)    -0.093   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.563ns logic, 0.364ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.G_FF[1].U_FF (SLICE_X45Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.969ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.INE1.U_low_count/G[1].U_FDRE (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.G_FF[1].U_FF (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.969ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL<0> rising at 30.000ns
  Destination Clock:    CONTROL<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.INE1.U_low_count/G[1].U_FDRE to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.G_FF[1].U_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.YQ      Tcko                  0.470   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/RD_ADDR<0>
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.INE1.U_low_count/G[1].U_FDRE
    SLICE_X45Y46.BX      net (fanout=3)        0.406   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/RD_ADDR<1>
    SLICE_X45Y46.CLK     Tckdi       (-Th)    -0.093   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/muxAddrFF<1>
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.G_FF[1].U_FF
    -------------------------------------------------  ---------------------------
    Total                                      0.969ns (0.563ns logic, 0.406ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR
  Logical resource: ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR
  Location pin: SLICE_X50Y75.SR
  Clock network: ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR
  Logical resource: ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR
  Location pin: SLICE_X50Y75.SR
  Clock network: ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched/SR
  Logical resource: ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/SR
  Location pin: SLICE_X48Y71.SR
  Clock network: ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_DIV/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_DIV/CLKIN_IBUFG            |     20.000ns|      7.500ns|      7.349ns|            0|            0|            0|        11390|
| CLK_DIV/CLK0_BUF              |     20.000ns|      7.349ns|          N/A|            0|            0|         1338|            0|
| CLK_DIV/CLKDV_BUF             |    200.000ns|     30.150ns|          N/A|            0|            0|        10052|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |   15.068|   15.075|    3.671|    2.879|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15215 paths, 0 nets, and 2949 connections

Design statistics:
   Minimum period:  30.150ns{1}   (Maximum frequency:  33.167MHz)
   Maximum path delay from/to any node:   3.484ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 01 21:49:37 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



