Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,769
design__instance__area,10051.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00014680632739327848
power__switching__total,0.00003232041490264237
power__leakage__total,0.0000012663265351875452
power__total,0.00018039306451100856
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2608313083789977
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26196368038498985
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11005546785410203
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.202849187633136
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.110055
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.537188
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26985073273056365
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2719477775499353
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6177764030749182
timing__setup__ws__corner:nom_slow_1p08V_125C,13.703966349583261
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.617776
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.703966
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26422034752424145
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2657063255735773
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2938352977435049
timing__setup__ws__corner:nom_typ_1p20V_25C,14.945616722801395
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.293835
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.929874
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2608313083789977
clock__skew__worst_setup,0.26196368038498985
timing__hold__ws,0.11005546785410203
timing__setup__ws,13.703966349583261
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110055
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.703966
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,769
design__instance__area__stdcell,10051.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.347314
design__instance__utilization__stdcell,0.347314
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,5
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,39
design__instance__area__class:inverter,212.285
design__instance__count__class:sequential_cell,57
design__instance__area__class:sequential_cell,2688.94
design__instance__count__class:multi_input_combinational_cell,499
design__instance__area__class:multi_input_combinational_cell,4906.14
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,145
design__instance__area__class:timing_repair_buffer,2015.8
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,16437.7
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,93
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,838
route__net__special,2
route__drc_errors__iter:0,569
route__wirelength__iter:0,18471
route__drc_errors__iter:1,284
route__wirelength__iter:1,18283
route__drc_errors__iter:2,340
route__wirelength__iter:2,18215
route__drc_errors__iter:3,31
route__wirelength__iter:3,18064
route__drc_errors__iter:4,21
route__wirelength__iter:4,18075
route__drc_errors__iter:5,2
route__wirelength__iter:5,18074
route__drc_errors__iter:6,0
route__wirelength__iter:6,18067
route__drc_errors,0
route__wirelength,18067
route__vias,4958
route__vias__singlecut,4958
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,306.57
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,63
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,63
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,63
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,63
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000110133
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000111792
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000157317
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000111792
design_powergrid__voltage__worst,0.0000111792
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000111792
design_powergrid__drop__worst__net:VPWR,0.0000110133
design_powergrid__voltage__worst__net:VGND,0.0000111792
design_powergrid__drop__worst__net:VGND,0.0000111792
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000199999999999999990949622365177251737122787744738161563873291015625
ir__drop__worst,0.00001099999999999999971398746689832393030883395113050937652587890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
