#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe53e60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe53ff0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xe66930 .functor NOT 1, L_0xe96550, C4<0>, C4<0>, C4<0>;
L_0xe962b0 .functor XOR 1, L_0xe96150, L_0xe96210, C4<0>, C4<0>;
L_0xe96440 .functor XOR 1, L_0xe962b0, L_0xe96370, C4<0>, C4<0>;
v0xe8f2b0_0 .net *"_ivl_10", 0 0, L_0xe96370;  1 drivers
v0xe8f3b0_0 .net *"_ivl_12", 0 0, L_0xe96440;  1 drivers
v0xe8f490_0 .net *"_ivl_2", 0 0, L_0xe912b0;  1 drivers
v0xe8f550_0 .net *"_ivl_4", 0 0, L_0xe96150;  1 drivers
v0xe8f630_0 .net *"_ivl_6", 0 0, L_0xe96210;  1 drivers
v0xe8f760_0 .net *"_ivl_8", 0 0, L_0xe962b0;  1 drivers
v0xe8f840_0 .net "a", 0 0, v0xe8a240_0;  1 drivers
v0xe8f8e0_0 .net "b", 0 0, v0xe8a2e0_0;  1 drivers
v0xe8f980_0 .net "c", 0 0, v0xe8a380_0;  1 drivers
v0xe8fa20_0 .var "clk", 0 0;
v0xe8fac0_0 .net "d", 0 0, v0xe8a4c0_0;  1 drivers
v0xe8fb60_0 .net "q_dut", 0 0, L_0xe95dc0;  1 drivers
v0xe8fc00_0 .net "q_ref", 0 0, L_0xe902a0;  1 drivers
v0xe8fca0_0 .var/2u "stats1", 159 0;
v0xe8fd40_0 .var/2u "strobe", 0 0;
v0xe8fde0_0 .net "tb_match", 0 0, L_0xe96550;  1 drivers
v0xe8fea0_0 .net "tb_mismatch", 0 0, L_0xe66930;  1 drivers
v0xe8ff60_0 .net "wavedrom_enable", 0 0, v0xe8a5b0_0;  1 drivers
v0xe90000_0 .net "wavedrom_title", 511 0, v0xe8a650_0;  1 drivers
L_0xe912b0 .concat [ 1 0 0 0], L_0xe902a0;
L_0xe96150 .concat [ 1 0 0 0], L_0xe902a0;
L_0xe96210 .concat [ 1 0 0 0], L_0xe95dc0;
L_0xe96370 .concat [ 1 0 0 0], L_0xe902a0;
L_0xe96550 .cmp/eeq 1, L_0xe912b0, L_0xe96440;
S_0xe54180 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xe53ff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xe3eea0 .functor NOT 1, v0xe8a240_0, C4<0>, C4<0>, C4<0>;
L_0xe548e0 .functor XOR 1, L_0xe3eea0, v0xe8a2e0_0, C4<0>, C4<0>;
L_0xe669a0 .functor XOR 1, L_0xe548e0, v0xe8a380_0, C4<0>, C4<0>;
L_0xe902a0 .functor XOR 1, L_0xe669a0, v0xe8a4c0_0, C4<0>, C4<0>;
v0xe66ba0_0 .net *"_ivl_0", 0 0, L_0xe3eea0;  1 drivers
v0xe66c40_0 .net *"_ivl_2", 0 0, L_0xe548e0;  1 drivers
v0xe3eff0_0 .net *"_ivl_4", 0 0, L_0xe669a0;  1 drivers
v0xe3f090_0 .net "a", 0 0, v0xe8a240_0;  alias, 1 drivers
v0xe89600_0 .net "b", 0 0, v0xe8a2e0_0;  alias, 1 drivers
v0xe89710_0 .net "c", 0 0, v0xe8a380_0;  alias, 1 drivers
v0xe897d0_0 .net "d", 0 0, v0xe8a4c0_0;  alias, 1 drivers
v0xe89890_0 .net "q", 0 0, L_0xe902a0;  alias, 1 drivers
S_0xe899f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xe53ff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xe8a240_0 .var "a", 0 0;
v0xe8a2e0_0 .var "b", 0 0;
v0xe8a380_0 .var "c", 0 0;
v0xe8a420_0 .net "clk", 0 0, v0xe8fa20_0;  1 drivers
v0xe8a4c0_0 .var "d", 0 0;
v0xe8a5b0_0 .var "wavedrom_enable", 0 0;
v0xe8a650_0 .var "wavedrom_title", 511 0;
E_0xe4edc0/0 .event negedge, v0xe8a420_0;
E_0xe4edc0/1 .event posedge, v0xe8a420_0;
E_0xe4edc0 .event/or E_0xe4edc0/0, E_0xe4edc0/1;
E_0xe4f010 .event posedge, v0xe8a420_0;
E_0xe379f0 .event negedge, v0xe8a420_0;
S_0xe89d40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xe899f0;
 .timescale -12 -12;
v0xe89f40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe8a040 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xe899f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe8a7b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xe53ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xe903d0 .functor NOT 1, v0xe8a2e0_0, C4<0>, C4<0>, C4<0>;
L_0xe90440 .functor AND 1, v0xe8a240_0, L_0xe903d0, C4<1>, C4<1>;
L_0xe904d0 .functor AND 1, L_0xe90440, v0xe8a380_0, C4<1>, C4<1>;
L_0xe90590 .functor NOT 1, v0xe8a4c0_0, C4<0>, C4<0>, C4<0>;
L_0xe90630 .functor AND 1, L_0xe904d0, L_0xe90590, C4<1>, C4<1>;
L_0xe90740 .functor NOT 1, v0xe8a2e0_0, C4<0>, C4<0>, C4<0>;
L_0xe907f0 .functor AND 1, v0xe8a240_0, L_0xe90740, C4<1>, C4<1>;
L_0xe908b0 .functor NOT 1, v0xe8a380_0, C4<0>, C4<0>, C4<0>;
L_0xe90970 .functor AND 1, L_0xe907f0, L_0xe908b0, C4<1>, C4<1>;
L_0xe90a80 .functor AND 1, L_0xe90970, v0xe8a4c0_0, C4<1>, C4<1>;
L_0xe90ba0 .functor OR 1, L_0xe90630, L_0xe90a80, C4<0>, C4<0>;
L_0xe90c60 .functor NOT 1, v0xe8a2e0_0, C4<0>, C4<0>, C4<0>;
L_0xe90d40 .functor AND 1, v0xe8a240_0, L_0xe90c60, C4<1>, C4<1>;
L_0xe90e00 .functor NOT 1, v0xe8a380_0, C4<0>, C4<0>, C4<0>;
L_0xe90cd0 .functor AND 1, L_0xe90d40, L_0xe90e00, C4<1>, C4<1>;
L_0xe90f90 .functor NOT 1, v0xe8a4c0_0, C4<0>, C4<0>, C4<0>;
L_0xe91090 .functor AND 1, L_0xe90cd0, L_0xe90f90, C4<1>, C4<1>;
L_0xe911a0 .functor OR 1, L_0xe90ba0, L_0xe91090, C4<0>, C4<0>;
L_0xe91350 .functor NOT 1, v0xe8a240_0, C4<0>, C4<0>, C4<0>;
L_0xe914d0 .functor AND 1, L_0xe91350, v0xe8a2e0_0, C4<1>, C4<1>;
L_0xe91750 .functor AND 1, L_0xe914d0, v0xe8a380_0, C4<1>, C4<1>;
L_0xe91920 .functor NOT 1, v0xe8a4c0_0, C4<0>, C4<0>, C4<0>;
L_0xe91b60 .functor AND 1, L_0xe91750, L_0xe91920, C4<1>, C4<1>;
L_0xe91c70 .functor OR 1, L_0xe911a0, L_0xe91b60, C4<0>, C4<0>;
L_0xe91e50 .functor NOT 1, v0xe8a240_0, C4<0>, C4<0>, C4<0>;
L_0xe91ec0 .functor AND 1, L_0xe91e50, v0xe8a2e0_0, C4<1>, C4<1>;
L_0xe92060 .functor NOT 1, v0xe8a380_0, C4<0>, C4<0>, C4<0>;
L_0xe920d0 .functor AND 1, L_0xe91ec0, L_0xe92060, C4<1>, C4<1>;
L_0xe922d0 .functor AND 1, L_0xe920d0, v0xe8a4c0_0, C4<1>, C4<1>;
L_0xe92390 .functor OR 1, L_0xe91c70, L_0xe922d0, C4<0>, C4<0>;
L_0xe925a0 .functor NOT 1, v0xe8a240_0, C4<0>, C4<0>, C4<0>;
L_0xe92610 .functor AND 1, L_0xe925a0, v0xe8a2e0_0, C4<1>, C4<1>;
L_0xe927e0 .functor NOT 1, v0xe8a380_0, C4<0>, C4<0>, C4<0>;
L_0xe92850 .functor AND 1, L_0xe92610, L_0xe927e0, C4<1>, C4<1>;
L_0xe92a80 .functor NOT 1, v0xe8a4c0_0, C4<0>, C4<0>, C4<0>;
L_0xe92af0 .functor AND 1, L_0xe92850, L_0xe92a80, C4<1>, C4<1>;
L_0xe92d30 .functor OR 1, L_0xe92390, L_0xe92af0, C4<0>, C4<0>;
L_0xe92e40 .functor NOT 1, v0xe8a240_0, C4<0>, C4<0>, C4<0>;
L_0xe92ff0 .functor NOT 1, v0xe8a2e0_0, C4<0>, C4<0>, C4<0>;
L_0xe93060 .functor AND 1, L_0xe92e40, L_0xe92ff0, C4<1>, C4<1>;
L_0xe932c0 .functor AND 1, L_0xe93060, v0xe8a380_0, C4<1>, C4<1>;
L_0xe93380 .functor AND 1, L_0xe932c0, v0xe8a4c0_0, C4<1>, C4<1>;
L_0xe935a0 .functor OR 1, L_0xe92d30, L_0xe93380, C4<0>, C4<0>;
L_0xe936b0 .functor NOT 1, v0xe8a240_0, C4<0>, C4<0>, C4<0>;
L_0xe93890 .functor NOT 1, v0xe8a2e0_0, C4<0>, C4<0>, C4<0>;
L_0xe93900 .functor AND 1, L_0xe936b0, L_0xe93890, C4<1>, C4<1>;
L_0xe93b90 .functor AND 1, L_0xe93900, v0xe8a380_0, C4<1>, C4<1>;
L_0xe93c50 .functor NOT 1, v0xe8a4c0_0, C4<0>, C4<0>, C4<0>;
L_0xe93e50 .functor AND 1, L_0xe93b90, L_0xe93c50, C4<1>, C4<1>;
L_0xe93f60 .functor OR 1, L_0xe935a0, L_0xe93e50, C4<0>, C4<0>;
L_0xe94210 .functor NOT 1, v0xe8a240_0, C4<0>, C4<0>, C4<0>;
L_0xe94280 .functor NOT 1, v0xe8a2e0_0, C4<0>, C4<0>, C4<0>;
L_0xe944a0 .functor AND 1, L_0xe94210, L_0xe94280, C4<1>, C4<1>;
L_0xe945b0 .functor NOT 1, v0xe8a380_0, C4<0>, C4<0>, C4<0>;
L_0xe947e0 .functor AND 1, L_0xe944a0, L_0xe945b0, C4<1>, C4<1>;
L_0xe948f0 .functor NOT 1, v0xe8a4c0_0, C4<0>, C4<0>, C4<0>;
L_0xe94b30 .functor AND 1, L_0xe947e0, L_0xe948f0, C4<1>, C4<1>;
L_0xe94c40 .functor OR 1, L_0xe93f60, L_0xe94b30, C4<0>, C4<0>;
L_0xe94f30 .functor AND 1, v0xe8a240_0, v0xe8a2e0_0, C4<1>, C4<1>;
L_0xe94fa0 .functor AND 1, L_0xe94f30, v0xe8a380_0, C4<1>, C4<1>;
L_0xe95250 .functor AND 1, L_0xe94fa0, v0xe8a4c0_0, C4<1>, C4<1>;
L_0xe95310 .functor OR 1, L_0xe94c40, L_0xe95250, C4<0>, C4<0>;
L_0xe95620 .functor AND 1, v0xe8a240_0, v0xe8a2e0_0, C4<1>, C4<1>;
L_0xe95690 .functor NOT 1, v0xe8a380_0, C4<0>, C4<0>, C4<0>;
L_0xe95910 .functor AND 1, L_0xe95620, L_0xe95690, C4<1>, C4<1>;
L_0xe95a20 .functor NOT 1, v0xe8a4c0_0, C4<0>, C4<0>, C4<0>;
L_0xe95cb0 .functor AND 1, L_0xe95910, L_0xe95a20, C4<1>, C4<1>;
L_0xe95dc0 .functor OR 1, L_0xe95310, L_0xe95cb0, C4<0>, C4<0>;
v0xe8aaa0_0 .net *"_ivl_0", 0 0, L_0xe903d0;  1 drivers
v0xe8ab80_0 .net *"_ivl_10", 0 0, L_0xe90740;  1 drivers
v0xe8ac60_0 .net *"_ivl_100", 0 0, L_0xe94210;  1 drivers
v0xe8ad50_0 .net *"_ivl_102", 0 0, L_0xe94280;  1 drivers
v0xe8ae30_0 .net *"_ivl_104", 0 0, L_0xe944a0;  1 drivers
v0xe8af60_0 .net *"_ivl_106", 0 0, L_0xe945b0;  1 drivers
v0xe8b040_0 .net *"_ivl_108", 0 0, L_0xe947e0;  1 drivers
v0xe8b120_0 .net *"_ivl_110", 0 0, L_0xe948f0;  1 drivers
v0xe8b200_0 .net *"_ivl_112", 0 0, L_0xe94b30;  1 drivers
v0xe8b2e0_0 .net *"_ivl_114", 0 0, L_0xe94c40;  1 drivers
v0xe8b3c0_0 .net *"_ivl_116", 0 0, L_0xe94f30;  1 drivers
v0xe8b4a0_0 .net *"_ivl_118", 0 0, L_0xe94fa0;  1 drivers
v0xe8b580_0 .net *"_ivl_12", 0 0, L_0xe907f0;  1 drivers
v0xe8b660_0 .net *"_ivl_120", 0 0, L_0xe95250;  1 drivers
v0xe8b740_0 .net *"_ivl_122", 0 0, L_0xe95310;  1 drivers
v0xe8b820_0 .net *"_ivl_124", 0 0, L_0xe95620;  1 drivers
v0xe8b900_0 .net *"_ivl_126", 0 0, L_0xe95690;  1 drivers
v0xe8b9e0_0 .net *"_ivl_128", 0 0, L_0xe95910;  1 drivers
v0xe8bac0_0 .net *"_ivl_130", 0 0, L_0xe95a20;  1 drivers
v0xe8bba0_0 .net *"_ivl_132", 0 0, L_0xe95cb0;  1 drivers
v0xe8bc80_0 .net *"_ivl_14", 0 0, L_0xe908b0;  1 drivers
v0xe8bd60_0 .net *"_ivl_16", 0 0, L_0xe90970;  1 drivers
v0xe8be40_0 .net *"_ivl_18", 0 0, L_0xe90a80;  1 drivers
v0xe8bf20_0 .net *"_ivl_2", 0 0, L_0xe90440;  1 drivers
v0xe8c000_0 .net *"_ivl_20", 0 0, L_0xe90ba0;  1 drivers
v0xe8c0e0_0 .net *"_ivl_22", 0 0, L_0xe90c60;  1 drivers
v0xe8c1c0_0 .net *"_ivl_24", 0 0, L_0xe90d40;  1 drivers
v0xe8c2a0_0 .net *"_ivl_26", 0 0, L_0xe90e00;  1 drivers
v0xe8c380_0 .net *"_ivl_28", 0 0, L_0xe90cd0;  1 drivers
v0xe8c460_0 .net *"_ivl_30", 0 0, L_0xe90f90;  1 drivers
v0xe8c540_0 .net *"_ivl_32", 0 0, L_0xe91090;  1 drivers
v0xe8c620_0 .net *"_ivl_34", 0 0, L_0xe911a0;  1 drivers
v0xe8c700_0 .net *"_ivl_36", 0 0, L_0xe91350;  1 drivers
v0xe8c9f0_0 .net *"_ivl_38", 0 0, L_0xe914d0;  1 drivers
v0xe8cad0_0 .net *"_ivl_4", 0 0, L_0xe904d0;  1 drivers
v0xe8cbb0_0 .net *"_ivl_40", 0 0, L_0xe91750;  1 drivers
v0xe8cc90_0 .net *"_ivl_42", 0 0, L_0xe91920;  1 drivers
v0xe8cd70_0 .net *"_ivl_44", 0 0, L_0xe91b60;  1 drivers
v0xe8ce50_0 .net *"_ivl_46", 0 0, L_0xe91c70;  1 drivers
v0xe8cf30_0 .net *"_ivl_48", 0 0, L_0xe91e50;  1 drivers
v0xe8d010_0 .net *"_ivl_50", 0 0, L_0xe91ec0;  1 drivers
v0xe8d0f0_0 .net *"_ivl_52", 0 0, L_0xe92060;  1 drivers
v0xe8d1d0_0 .net *"_ivl_54", 0 0, L_0xe920d0;  1 drivers
v0xe8d2b0_0 .net *"_ivl_56", 0 0, L_0xe922d0;  1 drivers
v0xe8d390_0 .net *"_ivl_58", 0 0, L_0xe92390;  1 drivers
v0xe8d470_0 .net *"_ivl_6", 0 0, L_0xe90590;  1 drivers
v0xe8d550_0 .net *"_ivl_60", 0 0, L_0xe925a0;  1 drivers
v0xe8d630_0 .net *"_ivl_62", 0 0, L_0xe92610;  1 drivers
v0xe8d710_0 .net *"_ivl_64", 0 0, L_0xe927e0;  1 drivers
v0xe8d7f0_0 .net *"_ivl_66", 0 0, L_0xe92850;  1 drivers
v0xe8d8d0_0 .net *"_ivl_68", 0 0, L_0xe92a80;  1 drivers
v0xe8d9b0_0 .net *"_ivl_70", 0 0, L_0xe92af0;  1 drivers
v0xe8da90_0 .net *"_ivl_72", 0 0, L_0xe92d30;  1 drivers
v0xe8db70_0 .net *"_ivl_74", 0 0, L_0xe92e40;  1 drivers
v0xe8dc50_0 .net *"_ivl_76", 0 0, L_0xe92ff0;  1 drivers
v0xe8dd30_0 .net *"_ivl_78", 0 0, L_0xe93060;  1 drivers
v0xe8de10_0 .net *"_ivl_8", 0 0, L_0xe90630;  1 drivers
v0xe8def0_0 .net *"_ivl_80", 0 0, L_0xe932c0;  1 drivers
v0xe8dfd0_0 .net *"_ivl_82", 0 0, L_0xe93380;  1 drivers
v0xe8e0b0_0 .net *"_ivl_84", 0 0, L_0xe935a0;  1 drivers
v0xe8e190_0 .net *"_ivl_86", 0 0, L_0xe936b0;  1 drivers
v0xe8e270_0 .net *"_ivl_88", 0 0, L_0xe93890;  1 drivers
v0xe8e350_0 .net *"_ivl_90", 0 0, L_0xe93900;  1 drivers
v0xe8e430_0 .net *"_ivl_92", 0 0, L_0xe93b90;  1 drivers
v0xe8e510_0 .net *"_ivl_94", 0 0, L_0xe93c50;  1 drivers
v0xe8ea00_0 .net *"_ivl_96", 0 0, L_0xe93e50;  1 drivers
v0xe8eae0_0 .net *"_ivl_98", 0 0, L_0xe93f60;  1 drivers
v0xe8ebc0_0 .net "a", 0 0, v0xe8a240_0;  alias, 1 drivers
v0xe8ec60_0 .net "b", 0 0, v0xe8a2e0_0;  alias, 1 drivers
v0xe8ed50_0 .net "c", 0 0, v0xe8a380_0;  alias, 1 drivers
v0xe8ee40_0 .net "d", 0 0, v0xe8a4c0_0;  alias, 1 drivers
v0xe8ef30_0 .net "q", 0 0, L_0xe95dc0;  alias, 1 drivers
S_0xe8f090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xe53ff0;
 .timescale -12 -12;
E_0xe4eb60 .event anyedge, v0xe8fd40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe8fd40_0;
    %nor/r;
    %assign/vec4 v0xe8fd40_0, 0;
    %wait E_0xe4eb60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe899f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8a4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8a380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8a2e0_0, 0;
    %assign/vec4 v0xe8a240_0, 0;
    %wait E_0xe379f0;
    %wait E_0xe4f010;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8a4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8a380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8a2e0_0, 0;
    %assign/vec4 v0xe8a240_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe4edc0;
    %load/vec4 v0xe8a240_0;
    %load/vec4 v0xe8a2e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xe8a380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xe8a4c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe8a4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8a380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8a2e0_0, 0;
    %assign/vec4 v0xe8a240_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe8a040;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe4edc0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xe8a4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8a380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe8a2e0_0, 0;
    %assign/vec4 v0xe8a240_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe53ff0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe8fa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe8fd40_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xe53ff0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xe8fa20_0;
    %inv;
    %store/vec4 v0xe8fa20_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xe53ff0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe8a420_0, v0xe8fea0_0, v0xe8f840_0, v0xe8f8e0_0, v0xe8f980_0, v0xe8fac0_0, v0xe8fc00_0, v0xe8fb60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xe53ff0;
T_7 ;
    %load/vec4 v0xe8fca0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xe8fca0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe8fca0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xe8fca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe8fca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe8fca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe8fca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xe53ff0;
T_8 ;
    %wait E_0xe4edc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe8fca0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe8fca0_0, 4, 32;
    %load/vec4 v0xe8fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xe8fca0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe8fca0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe8fca0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe8fca0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xe8fc00_0;
    %load/vec4 v0xe8fc00_0;
    %load/vec4 v0xe8fb60_0;
    %xor;
    %load/vec4 v0xe8fc00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xe8fca0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe8fca0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xe8fca0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe8fca0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/circuit2/iter0/response12/top_module.sv";
