============================================================
   Tang Dynasty, V6.0.122666
   Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/UserApp/TD_6.0.2/bin/td.exe
   Built at =   09:21:25 Jun  5 2024
   Run by =     Administrator
   Run Date =   Thu Oct 24 10:06:27 2024

   Run on =     XSZ-20240623MQG
============================================================
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(84)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(93)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open25', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'idelay_clk', assumed default net type 'wire' in ../eth_src/eth_top.v(52)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(84)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(93)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open25', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'idelay_clk', assumed default net type 'wire' in ../eth_src/eth_top.v(52)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1002 : start command "save_best_bits"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
RUN-1001 : reset_run syn_1 phy_1.
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(84)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(93)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open25', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'idelay_clk', assumed default net type 'wire' in ../eth_src/eth_top.v(52)
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1002 : start command "save_best_bits"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/SOFT_FIFO/Comp_inst.v
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ChipWatcher_4524b2acec17.sv
HDL-1007 : analyze verilog file al_ip/CHIP_WATHER/ILA/ILA.sv
HDL-1007 : analyze verilog file al_ip/pll/Comp_inst.v
HDL-1007 : undeclared symbol 'Comp_inst_open0', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(84)
HDL-1007 : undeclared symbol 'Comp_inst_open1', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(93)
HDL-1007 : undeclared symbol 'Comp_inst_open2', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(94)
HDL-1007 : undeclared symbol 'Comp_inst_open10', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open9', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open8', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open7', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open6', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open5', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open4', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open3', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(95)
HDL-1007 : undeclared symbol 'Comp_inst_open24', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open22', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open20', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open18', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open16', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open14', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open12', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(97)
HDL-1007 : undeclared symbol 'Comp_inst_open25', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open23', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open21', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open19', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open17', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open15', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open13', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : undeclared symbol 'Comp_inst_open11', assumed default net type 'wire' in al_ip/pll/Comp_inst.v(98)
HDL-1007 : analyze verilog file ../eth_src/crc32_d8.v
HDL-1007 : analyze verilog file ../eth_src/eth.tx.v
HDL-1007 : analyze verilog file ../eth_src/eth.v
HDL-1007 : analyze verilog file ../eth_src/eth_ctrl.v
HDL-1007 : analyze verilog file ../eth_src/eth_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_rx.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_to_gmii.v
HDL-1007 : analyze verilog file ../eth_src/rgmii_tx.v
HDL-1007 : analyze verilog file ../eth_src/eth_top.v
HDL-1007 : undeclared symbol 'idelay_clk', assumed default net type 'wire' in ../eth_src/eth_top.v(52)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "save_best_bits"
RUN-1001 : The implemented result of phy_1 is saved as best result.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Desktop/anlogic/verimaker/ETHERENT_NEW/prj/eth_test_Runs/phy_1/eth_test_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.0.122666.
RUN-1001 : Database version number 46203.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
PHY-1001 : End build routing graph; 3.074802s wall, 13.328125s user + 0.156250s system = 13.484375s CPU (438.5%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.0.122666 , DB_VERSION=46203
RUN-1003 : finish command "import_db D:/Desktop/anlogic/verimaker/ETHERENT_NEW/prj/eth_test_Runs/phy_1/eth_test_pr.db" in  3.285029s wall, 13.359375s user + 0.171875s system = 13.531250s CPU (411.9%)

RUN-1004 : used memory is 2092 MB, reserved memory is 2217 MB, peak memory is 2106 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 4111, tnet num: 1174, tinst num: 659, tnode num: 5022, tedge num: 5313.
TMR-2508 : Levelizing timing graph completed, there are 14 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2504 : Update delay of 1174 nets completely.
TMR-1033 : GPLL u_Comp_inst/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]} ] -to [ get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]} ] -datapath_only  1.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]} ] -to [ get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]} ].
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]} ] -to [ get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]} ] -datapath_only  1.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]} ] -to [ get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]} ].
TMR-6524 WARNING: Fails to find any valid -to targets, for constraint(s):  set_max_delay -from [ get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*} ] -to [ get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*} ] -datapath_only  1.
TMR-6524 WARNING: Fails to find any valid -to targets, for constraint(s):  set_false_path -hold -from [ get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*} ] -to [ get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*} ].
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*} ] -to [ get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*} ] -datapath_only  1.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*} ] -to [ get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*} ].
TMR-6524 WARNING: Fails to find any valid -to targets, for constraint(s):  set_max_delay -from [ get_regs {debug_hub_top/U_tap/rst*} ] -to [ get_regs {debug_hub_top/slave_*_rst_sync*} ] -datapath_only  1.
TMR-6524 WARNING: Fails to find any valid -to targets, for constraint(s):  set_false_path -hold -from [ get_regs {debug_hub_top/U_tap/rst*} ] -to [ get_regs {debug_hub_top/slave_*_rst_sync*} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1002 : start command "download -bit eth_test_Runs\best_result\eth_test.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: PH1A90
RUN-1003 : finish command "download -bit eth_test_Runs\best_result\eth_test.bit -mode jtag -spd 7 -sec 64 -cable 0" in  35.146190s wall, 0.203125s user + 0.078125s system = 0.281250s CPU (0.8%)

RUN-1004 : used memory is 2175 MB, reserved memory is 2299 MB, peak memory is 2250 MB
GUI-1001 : Downloading succeeded!
