

================================================================
== Vitis HLS Report for 'plus_minus_25_2_8_0_25_2_8_0_s'
================================================================
* Date:           Tue Mar 28 11:40:40 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        add
* Solution:       add_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  33.828 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |r_v_v_set_fu_107       |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_1_set_fu_116     |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_2_set_fu_125     |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_3_set_fu_134     |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_4_set_fu_143     |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_5_set_fu_152     |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_6_set_fu_161     |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_7_set_fu_170     |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_8_set_fu_179     |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_9_set_fu_188     |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_10_set_fu_197    |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_11_set_fu_206    |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_12_set_fu_215    |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_13_set_fu_224    |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |r_v_v_14_set_fu_233    |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_set_fu_242         |set         |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_adjust_9_s_fu_252  |adjust_9_s  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1205|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     152|   2319|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     43|    -|
|Register         |        -|    -|     166|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     318|   3567|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+----+-----+------+-----+
    |        Instance       |   Module   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------+------------+---------+----+-----+------+-----+
    |grp_adjust_9_s_fu_252  |adjust_9_s  |        0|   0|  152|  1295|    0|
    |r_v_v_set_fu_107       |set         |        0|   0|    0|    64|    0|
    |r_v_v_1_set_fu_116     |set         |        0|   0|    0|    64|    0|
    |r_v_v_2_set_fu_125     |set         |        0|   0|    0|    64|    0|
    |r_v_v_3_set_fu_134     |set         |        0|   0|    0|    64|    0|
    |r_v_v_4_set_fu_143     |set         |        0|   0|    0|    64|    0|
    |r_v_v_5_set_fu_152     |set         |        0|   0|    0|    64|    0|
    |r_v_v_6_set_fu_161     |set         |        0|   0|    0|    64|    0|
    |r_v_v_7_set_fu_170     |set         |        0|   0|    0|    64|    0|
    |r_v_v_8_set_fu_179     |set         |        0|   0|    0|    64|    0|
    |r_v_v_9_set_fu_188     |set         |        0|   0|    0|    64|    0|
    |r_v_v_10_set_fu_197    |set         |        0|   0|    0|    64|    0|
    |r_v_v_11_set_fu_206    |set         |        0|   0|    0|    64|    0|
    |r_v_v_12_set_fu_215    |set         |        0|   0|    0|    64|    0|
    |r_v_v_13_set_fu_224    |set         |        0|   0|    0|    64|    0|
    |r_v_v_14_set_fu_233    |set         |        0|   0|    0|    64|    0|
    |grp_set_fu_242         |set         |        0|   0|    0|    64|    0|
    +-----------------------+------------+---------+----+-----+------+-----+
    |Total                  |            |        0|   0|  152|  2319|    0|
    +-----------------------+------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |add_ln1309_1_fu_430_p2       |         +|   0|  0|   14|           9|           2|
    |add_ln1309_2_fu_936_p2       |         +|   0|  0|   13|          10|           1|
    |add_ln1309_fu_288_p2         |         +|   0|  0|   14|           9|           2|
    |add_ln1389_1_fu_511_p2       |         +|   0|  0|   10|           2|           2|
    |add_ln1389_fu_369_p2         |         +|   0|  0|   10|           2|           2|
    |add_ln609_fu_874_p2          |         +|   0|  0|   33|          26|          26|
    |l_1_fu_466_p2                |         +|   0|  0|   40|          33|           3|
    |l_fu_324_p2                  |         +|   0|  0|   40|          33|           3|
    |r_v_v_2_set_fu_125_value_r   |         +|   0|  0|   39|          32|           3|
    |r_v_v_8_set_fu_179_value_r   |         +|   0|  0|   39|          32|           3|
    |e_dif_fu_562_p2              |         -|   0|  0|   39|          32|          32|
    |sub_i_i_i_i_i507_fu_780_p2   |         -|   0|  0|   14|           7|           6|
    |sub_ln1845_fu_642_p2         |         -|   0|  0|   39|           1|          32|
    |sub_ln657_fu_582_p2          |         -|   0|  0|   39|           1|          32|
    |and_ln1796_fu_694_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln1817_fu_844_p2         |       and|   0|  0|    2|           1|           1|
    |icmp_ln1795_fu_670_p2        |      icmp|   0|  0|   16|          26|           1|
    |icmp_ln1796_1_fu_682_p2      |      icmp|   0|  0|    9|           5|           1|
    |icmp_ln1796_fu_636_p2        |      icmp|   0|  0|    9|           5|           1|
    |icmp_ln1815_fu_744_p2        |      icmp|   0|  0|   16|          26|           1|
    |icmp_ln681_fu_898_p2         |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln682_fu_926_p2         |      icmp|   0|  0|   18|          32|           1|
    |retval_1_fu_556_p2           |      icmp|   0|  0|   18|          32|           1|
    |retval_fu_550_p2             |      icmp|   0|  0|   18|          32|           1|
    |lshr_ln1820_fu_790_p2        |      lshr|   0|  0|  100|          32|          32|
    |ishift_1_fu_750_p2           |        or|   0|  0|    2|           1|           1|
    |ishift_fu_676_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln1817_fu_832_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln1820_fu_810_p2          |        or|   0|  0|   26|          26|          26|
    |or_ln657_fu_576_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln682_fu_920_p2           |        or|   0|  0|   32|          32|          32|
    |e_dif_1_fu_596_p3            |    select|   0|  0|   32|           1|           1|
    |op_sl_fu_608_p3              |    select|   0|  0|   26|           1|          26|
    |r_v_v_13_set_fu_224_value_r  |    select|   0|  0|    2|           1|           2|
    |r_v_v_14_set_fu_233_value_r  |    select|   0|  0|   32|           1|          32|
    |r_v_v_1_set_fu_116_value_r   |    select|   0|  0|    2|           1|           2|
    |r_v_v_7_set_fu_170_value_r   |    select|   0|  0|    2|           1|           2|
    |select_ln1389_1_fu_503_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln1389_fu_361_p3      |    select|   0|  0|    2|           1|           2|
    |select_ln1796_fu_718_p3      |    select|   0|  0|   26|           1|          26|
    |select_ln1807_fu_710_p3      |    select|   0|  0|   26|           1|           1|
    |select_ln1816_1_fu_772_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln1816_fu_764_p3      |    select|   0|  0|    2|           1|           2|
    |select_ln1828_fu_816_p3      |    select|   0|  0|   26|           1|          26|
    |select_ln1835_fu_824_p3      |    select|   0|  0|   26|           1|          26|
    |select_ln609_fu_850_p3       |    select|   0|  0|   26|           1|          26|
    |select_ln657_fu_588_p3       |    select|   0|  0|   32|           1|          32|
    |select_ln665_fu_858_p3       |    select|   0|  0|   26|           1|          26|
    |select_ln666_fu_866_p3       |    select|   0|  0|   26|           1|          26|
    |select_ln678_1_fu_487_p3     |    select|   0|  0|    2|           1|           2|
    |select_ln678_2_fu_985_p3     |    select|   0|  0|    2|           1|           2|
    |select_ln678_fu_345_p3       |    select|   0|  0|    2|           1|           2|
    |select_ln681_1_fu_904_p3     |    select|   0|  0|    9|           1|           9|
    |select_ln681_2_fu_912_p3     |    select|   0|  0|    9|           1|           9|
    |select_ln681_fu_890_p3       |    select|   0|  0|    9|           1|           9|
    |shl_ln1799_fu_704_p2         |       shl|   0|  0|   75|          26|          26|
    |shl_ln1820_fu_800_p2         |       shl|   0|  0|  100|          32|          32|
    |xor_ln1796_fu_688_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln1817_fu_838_p2         |       xor|   0|  0|    2|           1|           2|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0| 1205|         599|         641|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  20|          4|    1|          4|
    |ap_return               |   9|          2|   64|        128|
    |grp_set_fu_242_value_r  |  14|          3|   32|         96|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  43|          9|   97|        228|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_return_preg                      |  64|   0|   96|         32|
    |grp_adjust_9_s_fu_252_ap_start_reg  |   1|   0|    1|          0|
    |phi_ln609_reg_98                    |  64|   0|   64|          0|
    |trunc_ln1168_reg_1025               |   9|   0|    9|          0|
    |trunc_ln609_4_reg_1017              |  25|   0|   25|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 166|   0|  198|         32|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  plus_minus<25, 2, 8, 0, 25, 2, 8, 0>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  plus_minus<25, 2, 8, 0, 25, 2, 8, 0>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  plus_minus<25, 2, 8, 0, 25, 2, 8, 0>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  plus_minus<25, 2, 8, 0, 25, 2, 8, 0>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  plus_minus<25, 2, 8, 0, 25, 2, 8, 0>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  plus_minus<25, 2, 8, 0, 25, 2, 8, 0>|  return value|
|ap_return  |  out|   96|  ap_ctrl_hs|  plus_minus<25, 2, 8, 0, 25, 2, 8, 0>|  return value|
|p_read     |   in|   72|     ap_none|                                p_read|        scalar|
|p_read1    |   in|   72|     ap_none|                               p_read1|        scalar|
+-----------+-----+-----+------------+--------------------------------------+--------------+

