// Seed: 1716773588
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    id_4 = id_5;
  end
  wire id_6;
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1,
    output logic id_2,
    output tri id_3,
    output tri id_4,
    output logic id_5,
    input tri0 id_6,
    input tri1 id_7,
    input uwire id_8,
    input wire id_9,
    input supply1 id_10,
    output logic id_11,
    input supply1 id_12,
    output supply0 id_13,
    input supply0 id_14,
    input wor id_15,
    input wire id_16,
    output supply1 id_17
);
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
  always @(id_0) begin : LABEL_0
    id_11 <= 1'b0;
    id_2  <= id_0;
    id_5 = #1 1'b0;
  end
endmodule
