# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstTests/processorCoreInstTests.mdo}
# Loading project processorCoreInstTests
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:28 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source" -work work C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v 
# -- Compiling module registerSequencer
# 
# Top level modules:
# 	registerSequencer
# End time: 20:04:29 on Nov 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:29 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source" -work work C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v 
# -- Compiling module opxMultiplexer
# 
# Top level modules:
# 	opxMultiplexer
# End time: 20:04:29 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:29 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v 
# -- Compiling module generalGroupDecoder
# 
# Top level modules:
# 	generalGroupDecoder
# End time: 20:04:29 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:29 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v 
# -- Compiling module jumpGroupDecoder
# 
# Top level modules:
# 	jumpGroupDecoder
# End time: 20:04:29 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:29 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v 
# -- Compiling module loadStoreGroupDecoder
# 
# Top level modules:
# 	loadStoreGroupDecoder
# End time: 20:04:29 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:29 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v 
# -- Compiling module aluGroupDecoder
# 
# Top level modules:
# 	aluGroupDecoder
# End time: 20:04:29 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:29 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source" -work work C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v 
# -- Compiling module interruptStateMachine
# 
# Top level modules:
# 	interruptStateMachine
# End time: 20:04:29 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:29 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source" -work work C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 20:04:29 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:29 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/busController/source" -work work C:/Users/Duncan/git/ForthCPU/busController/source/busController.v 
# -- Compiling module busController
# 
# Top level modules:
# 	busController
# End time: 20:04:29 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:29 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 20:04:29 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:29 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 20:04:30 on Nov 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:30 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v 
# -- Compiling module ccRegisters
# 
# Top level modules:
# 	ccRegisters
# End time: 20:04:30 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:30 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v 
# -- Compiling module aluBMux
# 
# Top level modules:
# 	aluBMux
# End time: 20:04:30 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:30 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v 
# -- Compiling module aluAMux
# 
# Top level modules:
# 	aluAMux
# End time: 20:04:30 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:30 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:04:30 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:30 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v 
# -- Compiling module fullALU
# 
# Top level modules:
# 	fullALU
# End time: 20:04:30 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:30 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v 
# -- Compiling module instructionPhaseDecoder
# 
# Top level modules:
# 	instructionPhaseDecoder
# End time: 20:04:30 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:30 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source" -work work C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v 
# -- Compiling module core
# 
# Top level modules:
# 	core
# End time: 20:04:30 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:30 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/constants.v 
# End time: 20:04:30 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:30 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/testSetup.v 
# End time: 20:04:31 on Nov 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:31 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v 
# End time: 20:04:31 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:31 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 20:04:31 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:31 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 20:04:31 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:04:31 on Nov 13,2023
# vlog -reportprogress 300 -sv -mfcu "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/processorCoreInstructionTests.sv 
# -- Compiling module processorCoreInstructionTests
# 
# Top level modules:
# 	processorCoreInstructionTests
# End time: 20:04:31 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l processorCoreInstructionTests 
# Start time: 20:04:31 on Nov 13,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.processorCoreInstructionTests
# Loading ovi_machxo3l.PUR
# Loading ovi_machxo3l.GSR
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading ovi_machxo3l.DP8KC
# Loading ovi_machxo3l.VLO
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# .main_pane.wave.interior.cs.body.pw.wf
#    0 LOAD    [T=   455000] R00, faaf
#    0 DECODE  [T=   555000]
#    0 EXECUTE [T=   655000]
#    0 COMMIT  [T=   755000]
#    1 FETCH   [T=   855000] {0004} :: {c3af} MOVAS 0xaf
#    1 DECODE  [T=   955000]
run 10us
#    1 EXECUTE [T=  1055000]
#    1 COMMIT  [T=  1155000]
#    2 FETCH   [T=  1255000] {0006} :: {5080} ST RA,R0
#    2 DECODE  [T=  1355000]
#    2 EXECUTE  [T=  1455000]
#    2 COMMIT  [T=  1555000]
#    3 FETCH   [T=  1655000] {0008} :: {c2fa} MOVAI 0xfa
#    3 DECODE  [T=  1755000]
#    3 EXECUTE [T=  1855000]
#    3 COMMIT  [T=  1955000]
#    4 FETCH   [T=  2055000] {000a} :: {5080} ST RA,R0
#    4 DECODE  [T=  2155000]
#    4 EXECUTE  [T=  2255000]
#    4 COMMIT  [T=  2355000]
#    5 FETCH   [T=  2455000] {000c} :: {c111} MOV R1,0x1
#    5 DECODE  [T=  2555000]
#    5 EXECUTE [T=  2655000]
#    5 COMMIT  [T=  2755000]
#    6 FETCH   [T=  2855000] {000e} :: {c123} MOV R2,0x3
#    6 DECODE  [T=  2955000]
#    6 EXECUTE [T=  3055000]
#    6 COMMIT  [T=  3155000]
#    7 FETCH   [T=  3255000] {0010} :: {c135} MOV R3,0x5
#    7 DECODE  [T=  3355000]
#    7 EXECUTE [T=  3455000]
#    7 COMMIT  [T=  3555000]
#    8 FETCH   [T=  3655000] {0012} :: {c147} MOV R4,0x7
#    8 DECODE  [T=  3755000]
#    8 EXECUTE [T=  3855000]
#    8 COMMIT  [T=  3955000]
#    9 FETCH   [T=  4055000] {0014} :: {5010} ST R1,R0
#    9 DECODE  [T=  4155000]
#    9 EXECUTE  [T=  4255000]
#    9 COMMIT  [T=  4355000]
#   10 FETCH   [T=  4455000] {0016} :: {5020} ST R2,R0
#   10 DECODE  [T=  4555000]
#   10 EXECUTE  [T=  4655000]
#   10 COMMIT  [T=  4755000]
#   11 FETCH   [T=  4855000] {0018} :: {5030} ST R3,R0
#   11 DECODE  [T=  4955000]
#   11 EXECUTE  [T=  5055000]
#   11 COMMIT  [T=  5155000]
#   12 FETCH   [T=  5255000] {001a} :: {5040} ST R4,R0
#   12 DECODE  [T=  5355000]
#   12 EXECUTE  [T=  5455000]
#   12 COMMIT  [T=  5555000]
#   13 FETCH   [T=  5655000] {001c} :: {c001} MOV R00,R01
#   13 DECODE  [T=  5755000]
#   13 EXECUTE [T=  5855000]
#   13 COMMIT  [T=  5955000]
#   13 FETCH   [T=  6055000] {001c} :: {4240} POP R4,R0
# [T=6056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000011100 != actual 0000000000011110
#   13 DECODE  [T=  6155000]
#   13 EXECUTE  [T=  6255000]
#   13 COMMIT  [T=  6355000]
# [T=6405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000001
#   14 FETCH   [T=  6455000] {001e} :: {4240} POP R4,R0
# [T=6456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000011110 != actual 0000000000100000
#   14 DECODE  [T=  6555000]
#   14 EXECUTE  [T=  6655000]
#   14 COMMIT  [T=  6755000]
# [T=6805000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010110001 != actual 0000000000000011
#   15 FETCH   [T=  6855000] {0020} :: {4340} POPR R4,R0
# [T=6856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000100000 != actual 0000000000100010
#   15 DECODE  [T=  6955000]
#   15 EXECUTE  [T=  7055000]
#   15 COMMIT  [T=  7155000]
# [T=7205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010110001 != actual 0000000000000011
#   16 FETCH   [T=  7255000] {0022} :: {4340} POPR R4,R0
# [T=7256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000100010 != actual 0000000000100100
#   16 DECODE  [T=  7355000]
#   16 EXECUTE  [T=  7455000]
#   16 COMMIT  [T=  7555000]
# [T=7605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000001
#   17 LOAD    [T=  7655000] R01, 1000
# [T=7656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000100100 != actual 0000000000100110
#   17 DECODE  [T=  7755000]
#   17 EXECUTE [T=  7855000]
#   17 COMMIT  [T=  7955000]
# [T=8005000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00000000000000000000000000100110 != actual 0000000000101000
#   18 FETCH   [T=  8055000] {0028} :: {4851} LD_B R5,R1
# [T=8056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000101000 != actual 0000000000101010
#   18 DECODE  [T=  8155000]
#   18 EXECUTE  [T=  8255000]
#   18 COMMIT  [T=  8355000]
#   19 FETCH   [T=  8455000] {002a} :: {4a61} POP_B R6,R1
# [T=8456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000101010 != actual 0000000000101100
#   19 DECODE  [T=  8555000]
#   19 EXECUTE  [T=  8655000]
#   19 COMMIT  [T=  8755000]
#   20 FETCH   [T=  8855000] {002c} :: {4a61} POP_B R6,R1
# [T=8856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000101100 != actual 0000000000101110
#   20 DECODE  [T=  8955000]
#   20 EXECUTE  [T=  9055000]
#   20 COMMIT  [T=  9155000]
#   21 FETCH   [T=  9255000] {002e} :: {5b61} PUSH_B R6,R1
# [T=9256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000101110 != actual 0000000000110000
#   21 DECODE  [T=  9355000]
#   21 EXECUTE  [T=  9455000]
#   21 COMMIT  [T=  9555000]
#   22 FETCH   [T=  9655000] {0030} :: {5b61} PUSH_B R6,R1
# [T=9656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000110000 != actual 0000000000110010
#   22 DECODE  [T=  9755000]
#   22 EXECUTE  [T=  9855000]
#   22 COMMIT  [T=  9955000]
# A time value could not be extracted from the current line
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.sv was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 22 compiles, 0 failed with no errors.
restart;run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
#    0 LOAD    [T=   455000] R00, faaf
#    0 DECODE  [T=   555000]
#    0 EXECUTE [T=   655000]
#    0 COMMIT  [T=   755000]
#    1 FETCH   [T=   855000] {0004} :: {c3af} MOVAS 0xaf
#    1 DECODE  [T=   955000]
#    1 EXECUTE [T=  1055000]
#    1 COMMIT  [T=  1155000]
#    2 FETCH   [T=  1255000] {0006} :: {5080} ST RA,R0
#    2 DECODE  [T=  1355000]
#    2 EXECUTE  [T=  1455000]
#    2 COMMIT  [T=  1555000]
#    3 FETCH   [T=  1655000] {0008} :: {c2fa} MOVAI 0xfa
#    3 DECODE  [T=  1755000]
#    3 EXECUTE [T=  1855000]
#    3 COMMIT  [T=  1955000]
#    4 FETCH   [T=  2055000] {000a} :: {5080} ST RA,R0
#    4 DECODE  [T=  2155000]
#    4 EXECUTE  [T=  2255000]
#    4 COMMIT  [T=  2355000]
#    5 FETCH   [T=  2455000] {000c} :: {c111} MOV R1,0x1
#    5 DECODE  [T=  2555000]
#    5 EXECUTE [T=  2655000]
#    5 COMMIT  [T=  2755000]
#    6 FETCH   [T=  2855000] {000e} :: {c123} MOV R2,0x3
#    6 DECODE  [T=  2955000]
#    6 EXECUTE [T=  3055000]
#    6 COMMIT  [T=  3155000]
#    7 FETCH   [T=  3255000] {0010} :: {c135} MOV R3,0x5
#    7 DECODE  [T=  3355000]
#    7 EXECUTE [T=  3455000]
#    7 COMMIT  [T=  3555000]
#    8 FETCH   [T=  3655000] {0012} :: {c147} MOV R4,0x7
#    8 DECODE  [T=  3755000]
#    8 EXECUTE [T=  3855000]
#    8 COMMIT  [T=  3955000]
#    9 FETCH   [T=  4055000] {0014} :: {5010} ST R1,R0
#    9 DECODE  [T=  4155000]
#    9 EXECUTE  [T=  4255000]
#    9 COMMIT  [T=  4355000]
#   10 FETCH   [T=  4455000] {0016} :: {5020} ST R2,R0
#   10 DECODE  [T=  4555000]
#   10 EXECUTE  [T=  4655000]
#   10 COMMIT  [T=  4755000]
#   11 FETCH   [T=  4855000] {0018} :: {5030} ST R3,R0
#   11 DECODE  [T=  4955000]
#   11 EXECUTE  [T=  5055000]
#   11 COMMIT  [T=  5155000]
#   12 FETCH   [T=  5255000] {001a} :: {5040} ST R4,R0
#   12 DECODE  [T=  5355000]
#   12 EXECUTE  [T=  5455000]
#   12 COMMIT  [T=  5555000]
#   13 FETCH   [T=  5655000] {001c} :: {c001} MOV R0,R1
#   13 DECODE  [T=  5755000]
#   13 EXECUTE [T=  5855000]
#   13 COMMIT  [T=  5955000]
#   13 FETCH   [T=  6055000] {001c} :: {4240} POP R4,R0
# [T=6056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000011100 != actual 0000000000011110
#   13 DECODE  [T=  6155000]
#   13 EXECUTE  [T=  6255000]
#   13 COMMIT  [T=  6355000]
# [T=6405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000001
#   14 FETCH   [T=  6455000] {001e} :: {4240} POP R4,R0
# [T=6456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000011110 != actual 0000000000100000
#   14 DECODE  [T=  6555000]
#   14 EXECUTE  [T=  6655000]
#   14 COMMIT  [T=  6755000]
# [T=6805000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010110001 != actual 0000000000000011
#   15 FETCH   [T=  6855000] {0020} :: {4340} POPR R4,R0
# [T=6856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000100000 != actual 0000000000100010
#   15 DECODE  [T=  6955000]
#   15 EXECUTE  [T=  7055000]
#   15 COMMIT  [T=  7155000]
# [T=7205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010110001 != actual 0000000000000011
#   16 FETCH   [T=  7255000] {0022} :: {4340} POPR R4,R0
# [T=7256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000100010 != actual 0000000000100100
#   16 DECODE  [T=  7355000]
#   16 EXECUTE  [T=  7455000]
#   16 COMMIT  [T=  7555000]
# [T=7605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000001
#   17 LOAD    [T=  7655000] R01, 1000
# [T=7656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000100100 != actual 0000000000100110
#   17 DECODE  [T=  7755000]
#   17 EXECUTE [T=  7855000]
#   17 COMMIT  [T=  7955000]
# [T=8005000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 00000000000000000000000000100110 != actual 0000000000101000
#   18 FETCH   [T=  8055000] {0028} :: {4851} LD_B R5,R1
# [T=8056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000101000 != actual 0000000000101010
#   18 DECODE  [T=  8155000]
#   18 EXECUTE  [T=  8255000]
#   18 COMMIT  [T=  8355000]
#   19 FETCH   [T=  8455000] {002a} :: {4a61} POP_B R6,R1
# [T=8456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000101010 != actual 0000000000101100
#   19 DECODE  [T=  8555000]
#   19 EXECUTE  [T=  8655000]
#   19 COMMIT  [T=  8755000]
#   20 FETCH   [T=  8855000] {002c} :: {4a61} POP_B R6,R1
# [T=8856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000101100 != actual 0000000000101110
#   20 DECODE  [T=  8955000]
#   20 EXECUTE  [T=  9055000]
#   20 COMMIT  [T=  9155000]
#   21 FETCH   [T=  9255000] {002e} :: {5b61} PUSH_B R6,R1
# [T=9256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000101110 != actual 0000000000110000
#   21 DECODE  [T=  9355000]
#   21 EXECUTE  [T=  9455000]
#   21 COMMIT  [T=  9555000]
#   22 FETCH   [T=  9655000] {0030} :: {5b61} PUSH_B R6,R1
# [T=9656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000110000 != actual 0000000000110010
#   22 DECODE  [T=  9755000]
#   22 EXECUTE  [T=  9855000]
#   22 COMMIT  [T=  9955000]
