#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Mar 19 14:11:18 2021
# Process ID: 8797
# Current directory: /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/top.vds
# Journal file: /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/user_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/CAD/Xilinx/2019.2/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:myfunc:1.0'. The one found in IP location '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/user_ip_repo/xilinx_com_hls_myfunc_1_0_1' will take precedence over the same IP in location /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/user_ip_repo/xilinx_com_hls_myfunc_1_0
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1630.043 ; gain = 31.727 ; free physical = 11091 ; free virtual = 13735
Command: synth_design -top top -part xcku15p-ffva1760-2-e -flatten_hierarchy none -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku15p'
INFO: [Common 17-1686] The version limit for your license is '2021.03' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xcku15p-ffva1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9178 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2750.469 ; gain = 42.707 ; free physical = 9890 ; free virtual = 12537
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port reset_n is neither a static name nor a globally static expression [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/legacy_ttc/sources/synth/ttc_codec/hdl/dec/ttc_decoder_core.vhd:69]
WARNING: [Synth 8-1565] actual for formal port cdrlock_in is neither a static name nor a globally static expression [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/legacy_ttc/sources/synth/ttc_codec/hdl/dec/ttc_decoder.vhd:44]
WARNING: [Synth 8-1565] actual for formal port reset_i is neither a static name nor a globally static expression [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/legacy_ttc/sources/synth/ttc_codec/hdl/dec/ttc_decoder.vhd:66]
WARNING: [Synth 8-1565] actual for formal port rst_i is neither a static name nor a globally static expression [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc_cmd.vhd:112]
INFO: [Synth 8-638] synthesizing module 'top' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/utils/firmware/hdl/emp_top.vhd:48]
INFO: [Synth 8-638] synthesizing module 'emp_slim_infra' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/utils/firmware/hdl/usp/emp_slim_infra.vhd:52]
	Parameter OSC_CLK_FREQ bound to: 40.000000 - type: double 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'sys_rst_n_ibuf' to cell 'IBUF' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/utils/firmware/hdl/usp/emp_slim_infra.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clocks_usp_serdes' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks/clocks_usp_serdes.vhd:70]
	Parameter CLK_FR_FREQ bound to: 125.000000 - type: double 
	Parameter CLK_VCO_FREQ bound to: 1000.000000 - type: double 
	Parameter CLK_AUX_FREQ bound to: 40.000000 - type: double 
INFO: [Synth 8-113] binding component instance 'bufgipb' to cell 'BUFG' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks/clocks_usp_serdes.vhd:83]
INFO: [Synth 8-113] binding component instance 'bufgaux' to cell 'BUFG' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks/clocks_usp_serdes.vhd:90]
INFO: [Synth 8-113] binding component instance 'bufg200' to cell 'BUFG' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks/clocks_usp_serdes.vhd:97]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'mmcm' to cell 'MMCME4_BASE' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks/clocks_usp_serdes.vhd:102]
INFO: [Synth 8-638] synthesizing module 'ipbus_clock_div' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:51]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'reset_gen' to cell 'SRL16' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'ipbus_clock_div' (1#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'clocks_usp_serdes' (2#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks/clocks_usp_serdes.vhd:70]
INFO: [Synth 8-638] synthesizing module 'emp_oscclk' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/utils/firmware/hdl/usp/emp_oscclk.vhd:20]
	Parameter OSC_FREQ bound to: 40.000000 - type: double 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ibufds_osc' to cell 'IBUFDS' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/utils/firmware/hdl/usp/emp_oscclk.vhd:29]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 30.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 30 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'mmcm' to cell 'MMCME4_BASE' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/utils/firmware/hdl/usp/emp_oscclk.vhd:40]
INFO: [Synth 8-113] binding component instance 'bufg_40ext' to cell 'BUFG' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/utils/firmware/hdl/usp/emp_oscclk.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'emp_oscclk' (3#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/utils/firmware/hdl/usp/emp_oscclk.vhd:20]
INFO: [Synth 8-638] synthesizing module 'pcie_xdma_axi_usp_if' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_pcie/firmware/hdl/pcie_xdma_axi_usp_if.vhd:40]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'ibufds_sys_clk' to cell 'IBUFDS_GTE4' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_pcie/firmware/hdl/pcie_xdma_axi_usp_if.vhd:132]
WARNING: [Synth 8-5640] Port 'msix_enable' is missing in component declaration [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_pcie/firmware/hdl/pcie_xdma_axi_usp_if.vhd:61]
INFO: [Synth 8-3491] module 'xdma_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/xdma_0_stub.vhdl:5' bound to instance 'xdma' of component 'xdma_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_pcie/firmware/hdl/pcie_xdma_axi_usp_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'xdma_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/xdma_0_stub.vhdl:70]
INFO: [Synth 8-638] synthesizing module 'pcie_int_gen_msix' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_pcie/firmware/hdl/pcie_int_gen_msix.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element clk_count_reg was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_pcie/firmware/hdl/pcie_int_gen_msix.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pcie_int_gen_msix' (4#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_pcie/firmware/hdl/pcie_int_gen_msix.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'pcie_xdma_axi_usp_if' (5#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_pcie/firmware/hdl/pcie_xdma_axi_usp_if.vhd:40]
INFO: [Synth 8-638] synthesizing module 'ipbus_transport_axi_if' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_axi_if.vhd:67]
	Parameter BUFWIDTH bound to: 2 - type: integer 
	Parameter ADDRWIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/axi_bram_ctrl_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl' of component 'axi_bram_ctrl_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_axi_if.vhd:133]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/axi_bram_ctrl_0_stub.vhdl:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_transport_ram_if' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_ram_if.vhd:70]
	Parameter BUFWIDTH bound to: 2 - type: integer 
	Parameter ADDRWIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipbus_transport_multibuffer_if' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_if.vhd:90]
	Parameter BUFWIDTH bound to: 2 - type: integer 
	Parameter ADDRWIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipbus_transport_multibuffer_rx_dpram' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_rx_dpram.vhd:53]
	Parameter ADDRWIDTH bound to: 15 - type: integer 
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM ram_reg
INFO: [Synth 8-256] done synthesizing module 'ipbus_transport_multibuffer_rx_dpram' (6#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_rx_dpram.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ipbus_transport_multibuffer_tx_dpram' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_tx_dpram.vhd:53]
	Parameter ADDRWIDTH bound to: 15 - type: integer 
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM ram_reg
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-256] done synthesizing module 'ipbus_transport_multibuffer_tx_dpram' (7#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_tx_dpram.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ipbus_transport_multibuffer_cdc' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_cdc.vhd:67]
	Parameter N_BUFFERS bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_cdc.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_cdc.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_cdc.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_cdc.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_cdc.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_cdc.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ipbus_transport_multibuffer_cdc' (8#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_cdc.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ipbus_transport_multibuffer_if' (9#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_multibuffer_if.vhd:90]
INFO: [Synth 8-226] default block is never used [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_ram_if.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'ipbus_transport_ram_if' (10#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_ram_if.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ipbus_transport_axi_if' (11#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_transport_axi/firmware/hdl/ipbus_transport_axi_if.vhd:67]
INFO: [Synth 8-638] synthesizing module 'transactor' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:60]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (12#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:57]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (13#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:65]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (14#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor' (15#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'emp_slim_infra' (16#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/utils/firmware/hdl/usp/emp_slim_infra.vhd:52]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
	Parameter NSLV bound to: 5 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-5858] RAM ipb_to_slaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel' (17#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_info' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/info/firmware/hdl/emp_info.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'emp_info' (18#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/info/firmware/hdl/emp_info.vhd:24]
INFO: [Synth 8-638] synthesizing module 'emp_ctrl' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ctrl/firmware/hdl/emp_ctrl.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel__parameterized0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
	Parameter NSLV bound to: 3 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM ipb_to_slaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel__parameterized0' (18#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg_v' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:67]
	Parameter N_CTRL bound to: 1 - type: integer 
	Parameter N_STAT bound to: 1 - type: integer 
	Parameter SWAP_ORDER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg_v' (19#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ipbus_reg_v' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_v.vhd:55]
	Parameter N_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_reg_v' (20#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_v.vhd:55]
INFO: [Synth 8-638] synthesizing module 'board_const_reg' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ctrl/firmware/hdl/usp/board_const_reg_legacy.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'board_const_reg' (21#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ctrl/firmware/hdl/usp/board_const_reg_legacy.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'emp_ctrl' (22#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ctrl/firmware/hdl/emp_ctrl.vhd:34]
INFO: [Synth 8-638] synthesizing module 'emp_ttc' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc.vhd:75]
	Parameter ENABLE_EXTERNAL_INPUT bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel__parameterized1' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
	Parameter NSLV bound to: 6 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-5858] RAM ipb_to_slaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel__parameterized1' (22#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ipbus_syncreg_v' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_syncreg_v.vhd:74]
	Parameter N_CTRL bound to: 2 - type: integer 
	Parameter N_STAT bound to: 4 - type: integer 
	Parameter SWAP_ORDER bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'syncreg_w' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_w.vhd:58]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_w.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_w.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_w.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_w.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_w.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_w.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_w.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_w.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'syncreg_w' (23#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_w.vhd:58]
INFO: [Synth 8-638] synthesizing module 'syncreg_r' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_r.vhd:58]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_r.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_r.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_r.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_r.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_r.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_r.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_r.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "yes" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_r.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'syncreg_r' (24#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/syncreg_r.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'ipbus_syncreg_v' (25#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_syncreg_v.vhd:74]
INFO: [Synth 8-638] synthesizing module 'emp_ttc_clocks' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/usp/emp_ttc_clocks.vhd:48]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 36.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 25.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 36 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'mmcm' to cell 'MMCME4_ADV' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/usp/emp_ttc_clocks.vhd:108]
INFO: [Synth 8-113] binding component instance 'bufg_40' to cell 'BUFG' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/usp/emp_ttc_clocks.vhd:184]
INFO: [Synth 8-113] binding component instance 'bufg_p' to cell 'BUFG' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/usp/emp_ttc_clocks.vhd:199]
INFO: [Synth 8-113] binding component instance 'bufg_aux' to cell 'BUFG' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/usp/emp_ttc_clocks.vhd:217]
INFO: [Synth 8-113] binding component instance 'bufg_aux' to cell 'BUFG' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/usp/emp_ttc_clocks.vhd:217]
INFO: [Synth 8-113] binding component instance 'bufg_aux' to cell 'BUFG' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/usp/emp_ttc_clocks.vhd:217]
INFO: [Synth 8-113] binding component instance 'bufr_160s' to cell 'BUFG' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/usp/emp_ttc_clocks.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'emp_ttc_clocks' (26#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/usp/emp_ttc_clocks.vhd:48]
INFO: [Synth 8-638] synthesizing module 'emp_ttc_cmd' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc_cmd.vhd:49]
	Parameter ENABLE_EXTERNAL_INPUT bound to: 1 - type: bool 
	Parameter LHC_BUNCH_COUNT bound to: 3564 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'buf' to cell 'IBUFDS' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc_cmd.vhd:65]
INFO: [Synth 8-638] synthesizing module 'ttc_decoder' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/legacy_ttc/sources/synth/ttc_codec/hdl/dec/ttc_decoder.vhd:19]
INFO: [Synth 8-638] synthesizing module 'cdr2a_b_clk' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/legacy_ttc/sources/synth/ttc_codec/hdl/dec/cdr2a_b_clk.vhd:97]
	Parameter pll_locked_delay bound to: 200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdr2a_b_clk' (27#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/legacy_ttc/sources/synth/ttc_codec/hdl/dec/cdr2a_b_clk.vhd:97]
INFO: [Synth 8-638] synthesizing module 'ttc_decoder_core' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/legacy_ttc/sources/synth/ttc_codec/hdl/dec/ttc_decoder_core.vhd:40]
INFO: [Synth 8-638] synthesizing module 'serialb_com' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/legacy_ttc/sources/synth/ttc_codec/hdl/dec/serialb_com.vhd:56]
	Parameter include_hamming bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'serialb_com' (28#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/legacy_ttc/sources/synth/ttc_codec/hdl/dec/serialb_com.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element brc_reg was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/legacy_ttc/sources/synth/ttc_codec/hdl/dec/ttc_decoder_core.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element add_reg was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/legacy_ttc/sources/synth/ttc_codec/hdl/dec/ttc_decoder_core.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'ttc_decoder_core' (29#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/legacy_ttc/sources/synth/ttc_codec/hdl/dec/ttc_decoder_core.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ttc_decoder' (30#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/legacy_ttc/sources/synth/ttc_codec/hdl/dec/ttc_decoder.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element ttc_info_reg[adr_strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc_cmd.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element ttc_info_reg[adr_a14] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc_cmd.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element ttc_info_reg[adr_e] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc_cmd.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element ttc_info_reg[adr_s8] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc_cmd.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element ttc_info_reg[adr_d8] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc_cmd.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element ttc_info_reg[clk40_gated] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc_cmd.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element ttc_stat_reg[ready] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc_cmd.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element ttc_stat_reg[err_comm] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc_cmd.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element ttc_stat_reg[div_nrst] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc_cmd.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'emp_ttc_cmd' (31#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc_cmd.vhd:49]
INFO: [Synth 8-638] synthesizing module 'l1a_gen' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/l1a_gen.vhd:31]
INFO: [Synth 8-638] synthesizing module 'ipbus_syncreg_v__parameterized0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_syncreg_v.vhd:74]
	Parameter N_CTRL bound to: 1 - type: integer 
	Parameter N_STAT bound to: 1 - type: integer 
	Parameter SWAP_ORDER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_syncreg_v__parameterized0' (31#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_syncreg_v.vhd:74]
INFO: [Synth 8-638] synthesizing module 'rng_wrapper' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'rng_n1024_r32_t5_k32_s1c48' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:35]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:71]
INFO: [Synth 8-638] synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR' (32#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
INFO: [Synth 8-638] synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR__parameterized0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
	Parameter K bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR__parameterized0' (32#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
INFO: [Synth 8-638] synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR__parameterized1' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
	Parameter K bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR__parameterized1' (32#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
INFO: [Synth 8-638] synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR__parameterized2' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
	Parameter K bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR__parameterized2' (32#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
INFO: [Synth 8-638] synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR__parameterized3' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
	Parameter K bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR__parameterized3' (32#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
INFO: [Synth 8-638] synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR__parameterized4' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
	Parameter K bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR__parameterized4' (32#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
INFO: [Synth 8-638] synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR__parameterized5' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
	Parameter K bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rng_n1024_r32_t5_k32_s1c48_SR__parameterized5' (32#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'rng_n1024_r32_t5_k32_s1c48' (33#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'rng_wrapper' (34#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/rng_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'del_array' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array' (35#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized0' (35#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized1' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 75 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized1' (35#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized2' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 140 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized2' (35#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'l1a_gen' (36#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/l1a_gen.vhd:31]
INFO: [Synth 8-638] synthesizing module 'ttc_ctrs' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/ttc_ctrs.vhd:32]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized3' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized3' (36#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'bunch_ctr' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/bunch_ctr.vhd:60]
	Parameter CLOCK_RATIO bound to: 1 - type: integer 
	Parameter CLK_DIV bound to: 1 - type: integer 
	Parameter CTR_WIDTH bound to: 12 - type: integer 
	Parameter PCTR_WIDTH bound to: 4 - type: integer 
	Parameter OCTR_WIDTH bound to: 32 - type: integer 
	Parameter LHC_BUNCH_COUNT bound to: 3564 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
	Parameter BC0_BX bound to: 3539 - type: integer 
	Parameter LOCK_CTR bound to: 1 - type: bool 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: statements in entity [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/bunch_ctr.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'bunch_ctr' (37#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/bunch_ctr.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'ttc_ctrs' (38#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/ttc_ctrs.vhd:32]
INFO: [Synth 8-638] synthesizing module 'freq_ctr_div' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/freq_ctr_div.vhd:50]
	Parameter N_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'freq_ctr_div' (39#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/freq_ctr_div.vhd:50]
INFO: [Synth 8-638] synthesizing module 'ipbus_freq_ctr' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_freq_ctr.vhd:67]
	Parameter N_CLK bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_freq_ctr.vhd:74]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: statements in entity [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_freq_ctr.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'ipbus_freq_ctr' (40#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_freq_ctr.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ttc_history_new' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/ttc_history_new.vhd:35]
INFO: [Synth 8-638] synthesizing module 'state_history' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/state_history.vhd:46]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel__parameterized2' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
	Parameter NSLV bound to: 2 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM ipb_to_slaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel__parameterized2' (40#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ipbus_ported_sdpram72' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ported_sdpram72.vhd:61]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-226] default block is never used [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ported_sdpram72.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ported_sdpram72' (41#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ported_sdpram72.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'state_history' (42#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/state_history.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ttc_history_new' (43#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/ttc_history_new.vhd:35]
INFO: [Synth 8-638] synthesizing module 'ttc_cmd_ctrs' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/ttc_cmd_ctrs.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ttc_cmd_ctrs' (44#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/ttc_cmd_ctrs.vhd:30]
INFO: [Synth 8-638] synthesizing module 'tmt_sync' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/tmt_sync.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'tmt_sync' (45#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/tmt_sync.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'emp_ttc' (46#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/emp_ttc.vhd:75]
INFO: [Synth 8-638] synthesizing module 'emp_datapath' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_datapath.vhd:56]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel__parameterized3' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
	Parameter NSLV bound to: 4 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-5858] RAM ipb_to_slaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel__parameterized3' (46#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
INFO: [Synth 8-638] synthesizing module 'region_info' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/region_info.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'region_info' (47#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/region_info.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_fabric_sel' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_fabric_sel.vhd:58]
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_fabric_sel' (48#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_fabric_sel.vhd:58]
INFO: [Synth 8-638] synthesizing module 'freq_ctr_div__parameterized0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/freq_ctr_div.vhd:50]
	Parameter N_CLK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'freq_ctr_div__parameterized0' (48#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/freq_ctr_div.vhd:50]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 0 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[phase] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[ad] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[flag] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node' (49#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized4' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized4' (49#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized5' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized5' (49#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'bunch_ctr__parameterized0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/bunch_ctr.vhd:60]
	Parameter CLOCK_RATIO bound to: 6 - type: integer 
	Parameter CLK_DIV bound to: 6 - type: integer 
	Parameter CTR_WIDTH bound to: 12 - type: integer 
	Parameter PCTR_WIDTH bound to: 4 - type: integer 
	Parameter OCTR_WIDTH bound to: 12 - type: integer 
	Parameter LHC_BUNCH_COUNT bound to: 3564 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
	Parameter BC0_BX bound to: 3539 - type: integer 
	Parameter LOCK_CTR bound to: 1 - type: bool 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: statements in entity [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/bunch_ctr.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'bunch_ctr__parameterized0' (49#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/bunch_ctr.vhd:60]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel__parameterized4' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
	Parameter NSLV bound to: 8 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-5858] RAM ipb_to_slaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel__parameterized4' (49#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg_v__parameterized0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:67]
	Parameter N_CTRL bound to: 2 - type: integer 
	Parameter N_STAT bound to: 1 - type: integer 
	Parameter SWAP_ORDER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg_v__parameterized0' (49#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ipbus_ported_dpram72' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ported_dpram72.vhd:60]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ported_dpram72.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ported_dpram72' (50#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ported_dpram72.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer' (51#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized0' (51#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized1' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized1' (51#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized2' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized2' (51#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized3' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized3' (51#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized4' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized4' (51#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized5' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized5' (51#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized6' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized6' (51#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
INFO: [Synth 8-256] done synthesizing module 'emp_region' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 1 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[phase] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[ad] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[flag] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized0' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized6' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized6' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized7' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized7' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized7' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized7' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized8' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized8' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized9' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized9' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized10' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized10' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized11' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized11' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized12' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized12' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized13' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized13' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized14' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized14' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized0' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized1' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[phase] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[ad] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[flag] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized1' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized1' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized8' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized8' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized9' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized9' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized15' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized15' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized16' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized16' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized17' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized17' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized18' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized18' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized19' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized19' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized20' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized20' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized21' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized21' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized22' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized22' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized1' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized2' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 3 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[phase] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[ad] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[flag] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized2' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized2' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized10' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized10' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized11' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized11' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized23' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized23' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized24' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized24' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized25' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized25' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized26' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized26' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized27' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized27' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized28' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized28' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized29' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized29' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized30' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized30' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[0][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized2' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized3' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 4 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[phase] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[ad] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ipbout_d_reg[flag] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized3' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized3' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized12' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized12' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized13' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized13' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized31' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized31' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized32' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized32' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized33' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized33' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized34' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized34' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized35' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized35' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized36' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized36' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized37' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 38 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized37' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized38' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 39 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized38' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[3][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][valid] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][start] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[2][strobe] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
WARNING: [Synth 8-6014] Unused sequential element mgt_d_reg[1][data] was removed.  [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:534]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized3' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized4' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 5 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized4' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized4' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized14' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized14' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized15' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized15' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized39' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized39' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized40' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 41 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized40' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized41' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized41' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized42' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 43 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized42' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized43' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 44 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized43' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized44' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 45 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized44' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized45' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 46 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized45' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized46' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized46' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized4' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized5' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 6 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized5' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized5' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized16' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized16' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized47' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized47' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized48' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized48' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized49' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized49' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized50' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 51 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized50' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized51' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 52 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized51' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized52' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 53 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized52' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized53' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized53' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized54' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 55 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized54' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized5' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized6' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 7 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized6' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized6' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized17' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized17' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized18' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized18' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized55' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 56 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized55' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized56' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 57 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized56' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized57' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 58 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized57' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized58' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 59 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized58' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized59' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized59' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized60' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 61 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized60' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized61' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 62 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized61' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized62' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 63 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized62' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized6' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized7' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 8 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized7' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized7' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized19' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized19' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized20' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized20' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized63' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized63' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized64' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 65 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized64' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized65' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized65' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized66' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 67 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized66' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized67' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized67' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized68' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 69 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized68' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized69' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 70 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized69' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized70' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 71 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized70' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized7' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized8' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 9 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized8' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized8' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized21' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized21' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized22' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized22' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized71' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized71' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized72' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 73 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized72' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized73' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 74 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized73' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized74' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 75 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized74' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized75' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 76 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized75' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized76' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 77 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized76' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized77' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 78 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized77' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized78' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 79 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized78' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized8' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized9' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 10 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized9' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized9' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized23' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized23' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized24' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized24' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized79' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized79' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized80' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 81 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized80' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized81' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 82 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized81' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized82' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 83 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized82' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized83' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 84 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized83' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized84' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 85 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized84' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized85' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 86 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized85' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized86' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 87 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized86' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized9' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized10' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 11 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized10' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized10' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized25' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized25' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized26' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized26' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized87' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 88 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized87' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized88' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 89 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized88' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized89' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 90 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized89' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized90' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 91 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized90' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized91' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 92 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized91' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized92' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 93 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized92' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized93' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 94 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized93' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized94' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 95 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized94' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized10' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized11' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 12 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized11' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized11' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized27' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized27' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized28' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized28' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized95' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized95' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized96' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 97 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized96' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized97' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 98 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized97' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized98' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 99 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized98' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized99' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized99' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized100' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 101 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized100' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized101' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 102 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized101' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized102' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 103 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized102' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized11' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized12' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 13 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized12' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized12' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized29' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized29' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized30' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized30' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized103' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 104 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized103' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized104' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 105 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized104' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized105' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 106 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized105' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized106' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 107 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized106' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized107' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 108 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized107' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized108' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 109 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized108' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized109' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 110 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized109' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized110' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 111 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized110' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized12' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized13' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 14 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized13' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized13' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized31' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized31' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized32' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized32' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized111' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 112 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized111' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized112' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 113 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized112' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized113' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 114 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized113' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized114' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized114' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized115' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 116 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized115' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized116' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 117 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized116' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized117' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 118 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized117' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized118' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 119 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized118' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized13' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized14' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 15 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized14' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized14' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized33' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized33' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized34' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized34' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized119' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 120 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized119' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized120' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 121 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized120' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized121' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 122 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized121' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized122' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 123 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized122' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized123' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 124 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized123' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized124' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized124' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized125' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 126 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized125' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized126' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 127 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized126' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized14' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized15' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 16 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized15' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized15' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized35' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized35' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized36' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized36' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized127' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized127' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized128' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 129 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized128' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized129' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 130 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized129' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized130' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 131 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized130' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized131' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized131' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized132' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 133 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized132' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized133' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 134 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized133' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized134' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 135 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized134' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized15' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_dc_node__parameterized16' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
	Parameter I_SLV bound to: 17 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter PIPELINE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dc_node__parameterized16' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_dc_node.vhd:55]
INFO: [Synth 8-638] synthesizing module 'emp_region__parameterized16' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
	Parameter INDEX bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized37' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized37' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'del_array__parameterized38' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'del_array__parameterized38' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/ipbus-firmware/components/ipbus_util/firmware/hdl/del_array.vhd:53]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized135' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 136 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized135' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized136' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 137 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized136' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized137' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 138 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized137' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized138' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 139 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized138' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized139' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 140 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized139' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized140' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 141 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized140' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized141' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 142 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized141' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'emp_chan_buffer__parameterized142' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
	Parameter INDEX bound to: 143 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'emp_chan_buffer__parameterized142' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_chan_buffer.vhd:47]
WARNING: [Synth 8-5858] RAM mgt_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM d_r_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'emp_region__parameterized16' (52#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_region.vhd:62]
WARNING: [Synth 8-3848] Net ipbr[2][ipb_rdata] in module/entity emp_datapath does not have driver. [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_datapath.vhd:59]
WARNING: [Synth 8-3848] Net ipbr[2][ipb_ack] in module/entity emp_datapath does not have driver. [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_datapath.vhd:59]
WARNING: [Synth 8-3848] Net ipbr[2][ipb_err] in module/entity emp_datapath does not have driver. [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_datapath.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'emp_datapath' (53#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/datapath/firmware/hdl/emp_datapath.vhd:56]
INFO: [Synth 8-638] synthesizing module 'emp_payload' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:63]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
INFO: [Synth 8-3491] module 'myfunc_0' declared at '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/.Xil/Vivado-8797-excession.phy.bris.ac.uk/realtime/myfunc_0_stub.vhdl:5' bound to instance 'plusseven0' of component 'myfunc_0' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:72]
WARNING: [Synth 8-5856] 3D RAM dr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'gen[17].dr_reg[1][2][valid]' into 'gen[17].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[17].dr_reg[1][2][start]' into 'gen[17].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[17].dr_reg[1][2][strobe]' into 'gen[17].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[17].dr_reg[1][1][valid]' into 'gen[17].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[17].dr_reg[1][1][start]' into 'gen[17].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[17].dr_reg[1][1][strobe]' into 'gen[17].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[17].dr_reg[1][0][valid]' into 'gen[17].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[17].dr_reg[1][0][start]' into 'gen[17].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[17].dr_reg[1][0][strobe]' into 'gen[17].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[16].dr_reg[1][2][valid]' into 'gen[16].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[16].dr_reg[1][2][start]' into 'gen[16].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[16].dr_reg[1][2][strobe]' into 'gen[16].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[16].dr_reg[1][1][valid]' into 'gen[16].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[16].dr_reg[1][1][start]' into 'gen[16].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[16].dr_reg[1][1][strobe]' into 'gen[16].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[16].dr_reg[1][0][valid]' into 'gen[16].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[16].dr_reg[1][0][start]' into 'gen[16].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[16].dr_reg[1][0][strobe]' into 'gen[16].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[15].dr_reg[1][2][valid]' into 'gen[15].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[15].dr_reg[1][2][start]' into 'gen[15].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[15].dr_reg[1][2][strobe]' into 'gen[15].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[15].dr_reg[1][1][valid]' into 'gen[15].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[15].dr_reg[1][1][start]' into 'gen[15].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[15].dr_reg[1][1][strobe]' into 'gen[15].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[15].dr_reg[1][0][valid]' into 'gen[15].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[15].dr_reg[1][0][start]' into 'gen[15].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[15].dr_reg[1][0][strobe]' into 'gen[15].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[14].dr_reg[1][2][valid]' into 'gen[14].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[14].dr_reg[1][2][start]' into 'gen[14].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[14].dr_reg[1][2][strobe]' into 'gen[14].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[14].dr_reg[1][1][valid]' into 'gen[14].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[14].dr_reg[1][1][start]' into 'gen[14].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[14].dr_reg[1][1][strobe]' into 'gen[14].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[14].dr_reg[1][0][valid]' into 'gen[14].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[14].dr_reg[1][0][start]' into 'gen[14].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[14].dr_reg[1][0][strobe]' into 'gen[14].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[13].dr_reg[1][2][valid]' into 'gen[13].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[13].dr_reg[1][2][start]' into 'gen[13].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[13].dr_reg[1][2][strobe]' into 'gen[13].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[13].dr_reg[1][1][valid]' into 'gen[13].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[13].dr_reg[1][1][start]' into 'gen[13].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[13].dr_reg[1][1][strobe]' into 'gen[13].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[13].dr_reg[1][0][valid]' into 'gen[13].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[13].dr_reg[1][0][start]' into 'gen[13].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[13].dr_reg[1][0][strobe]' into 'gen[13].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[12].dr_reg[1][2][valid]' into 'gen[12].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[12].dr_reg[1][2][start]' into 'gen[12].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[12].dr_reg[1][2][strobe]' into 'gen[12].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[12].dr_reg[1][1][valid]' into 'gen[12].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[12].dr_reg[1][1][start]' into 'gen[12].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[12].dr_reg[1][1][strobe]' into 'gen[12].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[12].dr_reg[1][0][valid]' into 'gen[12].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[12].dr_reg[1][0][start]' into 'gen[12].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[12].dr_reg[1][0][strobe]' into 'gen[12].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[11].dr_reg[1][2][valid]' into 'gen[11].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[11].dr_reg[1][2][start]' into 'gen[11].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[11].dr_reg[1][2][strobe]' into 'gen[11].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[11].dr_reg[1][1][valid]' into 'gen[11].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[11].dr_reg[1][1][start]' into 'gen[11].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[11].dr_reg[1][1][strobe]' into 'gen[11].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[11].dr_reg[1][0][valid]' into 'gen[11].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[11].dr_reg[1][0][start]' into 'gen[11].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[11].dr_reg[1][0][strobe]' into 'gen[11].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[10].dr_reg[1][2][valid]' into 'gen[10].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[10].dr_reg[1][2][start]' into 'gen[10].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[10].dr_reg[1][2][strobe]' into 'gen[10].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[10].dr_reg[1][1][valid]' into 'gen[10].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[10].dr_reg[1][1][start]' into 'gen[10].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[10].dr_reg[1][1][strobe]' into 'gen[10].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[10].dr_reg[1][0][valid]' into 'gen[10].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[10].dr_reg[1][0][start]' into 'gen[10].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[10].dr_reg[1][0][strobe]' into 'gen[10].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[9].dr_reg[1][2][valid]' into 'gen[9].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[9].dr_reg[1][2][start]' into 'gen[9].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[9].dr_reg[1][2][strobe]' into 'gen[9].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[9].dr_reg[1][1][valid]' into 'gen[9].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[9].dr_reg[1][1][start]' into 'gen[9].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[9].dr_reg[1][1][strobe]' into 'gen[9].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[9].dr_reg[1][0][valid]' into 'gen[9].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[9].dr_reg[1][0][start]' into 'gen[9].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[9].dr_reg[1][0][strobe]' into 'gen[9].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[8].dr_reg[1][2][valid]' into 'gen[8].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[8].dr_reg[1][2][start]' into 'gen[8].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[8].dr_reg[1][2][strobe]' into 'gen[8].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[8].dr_reg[1][1][valid]' into 'gen[8].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[8].dr_reg[1][1][start]' into 'gen[8].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[8].dr_reg[1][1][strobe]' into 'gen[8].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[8].dr_reg[1][0][valid]' into 'gen[8].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[8].dr_reg[1][0][start]' into 'gen[8].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[8].dr_reg[1][0][strobe]' into 'gen[8].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[7].dr_reg[1][2][valid]' into 'gen[7].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[7].dr_reg[1][2][start]' into 'gen[7].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[7].dr_reg[1][2][strobe]' into 'gen[7].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[7].dr_reg[1][1][valid]' into 'gen[7].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[7].dr_reg[1][1][start]' into 'gen[7].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[7].dr_reg[1][1][strobe]' into 'gen[7].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[7].dr_reg[1][0][valid]' into 'gen[7].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[7].dr_reg[1][0][start]' into 'gen[7].dr_reg[1][3][start]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[7].dr_reg[1][0][strobe]' into 'gen[7].dr_reg[1][3][strobe]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Synth 8-4471] merging register 'gen[6].dr_reg[1][2][valid]' into 'gen[6].dr_reg[1][3][valid]' [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:78]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'emp_payload' (54#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/w4-algo-repo/w4-algo/firmware/hdl/emp_payload.vhd:37]
WARNING: [Synth 8-3848] Net evt_ctr in module/entity top does not have driver. [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/utils/firmware/hdl/emp_top.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'top' (55#1) [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/utils/firmware/hdl/emp_top.vhd:48]
WARNING: [Synth 8-3331] design emp_payload has unconnected port clk
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][31]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][30]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][29]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][28]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][27]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][26]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][25]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][24]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][23]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][22]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][21]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][20]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][19]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][18]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][17]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][16]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][15]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][14]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][13]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][12]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][11]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][10]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][9]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][8]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][7]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][6]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][5]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][4]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][3]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][2]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][1]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_addr][0]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][31]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][30]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][29]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][28]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][27]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][26]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][25]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][24]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][23]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][22]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][21]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][20]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][19]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][18]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][17]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][16]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][15]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][14]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][13]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][12]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][11]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][10]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][9]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][8]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][7]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][6]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][5]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][4]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][3]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][2]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][1]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_wdata][0]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_strobe]
WARNING: [Synth 8-3331] design emp_payload has unconnected port ipb_in[ipb_write]
WARNING: [Synth 8-3331] design emp_payload has unconnected port clk_payload[2]
WARNING: [Synth 8-3331] design emp_payload has unconnected port clk_payload[1]
WARNING: [Synth 8-3331] design emp_payload has unconnected port clk_payload[0]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_payload[2]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_payload[1]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_payload[0]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[17]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[16]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[15]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[14]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[13]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[12]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[11]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[10]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[9]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[8]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[7]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[6]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[5]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[4]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[3]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[2]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[1]
WARNING: [Synth 8-3331] design emp_payload has unconnected port rst_loc[0]
WARNING: [Synth 8-3331] design emp_payload has unconnected port clken_loc[17]
WARNING: [Synth 8-3331] design emp_payload has unconnected port clken_loc[16]
WARNING: [Synth 8-3331] design emp_payload has unconnected port clken_loc[15]
WARNING: [Synth 8-3331] design emp_payload has unconnected port clken_loc[14]
WARNING: [Synth 8-3331] design emp_payload has unconnected port clken_loc[13]
WARNING: [Synth 8-3331] design emp_payload has unconnected port clken_loc[12]
WARNING: [Synth 8-3331] design emp_payload has unconnected port clken_loc[11]
WARNING: [Synth 8-3331] design emp_payload has unconnected port clken_loc[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3039.332 ; gain = 331.570 ; free physical = 9689 ; free virtual = 12344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3051.203 ; gain = 343.441 ; free physical = 9753 ; free virtual = 12408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3051.203 ; gain = 343.441 ; free physical = 9753 ; free virtual = 12408
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3067.141 ; gain = 0.000 ; free physical = 9555 ; free virtual = 12221
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[17].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[17].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[17].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[17].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[17].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[17].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[17].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[17].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[16].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[16].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[16].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[16].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[16].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[16].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[16].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[16].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[15].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[15].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[15].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[15].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[15].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[15].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[15].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[15].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[14].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[14].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[14].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[14].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[14].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[14].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[14].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[14].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[13].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[13].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[13].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[13].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[13].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[13].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[13].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[13].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[12].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[12].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[12].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[12].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[12].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[12].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[12].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[12].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[11].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[11].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[11].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[11].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[11].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[11].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[11].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[11].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[10].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[10].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[10].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[10].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[10].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[10].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[10].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[10].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[9].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[9].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[9].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[9].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[9].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[9].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[9].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[9].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[8].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[8].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[8].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[8].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[8].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[8].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[8].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[8].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[7].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[7].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[7].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[7].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[7].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[7].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[7].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[7].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[6].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[6].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[6].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[6].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[6].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[6].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[6].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[6].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[5].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[5].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[5].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[5].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[5].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[5].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[5].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[5].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[4].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[4].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[4].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[4].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[4].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[4].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[4].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[4].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[3].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[3].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[3].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[3].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[3].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[3].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[3].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[3].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[2].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[2].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[2].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[2].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[2].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[2].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[2].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[2].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[1].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[1].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[1].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[1].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[1].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[1].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[1].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[1].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[0].gen[3].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[0].gen[3].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[0].gen[2].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[0].gen[2].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[0].gen[1].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[0].gen[1].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[0].gen[0].plusseven0'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/myfunc_0/myfunc_0/myfunc_0_in_context.xdc] for cell 'payload/gen[0].gen[0].plusseven0'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0/axi_bram_ctrl_0_in_context.xdc] for cell 'infra/ipbus_transport_axi/axi_bram_ctrl'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0/axi_bram_ctrl_0_in_context.xdc] for cell 'infra/ipbus_transport_axi/axi_bram_ctrl'
Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc] for cell 'infra/dma/xdma'
Finished Parsing XDC File [/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc] for cell 'infra/dma/xdma'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3409.301 ; gain = 0.000 ; free physical = 9373 ; free virtual = 12030
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  BUFG => BUFGCE: 10 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  MMCME4_BASE => MMCME4_ADV: 2 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3420.203 ; gain = 10.902 ; free physical = 9366 ; free virtual = 12023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 3420.203 ; gain = 712.441 ; free physical = 9714 ; free virtual = 12371
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku15p-ffva1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 3420.203 ; gain = 712.441 ; free physical = 9713 ; free virtual = 12371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rxn[0]. (constraint file  /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rxn[0]. (constraint file  /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rxp[0]. (constraint file  /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rxp[0]. (constraint file  /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_txn[0]. (constraint file  /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_txn[0]. (constraint file  /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_txp[0]. (constraint file  /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_txp[0]. (constraint file  /storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.srcs/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc, line 9).
Applied set_property DONT_TOUCH = true for payload/\gen[0].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[0].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[0].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[0].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[10].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[10].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[10].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[10].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[11].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[11].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[11].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[11].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[12].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[12].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[12].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[12].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[13].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[13].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[13].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[13].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[14].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[14].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[14].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[14].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[15].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[15].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[15].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[15].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[16].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[16].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[16].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[16].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[17].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[17].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[17].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[17].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[1].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[1].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[1].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[1].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[2].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[2].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[2].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[2].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[3].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[3].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[3].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[3].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[4].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[4].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[4].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[4].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[5].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[5].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[5].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[5].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[6].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[6].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[6].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[6].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[7].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[7].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[7].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[7].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[8].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[8].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[8].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[8].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[9].gen[0].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[9].gen[1].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[9].gen[2].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for payload/\gen[9].gen[3].plusseven0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for infra/ipbus_transport_axi/axi_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for infra/dma/xdma. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 3420.203 ; gain = 712.441 ; free physical = 9709 ; free virtual = 12366
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pcie_int_gen_msix'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ipbus_transport_multibuffer_if'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_if'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_sm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/storage1/ag17009/IPBB_TestBuilds/w4_emp/src/emp-fwk/components/ttc/firmware/hdl/usp/emp_ttc_clocks.vhd:165]
INFO: [Synth 8-802] inferred FSM for state register 'hamming.next_state_reg' in module 'serialb_com'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ipbus_dc_fabric_sel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                 iSTATE1 |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pcie_int_gen_msix'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "ipbus_transport_multibuffer_rx_dpram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "ipbus_transport_multibuffer_rx_dpram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "ipbus_transport_multibuffer_rx_dpram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "ipbus_transport_multibuffer_rx_dpram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "ipbus_transport_multibuffer_tx_dpram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "ipbus_transport_multibuffer_tx_dpram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "ipbus_transport_multibuffer_tx_dpram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "ipbus_transport_multibuffer_tx_dpram:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               fsm_reset |                               10 |                               00
                fsm_idle |                               01 |                               01
     fsm_transfer_packet |                               00 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ipbus_transport_multibuffer_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                          0000010 |                              000
                st_first |                          1000000 |                              001
                  st_hdr |                          0100000 |                              010
              st_prebody |                          0010000 |                              011
                 st_body |                          0001000 |                              100
                 st_done |                          0000100 |                              101
                  st_gap |                          0000001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                           100000 |                              000
                  st_hdr |                           001000 |                              001
                 st_addr |                           010000 |                              010
            st_bus_cycle |                           000010 |                              011
                st_rmw_1 |                           000100 |                              100
                st_rmw_2 |                           000001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
                   s_fmt |                              001 |                              001
              s_get_data |                              010 |                              010
         s_get_broadcast |                              011 |                              011
                  s_stop |                              100 |                              100
                 s_error |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hamming.next_state_reg' using encoding 'sequential' in module 'serialb_com'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                  st_sel |                              001 |                              001
                 st_addr |                              010 |                              010
                st_wdata |                              011 |                              011
                st_rdata |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ipbus_dc_fabric_sel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 3420.203 ; gain = 712.441 ; free physical = 8367 ; free virtual = 11035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |emp_oscclk__GC0            |           1|         2|
|2     |emp_slim_infra__GC0        |           1|      5641|
|3     |emp_ttc_cmd__GC0           |           1|      4632|
|4     |emp_ttc__GC0               |           1|      7003|
|5     |emp_datapath__GB0          |           1|     38624|
|6     |emp_datapath__GB1          |           1|     19116|
|7     |emp_datapath__GB2          |           1|     19356|
|8     |emp_datapath__GB3          |           1|     28585|
|9     |emp_datapath__GB4          |           1|     38366|
|10    |emp_region__parameterized5 |           1|      9635|
|11    |emp_datapath__GB6          |           1|     23035|
|12    |top__GC0                   |           1|     28774|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 184   
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 145   
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 162   
	   2 Input      4 Bit       Adders := 22    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 20    
	   3 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 15    
	   8 Input      1 Bit         XORs := 4     
	  14 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 2     
	  35 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 9     
+---Registers : 
	              128 Bit    Registers := 1     
	               72 Bit    Registers := 2     
	               64 Bit    Registers := 506   
	               42 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	               33 Bit    Registers := 24    
	               32 Bit    Registers := 350   
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 1152  
	               16 Bit    Registers := 10    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 183   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 145   
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 369   
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 299   
	                1 Bit    Registers := 3478  
+---RAMs : 
	            1024K Bit         RAMs := 2     
	              36K Bit         RAMs := 1     
	              18K Bit         RAMs := 576   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 144   
	   6 Input     42 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 6     
	   6 Input     39 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1064  
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 6     
	  32 Input     23 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 145   
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 183   
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 19    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 23    
	   3 Input      4 Bit        Muxes := 19    
	  58 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 19    
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 33    
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2135  
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 145   
	   6 Input      1 Bit        Muxes := 7     
	  34 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  35 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
Module clocks_usp_serdes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
Module pcie_int_gen_msix 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module ipbus_transport_multibuffer_rx_dpram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
Module ipbus_transport_multibuffer_tx_dpram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
Module ipbus_transport_multibuffer_cdc 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module ipbus_transport_multibuffer_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module ipbus_transport_ram_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module transactor_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module transactor_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module transactor_cfg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module cdr2a_b_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module serialb_com 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 4     
	   8 Input      1 Bit         XORs := 4     
	  14 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
	  12 Input      1 Bit         XORs := 2     
	  35 Input      1 Bit         XORs := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     42 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 6     
	   6 Input     39 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	  58 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  34 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  35 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module ttc_decoder_core 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module emp_ttc_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module syncreg_w__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module syncreg_w 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module syncreg_r 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module ipbus_syncreg_v 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module emp_ttc_clocks 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module syncreg_w__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module syncreg_r__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module ipbus_syncreg_v__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__3 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__4 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__5 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__6 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__7 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__8 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__9 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__10 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__11 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__12 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__13 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__14 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__15 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__16 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__17 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__18 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__19 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__20 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__21 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__22 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR__23 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48_SR 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rng_n1024_r32_t5_k32_s1c48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
	   5 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 12    
	   4 Input      1 Bit         XORs := 11    
+---Registers : 
	               32 Bit    Registers := 1     
Module rng_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module del_array 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module del_array__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 22    
Module del_array__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 75    
Module del_array__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 140   
Module l1a_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module del_array__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 6     
Module bunch_ctr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ttc_ctrs 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module freq_ctr_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ipbus_ctrlreg_v__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_freq_ctr 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module syncreg_w__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module syncreg_r__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module ipbus_syncreg_v__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_ported_sdpram72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module state_history 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module syncreg_w__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module syncreg_r__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module ipbus_syncreg_v__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ttc_cmd_ctrs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ipbus_reg_v__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tmt_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module emp_ttc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 22    
Module del_array__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 22    
Module del_array__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 22    
Module bunch_ctr__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 25    
Module del_array__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 25    
Module del_array__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 25    
Module bunch_ctr__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 24    
Module del_array__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 24    
Module del_array__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 24    
Module bunch_ctr__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module del_array__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 26    
Module del_array__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 26    
Module bunch_ctr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 23    
Module del_array__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module del_array__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module bunch_ctr__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 14    
Module del_array__parameterized30__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
Module del_array__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
Module bunch_ctr__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 13    
Module del_array__parameterized32__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module del_array__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module bunch_ctr__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 28    
Module del_array__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 28    
Module del_array__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 28    
Module bunch_ctr__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 27    
Module del_array__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 27    
Module del_array__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 27    
Module bunch_ctr__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
Module del_array__parameterized34__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module del_array__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module bunch_ctr__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 11    
Module del_array__parameterized36__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module del_array__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module bunch_ctr__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
Module del_array__parameterized38__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module del_array__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module bunch_ctr__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 15    
Module del_array__parameterized28__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
Module del_array__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
Module bunch_ctr__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
Module del_array__parameterized26__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module del_array__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module bunch_ctr__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 17    
Module del_array__parameterized24__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module del_array__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module bunch_ctr__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_fabric_sel__parameterized1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 21    
Module del_array__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 21    
Module del_array__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 21    
Module bunch_ctr__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_dc_node__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_node__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_node__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_node__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_fabric_sel__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 20    
Module del_array__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 20    
Module del_array__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 20    
Module bunch_ctr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_dc_node__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_fabric_sel__parameterized1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module del_array__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 19    
Module del_array__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 19    
Module del_array__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 19    
Module bunch_ctr__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel__parameterized4__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipbus_fabric_sel__parameterized2__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized2__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ctrlreg_v__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ported_dpram72__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module emp_chan_buffer__parameterized78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module emp_region__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_dc_node__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_node__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_node__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_node__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_node__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_node__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_node__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_node__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_node__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_node 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_node__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module freq_ctr_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 16    
+---Registers : 
	                5 Bit    Registers := 16    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 16    
Module ipbus_dc_node__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ipbus_dc_fabric_sel 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ipbus_dc_node__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module region_info 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input     23 Bit        Muxes := 1     
Module ipbus_reg_v__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ipbus_fabric_sel__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module emp_datapath 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_fabric_sel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module emp_info 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ipbus_fabric_sel__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ipbus_ctrlreg_v 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_reg_v 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module board_const_reg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module emp_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module emp_payload 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 360   
	                1 Bit    Registers := 270   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/i_0/ipbus_transactor/sm/\err_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[3]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[4]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[5]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[6]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[7]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[8]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[9]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[10]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[11]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[12]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[13]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[14]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[15]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[16]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[17]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[18]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[19]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[20]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[21]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[22]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[23]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[24]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[25]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[26]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[27]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[28]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[29]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3886] merging instance 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[30]' (FD) to 'infra/i_0/ipbus_transport_axi/ram_to_trans/rd_data_stat_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (infra/i_0/ipbus_transport_axi/ram_to_trans/\rd_data_stat_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_data_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/ttccmd/i_0/decode/rx_dec_core/serialb_com0/\hamming.test_init_reg )
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[0]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[56]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[1]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[57]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[2]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[58]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[3]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[59]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[4]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[60]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[5]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[61]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[6]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[62]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[7]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[63]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[8]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[71]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[9]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[71]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[10]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[71]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[11]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[67]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[12]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[71]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[13]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[71]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[14]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[71]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/state_d_reg[15]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[71]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][0]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][1]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][2]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][3]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][4]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][5]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][6]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][7]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][8]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][9]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][10]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][11]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][12]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][13]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][14]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][15]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][16]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][17]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/d_reg[68]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[71]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/d_reg[69]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[71]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/d_reg[70]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[71]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/d_reg[71]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[66]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/d_reg[64]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[66]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/d_reg[65]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[66]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/d_reg[66]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[3]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/d_reg[0]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[3]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/d_reg[1]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[3]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/d_reg[2]' (FD) to 'ttc/i_0/hist/state_buf/d_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/i_0/hist/state_buf/\d_reg[3] )
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][18]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][19]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][20]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][21]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][22]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][23]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][24]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][25]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][26]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][27]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][28]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][29]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/cmdctrs/ctr_array_reg[15][30]' (FDRE) to 'ttc/i_0/cmdctrs/ctr_array_reg[15][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/i_0/cmdctrs/\ctr_array_reg[15][31] )
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[2]' (FDRE) to 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[3]' (FDRE) to 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[4]' (FDRE) to 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[5]' (FDRE) to 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[6]' (FDRE) to 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[7]' (FDRE) to 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[8]' (FDRE) to 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[9]' (FDRE) to 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/rsync/m_q_reg[9]' (FDE) to 'ttc/i_0/hist/state_buf/ctrlreg/rsync/m_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[10]' (FDRE) to 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/rsync/m_q_reg[10]' (FDE) to 'ttc/i_0/hist/state_buf/ctrlreg/rsync/m_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[11]' (FDRE) to 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/rsync/m_q_reg[11]' (FDE) to 'ttc/i_0/hist/state_buf/ctrlreg/rsync/m_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[12]' (FDRE) to 'ttc/i_0/hist/state_buf/ctrlreg/w_gen[0].wsync/s_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'ttc/i_0/hist/state_buf/ctrlreg/rsync/m_q_reg[12]' (FDE) to 'ttc/i_0/hist/state_buf/ctrlreg/rsync/m_q_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/i_0/hist/state_buf/ctrlreg/\w_gen[0].wsync /\s_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/i_0/tmt/\reg /\reg_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/i_0/hist/state_buf/ctrlreg/rsync/\m_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ttc/i_0/hist/state_buf/\d_reg[55] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Synth 8-3971] The signal "\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_a_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_a_reg"
INFO: [Synth 8-3971] The signal "\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_a_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_b_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_b_reg"
INFO: [Synth 8-3971] The signal "\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_b_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_d_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_d_reg"
INFO: [Synth 8-3971] The signal "\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_d_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_c_reg"'.
INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_c_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf/ram_c_reg" was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loc/\reg_reg[0][31] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:03:21 . Memory (MB): peak = 3420.203 ; gain = 712.441 ; free physical = 3343 ; free virtual = 6198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------------------------------+---------------+----------------+
|Module Name  | RTL Object                         | Depth x Width | Implemented As | 
+-------------+------------------------------------+---------------+----------------+
|emp_datapath | IO_REGION_SPEC[0][io_sync_refclk]  | 32x5          | LUT            | 
|emp_datapath | IO_REGION_SPEC[0][io_async_refclk] | 32x4          | LUT            | 
+-------------+------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ipbus_transport_multibuffer_rx_dpram:                          | ram_reg    | 16 K x 64(NO_CHANGE)   | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|ipbus_transport_multibuffer_tx_dpram:                          | ram_reg    | 32 K x 32(NO_CHANGE)   | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|ttc/i_0/hist/state_buf/\buf                                    | ram_reg    | 512 x 72(NO_CHANGE)    | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf         | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf          | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
+---------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |emp_oscclk__GC0            |           1|         2|
|2     |emp_slim_infra__GC0        |           1|      2773|
|3     |emp_ttc_cmd__GC0           |           1|       991|
|4     |emp_ttc__GC0               |           1|      5466|
|5     |emp_datapath__GB0          |           1|     25660|
|6     |emp_datapath__GB1          |           1|     12624|
|7     |emp_datapath__GB2          |           1|     12882|
|8     |emp_datapath__GB3          |           1|     18854|
|9     |emp_datapath__GB4          |           1|     25388|
|10    |emp_region__parameterized5 |           1|      6392|
|11    |emp_datapath__GB6          |           1|     17115|
|12    |top__GC0                   |           1|     28697|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:59 ; elapsed = 00:04:45 . Memory (MB): peak = 3739.676 ; gain = 1031.914 ; free physical = 2633 ; free virtual = 5612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg"
INFO: [Synth 8-5556] The block RAM "infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/tx_ram/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/tx_ram/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/tx_ram/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/tx_ram/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 16 for RAM "infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/tx_ram/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:49 ; elapsed = 00:05:36 . Memory (MB): peak = 3947.727 ; gain = 1239.965 ; free physical = 2482 ; free virtual = 5464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram | ram_reg    | 16 K x 64(NO_CHANGE)   | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/tx_ram | ram_reg    | 32 K x 32(NO_CHANGE)   | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
|ttc/i_0/hist/state_buf/\buf                                      | ram_reg    | 512 x 72(NO_CHANGE)    | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf   | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf   | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf   | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf   | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf   | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf   | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf   | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf   | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf   | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf   | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf   | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf   | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf   | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf   | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf   | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf   | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf   | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf   | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf   | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf   | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf   | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf   | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf   | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf   | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf   | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf   | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf   | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf   | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf   | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf   | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf   | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|datapath/\rgen[6].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf   | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[13].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[14].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[15].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[16].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[17].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[3].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[8].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[9].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[12].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[11].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[10].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf           | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[7].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[4].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[2].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[5].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[0].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[0].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[1].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[2].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[3].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[4].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[5].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[6].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_a_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_b_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_d_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|\rgen[1].region /\bgen.buf_gen[7].cbuf_gen.buf /rxbuf            | ram_c_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
+-----------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |emp_oscclk__GC0            |           1|         2|
|2     |emp_slim_infra__GC0        |           1|      2773|
|3     |emp_ttc_cmd__GC0           |           1|       991|
|4     |emp_ttc__GC0               |           1|      5460|
|5     |emp_datapath__GB1          |           1|     12624|
|6     |emp_datapath__GB3          |           1|     18854|
|7     |emp_region__parameterized5 |           1|      6392|
|8     |top__GC0                   |           1|     28697|
|9     |emp_datapath_GT0           |           1|     19696|
|10    |emp_datapath_GT0__1        |           1|     12659|
|11    |emp_datapath_GT1           |           1|     15267|
|12    |emp_datapath_GT2           |           1|     33423|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/rx_ram/ram_reg_bram_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/tx_ram/ram_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/tx_ram/ram_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/tx_ram/ram_reg_bram_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance infra/i_0/ipbus_transport_axi/ram_to_trans/multibuffer_if/tx_ram/ram_reg_bram_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ttc/i_0/hist/state_buf/buf/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[3].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[3].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[3].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[3].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[5].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[5].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[5].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[5].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/rgen[6].region/bgen.buf_gen[7].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[0].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[1].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[2].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[3].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[3].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[3].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[3].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[4].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[5].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[5].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[5].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[5].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_a_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_b_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_d_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance datapath/i_3/rgen[15].region/bgen.buf_gen[6].cbuf_gen.buf/rxbuf/ram_c_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:05 ; elapsed = 00:07:23 . Memory (MB): peak = 3975.664 ; gain = 1267.902 ; free physical = 337 ; free virtual = 3325
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |emp_oscclk__GC0            |           1|         2|
|2     |emp_slim_infra__GC0        |           1|      1916|
|3     |emp_ttc_cmd__GC0           |           1|       420|
|4     |emp_ttc__GC0               |           1|      3268|
|5     |emp_datapath__GB1          |           1|      6682|
|6     |emp_datapath__GB3          |           1|      9949|
|7     |emp_region__parameterized5 |           1|      3425|
|8     |top__GC0                   |           1|     28352|
|9     |emp_datapath_GT0           |           1|     10265|
|10    |emp_datapath_GT0__1        |           1|      6721|
|11    |emp_datapath_GT1           |           1|      8185|
|12    |emp_datapath_GT2           |           1|     18024|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:17 ; elapsed = 00:07:37 . Memory (MB): peak = 3981.004 ; gain = 1273.242 ; free physical = 269 ; free virtual = 3317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:17 ; elapsed = 00:07:37 . Memory (MB): peak = 3981.004 ; gain = 1273.242 ; free physical = 269 ; free virtual = 3317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:28 ; elapsed = 00:07:49 . Memory (MB): peak = 3981.004 ; gain = 1273.242 ; free physical = 248 ; free virtual = 3297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                   | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rng_n1024_r32_t5_k32_s1c48_SR | bits_reg[32]          | 32     | 24    | NO           | NO                 | YES               | 0      | 24      | 
|rng_n1024_r32_t5_k32_s1c48_SR | bits_reg[30]          | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|rng_n1024_r32_t5_k32_s1c48_SR | bits_reg[31]          | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rng_n1024_r32_t5_k32_s1c48_SR | bits_reg[26]          | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rng_n1024_r32_t5_k32_s1c48_SR | bits_reg[21]          | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rng_n1024_r32_t5_k32_s1c48_SR | bits_reg[29]          | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|rng_n1024_r32_t5_k32_s1c48_SR | bits_reg[28]          | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|del_array                     | del_array_reg[22][0]  | 22     | 11    | NO           | NO                 | YES               | 0      | 11      | 
|del_array                     | del_array_reg[75][0]  | 75     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|del_array                     | del_array_reg[140][0] | 140    | 1     | NO           | NO                 | YES               | 0      | 5       | 
|del_array                     | del_array_reg[6][8]   | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|del_array                     | del_array_reg[14][7]  | 14     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|del_array                     | del_array_reg[13][7]  | 13     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|del_array                     | del_array_reg[12][7]  | 12     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|del_array                     | del_array_reg[11][7]  | 11     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|del_array                     | del_array_reg[10][7]  | 10     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|del_array                     | del_array_reg[25][7]  | 25     | 10    | NO           | NO                 | YES               | 0      | 10      | 
|del_array                     | del_array_reg[20][7]  | 20     | 10    | NO           | NO                 | YES               | 0      | 10      | 
|del_array                     | del_array_reg[19][7]  | 19     | 10    | NO           | NO                 | YES               | 0      | 10      | 
|del_array                     | del_array_reg[15][7]  | 15     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|del_array                     | del_array_reg[16][7]  | 16     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|del_array                     | del_array_reg[17][7]  | 17     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|del_array                     | del_array_reg[21][7]  | 21     | 10    | NO           | NO                 | YES               | 0      | 10      | 
|del_array                     | del_array_reg[24][7]  | 24     | 10    | NO           | NO                 | YES               | 0      | 10      | 
|del_array                     | del_array_reg[26][7]  | 26     | 10    | NO           | NO                 | YES               | 0      | 10      | 
|del_array                     | del_array_reg[23][7]  | 23     | 10    | NO           | NO                 | YES               | 0      | 10      | 
|del_array                     | del_array_reg[28][7]  | 28     | 10    | NO           | NO                 | YES               | 0      | 10      | 
|del_array                     | del_array_reg[27][7]  | 27     | 10    | NO           | NO                 | YES               | 0      | 10      | 
+------------------------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |xdma_0          |         1|
|2     |axi_bram_ctrl_0 |         1|
|3     |myfunc_0        |        72|
+------+----------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |axi_bram_ctrl_0_bbox_72 |     1|
|2     |myfunc_0_bbox_100       |     1|
|3     |myfunc_0_bbox_101       |     1|
|4     |myfunc_0_bbox_102       |     1|
|5     |myfunc_0_bbox_103       |     1|
|6     |myfunc_0_bbox_104       |     1|
|7     |myfunc_0_bbox_105       |     1|
|8     |myfunc_0_bbox_106       |     1|
|9     |myfunc_0_bbox_107       |     1|
|10    |myfunc_0_bbox_108       |     1|
|11    |myfunc_0_bbox_109       |     1|
|12    |myfunc_0_bbox_110       |     1|
|13    |myfunc_0_bbox_111       |     1|
|14    |myfunc_0_bbox_112       |     1|
|15    |myfunc_0_bbox_113       |     1|
|16    |myfunc_0_bbox_114       |     1|
|17    |myfunc_0_bbox_115       |     1|
|18    |myfunc_0_bbox_116       |     1|
|19    |myfunc_0_bbox_117       |     1|
|20    |myfunc_0_bbox_118       |     1|
|21    |myfunc_0_bbox_119       |     1|
|22    |myfunc_0_bbox_120       |     1|
|23    |myfunc_0_bbox_121       |     1|
|24    |myfunc_0_bbox_122       |     1|
|25    |myfunc_0_bbox_123       |     1|
|26    |myfunc_0_bbox_124       |     1|
|27    |myfunc_0_bbox_125       |     1|
|28    |myfunc_0_bbox_126       |     1|
|29    |myfunc_0_bbox_127       |     1|
|30    |myfunc_0_bbox_128       |     1|
|31    |myfunc_0_bbox_129       |     1|
|32    |myfunc_0_bbox_130       |     1|
|33    |myfunc_0_bbox_131       |     1|
|34    |myfunc_0_bbox_132       |     1|
|35    |myfunc_0_bbox_133       |     1|
|36    |myfunc_0_bbox_134       |     1|
|37    |myfunc_0_bbox_135       |     1|
|38    |myfunc_0_bbox_136       |     1|
|39    |myfunc_0_bbox_137       |     1|
|40    |myfunc_0_bbox_138       |     1|
|41    |myfunc_0_bbox_139       |     1|
|42    |myfunc_0_bbox_140       |     1|
|43    |myfunc_0_bbox_141       |     1|
|44    |myfunc_0_bbox_142       |     1|
|45    |myfunc_0_bbox_143       |     1|
|46    |myfunc_0_bbox_144       |     1|
|47    |myfunc_0_bbox_73        |     1|
|48    |myfunc_0_bbox_74        |     1|
|49    |myfunc_0_bbox_75        |     1|
|50    |myfunc_0_bbox_76        |     1|
|51    |myfunc_0_bbox_77        |     1|
|52    |myfunc_0_bbox_78        |     1|
|53    |myfunc_0_bbox_79        |     1|
|54    |myfunc_0_bbox_80        |     1|
|55    |myfunc_0_bbox_81        |     1|
|56    |myfunc_0_bbox_82        |     1|
|57    |myfunc_0_bbox_83        |     1|
|58    |myfunc_0_bbox_84        |     1|
|59    |myfunc_0_bbox_85        |     1|
|60    |myfunc_0_bbox_86        |     1|
|61    |myfunc_0_bbox_87        |     1|
|62    |myfunc_0_bbox_88        |     1|
|63    |myfunc_0_bbox_89        |     1|
|64    |myfunc_0_bbox_90        |     1|
|65    |myfunc_0_bbox_91        |     1|
|66    |myfunc_0_bbox_92        |     1|
|67    |myfunc_0_bbox_93        |     1|
|68    |myfunc_0_bbox_94        |     1|
|69    |myfunc_0_bbox_95        |     1|
|70    |myfunc_0_bbox_96        |     1|
|71    |myfunc_0_bbox_97        |     1|
|72    |myfunc_0_bbox_98        |     1|
|73    |myfunc_0_bbox_99        |     1|
|74    |xdma_0_bbox_71          |     1|
|75    |BUFG                    |    10|
|76    |CARRY8                  |   124|
|77    |IBUFDS_GTE4             |     1|
|78    |LUT1                    |   303|
|79    |LUT2                    |  4190|
|80    |LUT3                    |  8731|
|81    |LUT4                    |  8763|
|82    |LUT5                    |  3944|
|83    |LUT6                    |  9234|
|84    |MMCME4_ADV              |     1|
|85    |MMCME4_BASE             |     2|
|86    |MUXF7                   |   612|
|87    |RAMB18E2                |   576|
|88    |RAMB36E2_10             |     4|
|89    |RAMB36E2_11             |    24|
|90    |RAMB36E2_12             |     4|
|91    |RAMB36E2_6              |     1|
|92    |RAMB36E2_7              |     4|
|93    |RAMB36E2_8              |    24|
|94    |RAMB36E2_9              |     4|
|95    |SRL16                   |     1|
|96    |SRL16E                  |    89|
|97    |SRLC32E                 |   141|
|98    |FDCE                    |    59|
|99    |FDPE                    |     5|
|100   |FDRE                    | 50506|
|101   |FDSE                    |    33|
|102   |IBUF                    |     1|
|103   |IBUFDS                  |     2|
|104   |OBUF                    |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------------------------+------+
|      |Instance                             |Module                                           |Cells |
+------+-------------------------------------+-------------------------------------------------+------+
|1     |top                                  |                                                 | 92802|
|2     |  infra                              |emp_slim_infra                                   |  1920|
|3     |    osc_clock                        |emp_oscclk                                       |     3|
|4     |    clocks                           |clocks_usp_serdes                                |    58|
|5     |      clkdiv                         |ipbus_clock_div                                  |    35|
|6     |    dma                              |pcie_xdma_axi_usp_if                             |   325|
|7     |      irq_gen                        |pcie_int_gen_msix                                |     8|
|8     |    ipbus_transport_axi              |ipbus_transport_axi_if                           |   803|
|9     |      ram_to_trans                   |ipbus_transport_ram_if                           |   534|
|10    |        multibuffer_if               |ipbus_transport_multibuffer_if                   |   342|
|11    |          rx_ram                     |ipbus_transport_multibuffer_rx_dpram             |   120|
|12    |          tx_ram                     |ipbus_transport_multibuffer_tx_dpram             |   152|
|13    |          cdc                        |ipbus_transport_multibuffer_cdc                  |    18|
|14    |    ipbus_transactor                 |transactor                                       |   729|
|15    |      iface                          |transactor_if                                    |   311|
|16    |      sm                             |transactor_sm                                    |   418|
|17    |  ttc                                |emp_ttc                                          |  2498|
|18    |    ttccmd                           |emp_ttc_cmd                                      |   421|
|19    |      decode                         |ttc_decoder                                      |   350|
|20    |        rx_ab                        |cdr2a_b_clk                                      |   135|
|21    |        rx_dec_core                  |ttc_decoder_core                                 |   213|
|22    |          serialb_com0               |serialb_com                                      |   192|
|23    |    fabric                           |ipbus_fabric_sel__parameterized1__1              |    72|
|24    |    \reg                             |ipbus_syncreg_v                                  |   208|
|25    |      \w_gen[1].wsync                |syncreg_w__2                                     |    44|
|26    |      \w_gen[0].wsync                |syncreg_w                                        |    45|
|27    |      rsync                          |syncreg_r                                        |    45|
|28    |    clocks                           |emp_ttc_clocks                                   |    63|
|29    |    l1agen                           |l1a_gen                                          |   402|
|30    |      \reg                           |ipbus_syncreg_v__parameterized0                  |   129|
|31    |        \w_gen[0].wsync              |syncreg_w__1                                     |    44|
|32    |        rsync                        |syncreg_r__1                                     |    45|
|33    |      rng                            |rng_wrapper                                      |   151|
|34    |        rng                          |rng_n1024_r32_t5_k32_s1c48                       |   128|
|35    |          fifo_0                     |rng_n1024_r32_t5_k32_s1c48_SR__1                 |     2|
|36    |          fifo_1                     |rng_n1024_r32_t5_k32_s1c48_SR__parameterized0__1 |     2|
|37    |          fifo_2                     |rng_n1024_r32_t5_k32_s1c48_SR__2                 |     2|
|38    |          fifo_3                     |rng_n1024_r32_t5_k32_s1c48_SR__3                 |     2|
|39    |          fifo_4                     |rng_n1024_r32_t5_k32_s1c48_SR__4                 |     2|
|40    |          fifo_5                     |rng_n1024_r32_t5_k32_s1c48_SR__5                 |     2|
|41    |          fifo_6                     |rng_n1024_r32_t5_k32_s1c48_SR__parameterized1    |     2|
|42    |          fifo_7                     |rng_n1024_r32_t5_k32_s1c48_SR__6                 |     2|
|43    |          fifo_8                     |rng_n1024_r32_t5_k32_s1c48_SR__parameterized2    |     2|
|44    |          fifo_9                     |rng_n1024_r32_t5_k32_s1c48_SR__7                 |     2|
|45    |          fifo_10                    |rng_n1024_r32_t5_k32_s1c48_SR__8                 |     2|
|46    |          fifo_11                    |rng_n1024_r32_t5_k32_s1c48_SR__9                 |     2|
|47    |          fifo_12                    |rng_n1024_r32_t5_k32_s1c48_SR__10                |     2|
|48    |          fifo_13                    |rng_n1024_r32_t5_k32_s1c48_SR__11                |     2|
|49    |          fifo_14                    |rng_n1024_r32_t5_k32_s1c48_SR__parameterized3    |     2|
|50    |          fifo_15                    |rng_n1024_r32_t5_k32_s1c48_SR__12                |     2|
|51    |          fifo_16                    |rng_n1024_r32_t5_k32_s1c48_SR__13                |     2|
|52    |          fifo_17                    |rng_n1024_r32_t5_k32_s1c48_SR__14                |     2|
|53    |          fifo_18                    |rng_n1024_r32_t5_k32_s1c48_SR__15                |     2|
|54    |          fifo_19                    |rng_n1024_r32_t5_k32_s1c48_SR__16                |     2|
|55    |          fifo_20                    |rng_n1024_r32_t5_k32_s1c48_SR__17                |     2|
|56    |          fifo_21                    |rng_n1024_r32_t5_k32_s1c48_SR__18                |     2|
|57    |          fifo_22                    |rng_n1024_r32_t5_k32_s1c48_SR__19                |     2|
|58    |          fifo_23                    |rng_n1024_r32_t5_k32_s1c48_SR__20                |     2|
|59    |          fifo_24                    |rng_n1024_r32_t5_k32_s1c48_SR__parameterized4__1 |     2|
|60    |          fifo_25                    |rng_n1024_r32_t5_k32_s1c48_SR__parameterized0    |     2|
|61    |          fifo_26                    |rng_n1024_r32_t5_k32_s1c48_SR__21                |     2|
|62    |          fifo_27                    |rng_n1024_r32_t5_k32_s1c48_SR__parameterized4    |     2|
|63    |          fifo_28                    |rng_n1024_r32_t5_k32_s1c48_SR__22                |     2|
|64    |          fifo_29                    |rng_n1024_r32_t5_k32_s1c48_SR__parameterized5    |     2|
|65    |          fifo_30                    |rng_n1024_r32_t5_k32_s1c48_SR__23                |     2|
|66    |          fifo_31                    |rng_n1024_r32_t5_k32_s1c48_SR                    |     2|
|67    |      \rgen[0].del                   |del_array                                        |     2|
|68    |      \rgen[1].del                   |del_array__parameterized0__1                     |     2|
|69    |      \rgen[2].del                   |del_array__parameterized1                        |     4|
|70    |      \rgen[3].del                   |del_array__parameterized2                        |     6|
|71    |    ttcctr                           |ttc_ctrs                                         |   106|
|72    |      ctrdel                         |del_array__parameterized3                        |    18|
|73    |      bctr                           |bunch_ctr                                        |    81|
|74    |    div                              |freq_ctr_div                                     |    15|
|75    |    ctr                              |ipbus_freq_ctr                                   |   186|
|76    |      \reg                           |ipbus_ctrlreg_v__1                               |    65|
|77    |    hist                             |ttc_history_new                                  |   260|
|78    |      state_buf                      |state_history                                    |   260|
|79    |        fabric                       |ipbus_fabric_sel__parameterized2__1              |    35|
|80    |        ctrlreg                      |ipbus_syncreg_v__parameterized0__2               |    86|
|81    |          \w_gen[0].wsync            |syncreg_w__4                                     |    30|
|82    |          rsync                      |syncreg_r__3                                     |    23|
|83    |        \buf                         |ipbus_ported_sdpram72                            |    68|
|84    |    cmdctrs                          |ttc_cmd_ctrs                                     |   683|
|85    |      \reg                           |ipbus_syncreg_v__parameterized0__1               |   129|
|86    |        \w_gen[0].wsync              |syncreg_w__3                                     |    44|
|87    |        rsync                        |syncreg_r__2                                     |    45|
|88    |    tmt                              |tmt_sync                                         |    17|
|89    |      \reg                           |ipbus_reg_v__1                                   |    17|
|90    |  datapath                           |emp_datapath                                     | 60033|
|91    |    \rgen[6].region                  |emp_region__parameterized5                       |  3217|
|92    |      fabric                         |ipbus_fabric_sel__parameterized1__17             |    33|
|93    |      ttc_delay                      |del_array__parameterized16                       |    16|
|94    |      resync_delay                   |del_array__parameterized0__2                     |     2|
|95    |      rst_delay                      |del_array__parameterized0                        |     2|
|96    |      bunch                          |bunch_ctr__parameterized0__16                    |    73|
|97    |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__16             |   106|
|98    |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized47                 |   343|
|99    |        fabric                       |ipbus_fabric_sel__parameterized2__129            |    34|
|100   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__128             |    96|
|101   |        rxbuf                        |ipbus_ported_dpram72__128                        |    79|
|102   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized48                 |   266|
|103   |        fabric                       |ipbus_fabric_sel__parameterized2__128            |    34|
|104   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__127             |    96|
|105   |        rxbuf                        |ipbus_ported_dpram72__127                        |    79|
|106   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized49                 |   342|
|107   |        fabric                       |ipbus_fabric_sel__parameterized2__127            |    34|
|108   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__126             |    96|
|109   |        rxbuf                        |ipbus_ported_dpram72__126                        |    79|
|110   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized50                 |   266|
|111   |        fabric                       |ipbus_fabric_sel__parameterized2__126            |    34|
|112   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__125             |    96|
|113   |        rxbuf                        |ipbus_ported_dpram72__125                        |    79|
|114   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized51                 |   342|
|115   |        fabric                       |ipbus_fabric_sel__parameterized2__125            |    34|
|116   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__124             |    96|
|117   |        rxbuf                        |ipbus_ported_dpram72__124                        |    79|
|118   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized52                 |   266|
|119   |        fabric                       |ipbus_fabric_sel__parameterized2__124            |    34|
|120   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__123             |    96|
|121   |        rxbuf                        |ipbus_ported_dpram72__123                        |    79|
|122   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized53                 |   343|
|123   |        fabric                       |ipbus_fabric_sel__parameterized2__123            |    34|
|124   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__122             |    96|
|125   |        rxbuf                        |ipbus_ported_dpram72__122                        |    79|
|126   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized54                 |   266|
|127   |        fabric                       |ipbus_fabric_sel__parameterized2__122            |    34|
|128   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__121             |    96|
|129   |        rxbuf                        |ipbus_ported_dpram72__121                        |    79|
|130   |    \rgen[13].region                 |emp_region__parameterized12                      |  3218|
|131   |      fabric                         |ipbus_fabric_sel__parameterized1__7              |    33|
|132   |      ttc_delay                      |del_array__parameterized29                       |    16|
|133   |      resync_delay                   |del_array__parameterized30__1                    |     2|
|134   |      rst_delay                      |del_array__parameterized30                       |     2|
|135   |      bunch                          |bunch_ctr__parameterized0__6                     |    73|
|136   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__6              |   106|
|137   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized103                |   342|
|138   |        fabric                       |ipbus_fabric_sel__parameterized2__49             |    34|
|139   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__48              |    96|
|140   |        rxbuf                        |ipbus_ported_dpram72__48                         |    79|
|141   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized104                |   266|
|142   |        fabric                       |ipbus_fabric_sel__parameterized2__48             |    34|
|143   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__47              |    96|
|144   |        rxbuf                        |ipbus_ported_dpram72__47                         |    79|
|145   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized105                |   343|
|146   |        fabric                       |ipbus_fabric_sel__parameterized2__47             |    34|
|147   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__46              |    96|
|148   |        rxbuf                        |ipbus_ported_dpram72__46                         |    79|
|149   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized106                |   266|
|150   |        fabric                       |ipbus_fabric_sel__parameterized2__46             |    34|
|151   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__45              |    96|
|152   |        rxbuf                        |ipbus_ported_dpram72__45                         |    79|
|153   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized107                |   343|
|154   |        fabric                       |ipbus_fabric_sel__parameterized2__45             |    34|
|155   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__44              |    96|
|156   |        rxbuf                        |ipbus_ported_dpram72__44                         |    79|
|157   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized108                |   266|
|158   |        fabric                       |ipbus_fabric_sel__parameterized2__44             |    34|
|159   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__43              |    96|
|160   |        rxbuf                        |ipbus_ported_dpram72__43                         |    79|
|161   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized109                |   343|
|162   |        fabric                       |ipbus_fabric_sel__parameterized2__43             |    34|
|163   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__42              |    96|
|164   |        rxbuf                        |ipbus_ported_dpram72__42                         |    79|
|165   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized110                |   266|
|166   |        fabric                       |ipbus_fabric_sel__parameterized2__42             |    34|
|167   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__41              |    96|
|168   |        rxbuf                        |ipbus_ported_dpram72__41                         |    79|
|169   |    \rgen[14].region                 |emp_region__parameterized13                      |  3218|
|170   |      fabric                         |ipbus_fabric_sel__parameterized1__6              |    33|
|171   |      ttc_delay                      |del_array__parameterized31                       |    16|
|172   |      resync_delay                   |del_array__parameterized32__1                    |     2|
|173   |      rst_delay                      |del_array__parameterized32                       |     2|
|174   |      bunch                          |bunch_ctr__parameterized0__5                     |    73|
|175   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__5              |   106|
|176   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized111                |   342|
|177   |        fabric                       |ipbus_fabric_sel__parameterized2__41             |    34|
|178   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__40              |    96|
|179   |        rxbuf                        |ipbus_ported_dpram72__40                         |    79|
|180   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized112                |   266|
|181   |        fabric                       |ipbus_fabric_sel__parameterized2__40             |    34|
|182   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__39              |    96|
|183   |        rxbuf                        |ipbus_ported_dpram72__39                         |    79|
|184   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized113                |   343|
|185   |        fabric                       |ipbus_fabric_sel__parameterized2__39             |    34|
|186   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__38              |    96|
|187   |        rxbuf                        |ipbus_ported_dpram72__38                         |    79|
|188   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized114                |   266|
|189   |        fabric                       |ipbus_fabric_sel__parameterized2__38             |    34|
|190   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__37              |    96|
|191   |        rxbuf                        |ipbus_ported_dpram72__37                         |    79|
|192   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized115                |   343|
|193   |        fabric                       |ipbus_fabric_sel__parameterized2__37             |    34|
|194   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__36              |    96|
|195   |        rxbuf                        |ipbus_ported_dpram72__36                         |    79|
|196   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized116                |   266|
|197   |        fabric                       |ipbus_fabric_sel__parameterized2__36             |    34|
|198   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__35              |    96|
|199   |        rxbuf                        |ipbus_ported_dpram72__35                         |    79|
|200   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized117                |   343|
|201   |        fabric                       |ipbus_fabric_sel__parameterized2__35             |    34|
|202   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__34              |    96|
|203   |        rxbuf                        |ipbus_ported_dpram72__34                         |    79|
|204   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized118                |   266|
|205   |        fabric                       |ipbus_fabric_sel__parameterized2__34             |    34|
|206   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__33              |    96|
|207   |        rxbuf                        |ipbus_ported_dpram72__33                         |    79|
|208   |    \rgen[15].region                 |emp_region__parameterized14                      |  3219|
|209   |      fabric                         |ipbus_fabric_sel__parameterized1__12             |    33|
|210   |      ttc_delay                      |del_array__parameterized33                       |    16|
|211   |      resync_delay                   |del_array__parameterized34__1                    |     2|
|212   |      rst_delay                      |del_array__parameterized34                       |     2|
|213   |      bunch                          |bunch_ctr__parameterized0__11                    |    73|
|214   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__11             |   106|
|215   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized119                |   343|
|216   |        fabric                       |ipbus_fabric_sel__parameterized2__89             |    34|
|217   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__88              |    96|
|218   |        rxbuf                        |ipbus_ported_dpram72__88                         |    79|
|219   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized120                |   266|
|220   |        fabric                       |ipbus_fabric_sel__parameterized2__88             |    34|
|221   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__87              |    96|
|222   |        rxbuf                        |ipbus_ported_dpram72__87                         |    79|
|223   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized121                |   343|
|224   |        fabric                       |ipbus_fabric_sel__parameterized2__87             |    34|
|225   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__86              |    96|
|226   |        rxbuf                        |ipbus_ported_dpram72__86                         |    79|
|227   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized122                |   266|
|228   |        fabric                       |ipbus_fabric_sel__parameterized2__86             |    34|
|229   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__85              |    96|
|230   |        rxbuf                        |ipbus_ported_dpram72__85                         |    79|
|231   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized123                |   343|
|232   |        fabric                       |ipbus_fabric_sel__parameterized2__85             |    34|
|233   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__84              |    96|
|234   |        rxbuf                        |ipbus_ported_dpram72__84                         |    79|
|235   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized124                |   266|
|236   |        fabric                       |ipbus_fabric_sel__parameterized2__84             |    34|
|237   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__83              |    96|
|238   |        rxbuf                        |ipbus_ported_dpram72__83                         |    79|
|239   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized125                |   343|
|240   |        fabric                       |ipbus_fabric_sel__parameterized2__83             |    34|
|241   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__82              |    96|
|242   |        rxbuf                        |ipbus_ported_dpram72__82                         |    79|
|243   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized126                |   266|
|244   |        fabric                       |ipbus_fabric_sel__parameterized2__82             |    34|
|245   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__81              |    96|
|246   |        rxbuf                        |ipbus_ported_dpram72__81                         |    79|
|247   |    \rgen[16].region                 |emp_region__parameterized15                      |  3217|
|248   |      fabric                         |ipbus_fabric_sel__parameterized1__11             |    33|
|249   |      ttc_delay                      |del_array__parameterized35                       |    16|
|250   |      resync_delay                   |del_array__parameterized36__1                    |     2|
|251   |      rst_delay                      |del_array__parameterized36                       |     2|
|252   |      bunch                          |bunch_ctr__parameterized0__10                    |    73|
|253   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__10             |   106|
|254   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized127                |   342|
|255   |        fabric                       |ipbus_fabric_sel__parameterized2__81             |    34|
|256   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__80              |    96|
|257   |        rxbuf                        |ipbus_ported_dpram72__80                         |    79|
|258   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized128                |   266|
|259   |        fabric                       |ipbus_fabric_sel__parameterized2__80             |    34|
|260   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__79              |    96|
|261   |        rxbuf                        |ipbus_ported_dpram72__79                         |    79|
|262   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized129                |   343|
|263   |        fabric                       |ipbus_fabric_sel__parameterized2__79             |    34|
|264   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__78              |    96|
|265   |        rxbuf                        |ipbus_ported_dpram72__78                         |    79|
|266   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized130                |   266|
|267   |        fabric                       |ipbus_fabric_sel__parameterized2__78             |    34|
|268   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__77              |    96|
|269   |        rxbuf                        |ipbus_ported_dpram72__77                         |    79|
|270   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized131                |   343|
|271   |        fabric                       |ipbus_fabric_sel__parameterized2__77             |    34|
|272   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__76              |    96|
|273   |        rxbuf                        |ipbus_ported_dpram72__76                         |    79|
|274   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized132                |   266|
|275   |        fabric                       |ipbus_fabric_sel__parameterized2__76             |    34|
|276   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__75              |    96|
|277   |        rxbuf                        |ipbus_ported_dpram72__75                         |    79|
|278   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized133                |   342|
|279   |        fabric                       |ipbus_fabric_sel__parameterized2__75             |    34|
|280   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__74              |    96|
|281   |        rxbuf                        |ipbus_ported_dpram72__74                         |    79|
|282   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized134                |   266|
|283   |        fabric                       |ipbus_fabric_sel__parameterized2__74             |    34|
|284   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__73              |    96|
|285   |        rxbuf                        |ipbus_ported_dpram72__73                         |    79|
|286   |    \rgen[17].region                 |emp_region__parameterized16                      |  3217|
|287   |      fabric                         |ipbus_fabric_sel__parameterized1__10             |    33|
|288   |      ttc_delay                      |del_array__parameterized37                       |    16|
|289   |      resync_delay                   |del_array__parameterized38__1                    |     2|
|290   |      rst_delay                      |del_array__parameterized38                       |     2|
|291   |      bunch                          |bunch_ctr__parameterized0__9                     |    73|
|292   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__9              |   106|
|293   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized135                |   343|
|294   |        fabric                       |ipbus_fabric_sel__parameterized2__73             |    34|
|295   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__72              |    96|
|296   |        rxbuf                        |ipbus_ported_dpram72__72                         |    79|
|297   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized136                |   266|
|298   |        fabric                       |ipbus_fabric_sel__parameterized2__72             |    34|
|299   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__71              |    96|
|300   |        rxbuf                        |ipbus_ported_dpram72__71                         |    79|
|301   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized137                |   342|
|302   |        fabric                       |ipbus_fabric_sel__parameterized2__71             |    34|
|303   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__70              |    96|
|304   |        rxbuf                        |ipbus_ported_dpram72__70                         |    79|
|305   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized138                |   266|
|306   |        fabric                       |ipbus_fabric_sel__parameterized2__70             |    34|
|307   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__69              |    96|
|308   |        rxbuf                        |ipbus_ported_dpram72__69                         |    79|
|309   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized139                |   342|
|310   |        fabric                       |ipbus_fabric_sel__parameterized2__69             |    34|
|311   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__68              |    96|
|312   |        rxbuf                        |ipbus_ported_dpram72__68                         |    79|
|313   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized140                |   266|
|314   |        fabric                       |ipbus_fabric_sel__parameterized2__68             |    34|
|315   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__67              |    96|
|316   |        rxbuf                        |ipbus_ported_dpram72__67                         |    79|
|317   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized141                |   343|
|318   |        fabric                       |ipbus_fabric_sel__parameterized2__67             |    34|
|319   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__66              |    96|
|320   |        rxbuf                        |ipbus_ported_dpram72__66                         |    79|
|321   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized142                |   266|
|322   |        fabric                       |ipbus_fabric_sel__parameterized2__66             |    34|
|323   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__65              |    96|
|324   |        rxbuf                        |ipbus_ported_dpram72__65                         |    79|
|325   |    \rgen[3].region                  |emp_region__parameterized2                       |  3217|
|326   |      fabric                         |ipbus_fabric_sel__parameterized1__5              |    33|
|327   |      ttc_delay                      |del_array__parameterized10                       |    16|
|328   |      resync_delay                   |del_array__parameterized11__1                    |     2|
|329   |      rst_delay                      |del_array__parameterized11                       |     2|
|330   |      bunch                          |bunch_ctr__parameterized0__4                     |    73|
|331   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__4              |   106|
|332   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized23                 |   343|
|333   |        fabric                       |ipbus_fabric_sel__parameterized2__33             |    34|
|334   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__32              |    96|
|335   |        rxbuf                        |ipbus_ported_dpram72__32                         |    79|
|336   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized24                 |   266|
|337   |        fabric                       |ipbus_fabric_sel__parameterized2__32             |    34|
|338   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__31              |    96|
|339   |        rxbuf                        |ipbus_ported_dpram72__31                         |    79|
|340   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized25                 |   342|
|341   |        fabric                       |ipbus_fabric_sel__parameterized2__31             |    34|
|342   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__30              |    96|
|343   |        rxbuf                        |ipbus_ported_dpram72__30                         |    79|
|344   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized26                 |   266|
|345   |        fabric                       |ipbus_fabric_sel__parameterized2__30             |    34|
|346   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__29              |    96|
|347   |        rxbuf                        |ipbus_ported_dpram72__29                         |    79|
|348   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized27                 |   342|
|349   |        fabric                       |ipbus_fabric_sel__parameterized2__29             |    34|
|350   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__28              |    96|
|351   |        rxbuf                        |ipbus_ported_dpram72__28                         |    79|
|352   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized28                 |   266|
|353   |        fabric                       |ipbus_fabric_sel__parameterized2__28             |    34|
|354   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__27              |    96|
|355   |        rxbuf                        |ipbus_ported_dpram72__27                         |    79|
|356   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized29                 |   343|
|357   |        fabric                       |ipbus_fabric_sel__parameterized2__27             |    34|
|358   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__26              |    96|
|359   |        rxbuf                        |ipbus_ported_dpram72__26                         |    79|
|360   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized30                 |   266|
|361   |        fabric                       |ipbus_fabric_sel__parameterized2__26             |    34|
|362   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__25              |    96|
|363   |        rxbuf                        |ipbus_ported_dpram72__25                         |    79|
|364   |    \rgen[8].region                  |emp_region__parameterized7                       |  3217|
|365   |      fabric                         |ipbus_fabric_sel__parameterized1                 |    33|
|366   |      ttc_delay                      |del_array__parameterized19                       |    16|
|367   |      resync_delay                   |del_array__parameterized20__1                    |     2|
|368   |      rst_delay                      |del_array__parameterized20                       |     2|
|369   |      bunch                          |bunch_ctr__parameterized0                        |    73|
|370   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4                 |   106|
|371   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized63                 |   342|
|372   |        fabric                       |ipbus_fabric_sel__parameterized2                 |    34|
|373   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0                  |    96|
|374   |        rxbuf                        |ipbus_ported_dpram72                             |    79|
|375   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized64                 |   266|
|376   |        fabric                       |ipbus_fabric_sel__parameterized2__144            |    34|
|377   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__143             |    96|
|378   |        rxbuf                        |ipbus_ported_dpram72__143                        |    79|
|379   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized65                 |   343|
|380   |        fabric                       |ipbus_fabric_sel__parameterized2__143            |    34|
|381   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__142             |    96|
|382   |        rxbuf                        |ipbus_ported_dpram72__142                        |    79|
|383   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized66                 |   266|
|384   |        fabric                       |ipbus_fabric_sel__parameterized2__142            |    34|
|385   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__141             |    96|
|386   |        rxbuf                        |ipbus_ported_dpram72__141                        |    79|
|387   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized67                 |   343|
|388   |        fabric                       |ipbus_fabric_sel__parameterized2__141            |    34|
|389   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__140             |    96|
|390   |        rxbuf                        |ipbus_ported_dpram72__140                        |    79|
|391   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized68                 |   266|
|392   |        fabric                       |ipbus_fabric_sel__parameterized2__140            |    34|
|393   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__139             |    96|
|394   |        rxbuf                        |ipbus_ported_dpram72__139                        |    79|
|395   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized69                 |   342|
|396   |        fabric                       |ipbus_fabric_sel__parameterized2__139            |    34|
|397   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__138             |    96|
|398   |        rxbuf                        |ipbus_ported_dpram72__138                        |    79|
|399   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized70                 |   266|
|400   |        fabric                       |ipbus_fabric_sel__parameterized2__138            |    34|
|401   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__137             |    96|
|402   |        rxbuf                        |ipbus_ported_dpram72__137                        |    79|
|403   |    \rgen[9].region                  |emp_region__parameterized8                       |  3217|
|404   |      fabric                         |ipbus_fabric_sel__parameterized1__18             |    33|
|405   |      ttc_delay                      |del_array__parameterized21                       |    16|
|406   |      resync_delay                   |del_array__parameterized22__1                    |     2|
|407   |      rst_delay                      |del_array__parameterized22                       |     2|
|408   |      bunch                          |bunch_ctr__parameterized0__17                    |    73|
|409   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__17             |   106|
|410   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized71                 |   343|
|411   |        fabric                       |ipbus_fabric_sel__parameterized2__137            |    34|
|412   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__136             |    96|
|413   |        rxbuf                        |ipbus_ported_dpram72__136                        |    79|
|414   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized72                 |   266|
|415   |        fabric                       |ipbus_fabric_sel__parameterized2__136            |    34|
|416   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__135             |    96|
|417   |        rxbuf                        |ipbus_ported_dpram72__135                        |    79|
|418   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized73                 |   342|
|419   |        fabric                       |ipbus_fabric_sel__parameterized2__135            |    34|
|420   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__134             |    96|
|421   |        rxbuf                        |ipbus_ported_dpram72__134                        |    79|
|422   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized74                 |   266|
|423   |        fabric                       |ipbus_fabric_sel__parameterized2__134            |    34|
|424   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__133             |    96|
|425   |        rxbuf                        |ipbus_ported_dpram72__133                        |    79|
|426   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized75                 |   342|
|427   |        fabric                       |ipbus_fabric_sel__parameterized2__133            |    34|
|428   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__132             |    96|
|429   |        rxbuf                        |ipbus_ported_dpram72__132                        |    79|
|430   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized76                 |   266|
|431   |        fabric                       |ipbus_fabric_sel__parameterized2__132            |    34|
|432   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__131             |    96|
|433   |        rxbuf                        |ipbus_ported_dpram72__131                        |    79|
|434   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized77                 |   343|
|435   |        fabric                       |ipbus_fabric_sel__parameterized2__131            |    34|
|436   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__130             |    96|
|437   |        rxbuf                        |ipbus_ported_dpram72__130                        |    79|
|438   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized78                 |   266|
|439   |        fabric                       |ipbus_fabric_sel__parameterized2__130            |    34|
|440   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__129             |    96|
|441   |        rxbuf                        |ipbus_ported_dpram72__129                        |    79|
|442   |    \rgen[12].region                 |emp_region__parameterized11                      |  3217|
|443   |      fabric                         |ipbus_fabric_sel__parameterized1__16             |    33|
|444   |      ttc_delay                      |del_array__parameterized27                       |    16|
|445   |      resync_delay                   |del_array__parameterized28__1                    |     2|
|446   |      rst_delay                      |del_array__parameterized28                       |     2|
|447   |      bunch                          |bunch_ctr__parameterized0__15                    |    73|
|448   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__15             |   106|
|449   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized95                 |   343|
|450   |        fabric                       |ipbus_fabric_sel__parameterized2__121            |    34|
|451   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__120             |    96|
|452   |        rxbuf                        |ipbus_ported_dpram72__120                        |    79|
|453   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized96                 |   266|
|454   |        fabric                       |ipbus_fabric_sel__parameterized2__120            |    34|
|455   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__119             |    96|
|456   |        rxbuf                        |ipbus_ported_dpram72__119                        |    79|
|457   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized97                 |   342|
|458   |        fabric                       |ipbus_fabric_sel__parameterized2__119            |    34|
|459   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__118             |    96|
|460   |        rxbuf                        |ipbus_ported_dpram72__118                        |    79|
|461   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized98                 |   266|
|462   |        fabric                       |ipbus_fabric_sel__parameterized2__118            |    34|
|463   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__117             |    96|
|464   |        rxbuf                        |ipbus_ported_dpram72__117                        |    79|
|465   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized99                 |   342|
|466   |        fabric                       |ipbus_fabric_sel__parameterized2__117            |    34|
|467   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__116             |    96|
|468   |        rxbuf                        |ipbus_ported_dpram72__116                        |    79|
|469   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized100                |   266|
|470   |        fabric                       |ipbus_fabric_sel__parameterized2__116            |    34|
|471   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__115             |    96|
|472   |        rxbuf                        |ipbus_ported_dpram72__115                        |    79|
|473   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized101                |   343|
|474   |        fabric                       |ipbus_fabric_sel__parameterized2__115            |    34|
|475   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__114             |    96|
|476   |        rxbuf                        |ipbus_ported_dpram72__114                        |    79|
|477   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized102                |   266|
|478   |        fabric                       |ipbus_fabric_sel__parameterized2__114            |    34|
|479   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__113             |    96|
|480   |        rxbuf                        |ipbus_ported_dpram72__113                        |    79|
|481   |    \rgen[11].region                 |emp_region__parameterized10                      |  3218|
|482   |      fabric                         |ipbus_fabric_sel__parameterized1__15             |    33|
|483   |      ttc_delay                      |del_array__parameterized25                       |    16|
|484   |      resync_delay                   |del_array__parameterized26__1                    |     2|
|485   |      rst_delay                      |del_array__parameterized26                       |     2|
|486   |      bunch                          |bunch_ctr__parameterized0__14                    |    73|
|487   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__14             |   106|
|488   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized87                 |   342|
|489   |        fabric                       |ipbus_fabric_sel__parameterized2__113            |    34|
|490   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__112             |    96|
|491   |        rxbuf                        |ipbus_ported_dpram72__112                        |    79|
|492   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized88                 |   266|
|493   |        fabric                       |ipbus_fabric_sel__parameterized2__112            |    34|
|494   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__111             |    96|
|495   |        rxbuf                        |ipbus_ported_dpram72__111                        |    79|
|496   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized89                 |   343|
|497   |        fabric                       |ipbus_fabric_sel__parameterized2__111            |    34|
|498   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__110             |    96|
|499   |        rxbuf                        |ipbus_ported_dpram72__110                        |    79|
|500   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized90                 |   266|
|501   |        fabric                       |ipbus_fabric_sel__parameterized2__110            |    34|
|502   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__109             |    96|
|503   |        rxbuf                        |ipbus_ported_dpram72__109                        |    79|
|504   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized91                 |   343|
|505   |        fabric                       |ipbus_fabric_sel__parameterized2__109            |    34|
|506   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__108             |    96|
|507   |        rxbuf                        |ipbus_ported_dpram72__108                        |    79|
|508   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized92                 |   266|
|509   |        fabric                       |ipbus_fabric_sel__parameterized2__108            |    34|
|510   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__107             |    96|
|511   |        rxbuf                        |ipbus_ported_dpram72__107                        |    79|
|512   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized93                 |   343|
|513   |        fabric                       |ipbus_fabric_sel__parameterized2__107            |    34|
|514   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__106             |    96|
|515   |        rxbuf                        |ipbus_ported_dpram72__106                        |    79|
|516   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized94                 |   266|
|517   |        fabric                       |ipbus_fabric_sel__parameterized2__106            |    34|
|518   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__105             |    96|
|519   |        rxbuf                        |ipbus_ported_dpram72__105                        |    79|
|520   |    \rgen[10].region                 |emp_region__parameterized9                       |  3217|
|521   |      fabric                         |ipbus_fabric_sel__parameterized1__14             |    33|
|522   |      ttc_delay                      |del_array__parameterized23                       |    16|
|523   |      resync_delay                   |del_array__parameterized24__1                    |     2|
|524   |      rst_delay                      |del_array__parameterized24                       |     2|
|525   |      bunch                          |bunch_ctr__parameterized0__13                    |    73|
|526   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__13             |   106|
|527   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized79                 |   343|
|528   |        fabric                       |ipbus_fabric_sel__parameterized2__105            |    34|
|529   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__104             |    96|
|530   |        rxbuf                        |ipbus_ported_dpram72__104                        |    79|
|531   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized80                 |   266|
|532   |        fabric                       |ipbus_fabric_sel__parameterized2__104            |    34|
|533   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__103             |    96|
|534   |        rxbuf                        |ipbus_ported_dpram72__103                        |    79|
|535   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized81                 |   342|
|536   |        fabric                       |ipbus_fabric_sel__parameterized2__103            |    34|
|537   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__102             |    96|
|538   |        rxbuf                        |ipbus_ported_dpram72__102                        |    79|
|539   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized82                 |   266|
|540   |        fabric                       |ipbus_fabric_sel__parameterized2__102            |    34|
|541   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__101             |    96|
|542   |        rxbuf                        |ipbus_ported_dpram72__101                        |    79|
|543   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized83                 |   342|
|544   |        fabric                       |ipbus_fabric_sel__parameterized2__101            |    34|
|545   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__100             |    96|
|546   |        rxbuf                        |ipbus_ported_dpram72__100                        |    79|
|547   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized84                 |   266|
|548   |        fabric                       |ipbus_fabric_sel__parameterized2__100            |    34|
|549   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__99              |    96|
|550   |        rxbuf                        |ipbus_ported_dpram72__99                         |    79|
|551   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized85                 |   343|
|552   |        fabric                       |ipbus_fabric_sel__parameterized2__99             |    34|
|553   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__98              |    96|
|554   |        rxbuf                        |ipbus_ported_dpram72__98                         |    79|
|555   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized86                 |   266|
|556   |        fabric                       |ipbus_fabric_sel__parameterized2__98             |    34|
|557   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__97              |    96|
|558   |        rxbuf                        |ipbus_ported_dpram72__97                         |    79|
|559   |    \rgen[10].dc                     |ipbus_dc_node__parameterized9                    |   107|
|560   |    \rgen[11].dc                     |ipbus_dc_node__parameterized10                   |   107|
|561   |    \rgen[12].dc                     |ipbus_dc_node__parameterized11                   |   107|
|562   |    \rgen[13].dc                     |ipbus_dc_node__parameterized12                   |   107|
|563   |    \rgen[14].dc                     |ipbus_dc_node__parameterized13                   |   107|
|564   |    \rgen[15].dc                     |ipbus_dc_node__parameterized14                   |   107|
|565   |    \rgen[16].dc                     |ipbus_dc_node__parameterized15                   |   107|
|566   |    \rgen[17].dc                     |ipbus_dc_node__parameterized16                   |   141|
|567   |    \rgen[7].region                  |emp_region__parameterized6                       |  3218|
|568   |      fabric                         |ipbus_fabric_sel__parameterized1__13             |    33|
|569   |      ttc_delay                      |del_array__parameterized17                       |    16|
|570   |      resync_delay                   |del_array__parameterized18__1                    |     2|
|571   |      rst_delay                      |del_array__parameterized18                       |     2|
|572   |      bunch                          |bunch_ctr__parameterized0__12                    |    73|
|573   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__12             |   106|
|574   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized55                 |   342|
|575   |        fabric                       |ipbus_fabric_sel__parameterized2__97             |    34|
|576   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__96              |    96|
|577   |        rxbuf                        |ipbus_ported_dpram72__96                         |    79|
|578   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized56                 |   266|
|579   |        fabric                       |ipbus_fabric_sel__parameterized2__96             |    34|
|580   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__95              |    96|
|581   |        rxbuf                        |ipbus_ported_dpram72__95                         |    79|
|582   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized57                 |   343|
|583   |        fabric                       |ipbus_fabric_sel__parameterized2__95             |    34|
|584   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__94              |    96|
|585   |        rxbuf                        |ipbus_ported_dpram72__94                         |    79|
|586   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized58                 |   266|
|587   |        fabric                       |ipbus_fabric_sel__parameterized2__94             |    34|
|588   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__93              |    96|
|589   |        rxbuf                        |ipbus_ported_dpram72__93                         |    79|
|590   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized59                 |   343|
|591   |        fabric                       |ipbus_fabric_sel__parameterized2__93             |    34|
|592   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__92              |    96|
|593   |        rxbuf                        |ipbus_ported_dpram72__92                         |    79|
|594   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized60                 |   266|
|595   |        fabric                       |ipbus_fabric_sel__parameterized2__92             |    34|
|596   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__91              |    96|
|597   |        rxbuf                        |ipbus_ported_dpram72__91                         |    79|
|598   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized61                 |   343|
|599   |        fabric                       |ipbus_fabric_sel__parameterized2__91             |    34|
|600   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__90              |    96|
|601   |        rxbuf                        |ipbus_ported_dpram72__90                         |    79|
|602   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized62                 |   266|
|603   |        fabric                       |ipbus_fabric_sel__parameterized2__90             |    34|
|604   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__89              |    96|
|605   |        rxbuf                        |ipbus_ported_dpram72__89                         |    79|
|606   |    \rgen[6].dc                      |ipbus_dc_node__parameterized5                    |   107|
|607   |    \rgen[7].dc                      |ipbus_dc_node__parameterized6                    |   107|
|608   |    \rgen[8].dc                      |ipbus_dc_node__parameterized7                    |   107|
|609   |    \rgen[9].dc                      |ipbus_dc_node__parameterized8                    |   141|
|610   |    id                               |region_info                                      |     1|
|611   |    fabric                           |ipbus_fabric_sel__parameterized3                 |    35|
|612   |    \rgen[4].region                  |emp_region__parameterized3                       |  3217|
|613   |      fabric                         |ipbus_fabric_sel__parameterized1__4              |    33|
|614   |      ttc_delay                      |del_array__parameterized12                       |    16|
|615   |      resync_delay                   |del_array__parameterized13__1                    |     2|
|616   |      rst_delay                      |del_array__parameterized13                       |     2|
|617   |      bunch                          |bunch_ctr__parameterized0__3                     |    73|
|618   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__3              |   106|
|619   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized31                 |   342|
|620   |        fabric                       |ipbus_fabric_sel__parameterized2__25             |    34|
|621   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__24              |    96|
|622   |        rxbuf                        |ipbus_ported_dpram72__24                         |    79|
|623   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized32                 |   266|
|624   |        fabric                       |ipbus_fabric_sel__parameterized2__24             |    34|
|625   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__23              |    96|
|626   |        rxbuf                        |ipbus_ported_dpram72__23                         |    79|
|627   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized33                 |   343|
|628   |        fabric                       |ipbus_fabric_sel__parameterized2__23             |    34|
|629   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__22              |    96|
|630   |        rxbuf                        |ipbus_ported_dpram72__22                         |    79|
|631   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized34                 |   266|
|632   |        fabric                       |ipbus_fabric_sel__parameterized2__22             |    34|
|633   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__21              |    96|
|634   |        rxbuf                        |ipbus_ported_dpram72__21                         |    79|
|635   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized35                 |   343|
|636   |        fabric                       |ipbus_fabric_sel__parameterized2__21             |    34|
|637   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__20              |    96|
|638   |        rxbuf                        |ipbus_ported_dpram72__20                         |    79|
|639   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized36                 |   266|
|640   |        fabric                       |ipbus_fabric_sel__parameterized2__20             |    34|
|641   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__19              |    96|
|642   |        rxbuf                        |ipbus_ported_dpram72__19                         |    79|
|643   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized37                 |   342|
|644   |        fabric                       |ipbus_fabric_sel__parameterized2__19             |    34|
|645   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__18              |    96|
|646   |        rxbuf                        |ipbus_ported_dpram72__18                         |    79|
|647   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized38                 |   266|
|648   |        fabric                       |ipbus_fabric_sel__parameterized2__18             |    34|
|649   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__17              |    96|
|650   |        rxbuf                        |ipbus_ported_dpram72__17                         |    79|
|651   |    \rgen[2].region                  |emp_region__parameterized1                       |  3217|
|652   |      fabric                         |ipbus_fabric_sel__parameterized1__3              |    33|
|653   |      ttc_delay                      |del_array__parameterized8                        |    16|
|654   |      resync_delay                   |del_array__parameterized9__1                     |     2|
|655   |      rst_delay                      |del_array__parameterized9                        |     2|
|656   |      bunch                          |bunch_ctr__parameterized0__2                     |    73|
|657   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__2              |   106|
|658   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized15                 |   342|
|659   |        fabric                       |ipbus_fabric_sel__parameterized2__17             |    34|
|660   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__16              |    96|
|661   |        rxbuf                        |ipbus_ported_dpram72__16                         |    79|
|662   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized16                 |   266|
|663   |        fabric                       |ipbus_fabric_sel__parameterized2__16             |    34|
|664   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__15              |    96|
|665   |        rxbuf                        |ipbus_ported_dpram72__15                         |    79|
|666   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized17                 |   343|
|667   |        fabric                       |ipbus_fabric_sel__parameterized2__15             |    34|
|668   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__14              |    96|
|669   |        rxbuf                        |ipbus_ported_dpram72__14                         |    79|
|670   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized18                 |   266|
|671   |        fabric                       |ipbus_fabric_sel__parameterized2__14             |    34|
|672   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__13              |    96|
|673   |        rxbuf                        |ipbus_ported_dpram72__13                         |    79|
|674   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized19                 |   343|
|675   |        fabric                       |ipbus_fabric_sel__parameterized2__13             |    34|
|676   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__12              |    96|
|677   |        rxbuf                        |ipbus_ported_dpram72__12                         |    79|
|678   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized20                 |   266|
|679   |        fabric                       |ipbus_fabric_sel__parameterized2__12             |    34|
|680   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__11              |    96|
|681   |        rxbuf                        |ipbus_ported_dpram72__11                         |    79|
|682   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized21                 |   342|
|683   |        fabric                       |ipbus_fabric_sel__parameterized2__11             |    34|
|684   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__10              |    96|
|685   |        rxbuf                        |ipbus_ported_dpram72__10                         |    79|
|686   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized22                 |   266|
|687   |        fabric                       |ipbus_fabric_sel__parameterized2__10             |    34|
|688   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__9               |    96|
|689   |        rxbuf                        |ipbus_ported_dpram72__9                          |    79|
|690   |    \rgen[2].dc                      |ipbus_dc_node__parameterized1                    |   107|
|691   |    \rgen[5].dc                      |ipbus_dc_node__parameterized4                    |   107|
|692   |    \rgen[3].dc                      |ipbus_dc_node__parameterized2                    |   107|
|693   |    \rgen[4].dc                      |ipbus_dc_node__parameterized3                    |   107|
|694   |    \rgen[5].region                  |emp_region__parameterized4                       |  3217|
|695   |      fabric                         |ipbus_fabric_sel__parameterized1__2              |    33|
|696   |      ttc_delay                      |del_array__parameterized14                       |    16|
|697   |      resync_delay                   |del_array__parameterized15__1                    |     2|
|698   |      rst_delay                      |del_array__parameterized15                       |     2|
|699   |      bunch                          |bunch_ctr__parameterized0__1                     |    73|
|700   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__1              |   106|
|701   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized39                 |   343|
|702   |        fabric                       |ipbus_fabric_sel__parameterized2__9              |    34|
|703   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__8               |    96|
|704   |        rxbuf                        |ipbus_ported_dpram72__8                          |    79|
|705   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized40                 |   266|
|706   |        fabric                       |ipbus_fabric_sel__parameterized2__8              |    34|
|707   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__7               |    96|
|708   |        rxbuf                        |ipbus_ported_dpram72__7                          |    79|
|709   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized41                 |   342|
|710   |        fabric                       |ipbus_fabric_sel__parameterized2__7              |    34|
|711   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__6               |    96|
|712   |        rxbuf                        |ipbus_ported_dpram72__6                          |    79|
|713   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized42                 |   266|
|714   |        fabric                       |ipbus_fabric_sel__parameterized2__6              |    34|
|715   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__5               |    96|
|716   |        rxbuf                        |ipbus_ported_dpram72__5                          |    79|
|717   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized43                 |   342|
|718   |        fabric                       |ipbus_fabric_sel__parameterized2__5              |    34|
|719   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__4               |    96|
|720   |        rxbuf                        |ipbus_ported_dpram72__4                          |    79|
|721   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized44                 |   266|
|722   |        fabric                       |ipbus_fabric_sel__parameterized2__4              |    34|
|723   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__3               |    96|
|724   |        rxbuf                        |ipbus_ported_dpram72__3                          |    79|
|725   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized45                 |   343|
|726   |        fabric                       |ipbus_fabric_sel__parameterized2__3              |    34|
|727   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__2               |    96|
|728   |        rxbuf                        |ipbus_ported_dpram72__2                          |    79|
|729   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized46                 |   266|
|730   |        fabric                       |ipbus_fabric_sel__parameterized2__2              |    34|
|731   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__1               |    96|
|732   |        rxbuf                        |ipbus_ported_dpram72__1                          |    79|
|733   |    \rgen[0].region                  |emp_region                                       |  3217|
|734   |      fabric                         |ipbus_fabric_sel__parameterized1__9              |    33|
|735   |      ttc_delay                      |del_array__parameterized4                        |    16|
|736   |      resync_delay                   |del_array__parameterized5__1                     |     2|
|737   |      rst_delay                      |del_array__parameterized5                        |     2|
|738   |      bunch                          |bunch_ctr__parameterized0__8                     |    73|
|739   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__8              |   106|
|740   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer                                  |   343|
|741   |        fabric                       |ipbus_fabric_sel__parameterized2__65             |    34|
|742   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__64              |    96|
|743   |        rxbuf                        |ipbus_ported_dpram72__64                         |    79|
|744   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized0                  |   266|
|745   |        fabric                       |ipbus_fabric_sel__parameterized2__64             |    34|
|746   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__63              |    96|
|747   |        rxbuf                        |ipbus_ported_dpram72__63                         |    79|
|748   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized1                  |   342|
|749   |        fabric                       |ipbus_fabric_sel__parameterized2__63             |    34|
|750   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__62              |    96|
|751   |        rxbuf                        |ipbus_ported_dpram72__62                         |    79|
|752   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized2                  |   266|
|753   |        fabric                       |ipbus_fabric_sel__parameterized2__62             |    34|
|754   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__61              |    96|
|755   |        rxbuf                        |ipbus_ported_dpram72__61                         |    79|
|756   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized3                  |   342|
|757   |        fabric                       |ipbus_fabric_sel__parameterized2__61             |    34|
|758   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__60              |    96|
|759   |        rxbuf                        |ipbus_ported_dpram72__60                         |    79|
|760   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized4                  |   266|
|761   |        fabric                       |ipbus_fabric_sel__parameterized2__60             |    34|
|762   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__59              |    96|
|763   |        rxbuf                        |ipbus_ported_dpram72__59                         |    79|
|764   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized5                  |   343|
|765   |        fabric                       |ipbus_fabric_sel__parameterized2__59             |    34|
|766   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__58              |    96|
|767   |        rxbuf                        |ipbus_ported_dpram72__58                         |    79|
|768   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized6                  |   266|
|769   |        fabric                       |ipbus_fabric_sel__parameterized2__58             |    34|
|770   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__57              |    96|
|771   |        rxbuf                        |ipbus_ported_dpram72__57                         |    79|
|772   |    \rgen[1].dc                      |ipbus_dc_node__parameterized0                    |   107|
|773   |    \rgen[0].dc                      |ipbus_dc_node                                    |   107|
|774   |    \rgen[1].region                  |emp_region__parameterized0                       |  3217|
|775   |      fabric                         |ipbus_fabric_sel__parameterized1__8              |    33|
|776   |      ttc_delay                      |del_array__parameterized6                        |    16|
|777   |      resync_delay                   |del_array__parameterized7__1                     |     2|
|778   |      rst_delay                      |del_array__parameterized7                        |     2|
|779   |      bunch                          |bunch_ctr__parameterized0__7                     |    73|
|780   |      \bgen.fabric_buf               |ipbus_fabric_sel__parameterized4__7              |   106|
|781   |      \bgen.buf_gen[0].cbuf_gen.buf  |emp_chan_buffer__parameterized7                  |   342|
|782   |        fabric                       |ipbus_fabric_sel__parameterized2__57             |    34|
|783   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__56              |    96|
|784   |        rxbuf                        |ipbus_ported_dpram72__56                         |    79|
|785   |      \bgen.buf_gen[1].cbuf_gen.buf  |emp_chan_buffer__parameterized8                  |   266|
|786   |        fabric                       |ipbus_fabric_sel__parameterized2__56             |    34|
|787   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__55              |    96|
|788   |        rxbuf                        |ipbus_ported_dpram72__55                         |    79|
|789   |      \bgen.buf_gen[2].cbuf_gen.buf  |emp_chan_buffer__parameterized9                  |   343|
|790   |        fabric                       |ipbus_fabric_sel__parameterized2__55             |    34|
|791   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__54              |    96|
|792   |        rxbuf                        |ipbus_ported_dpram72__54                         |    79|
|793   |      \bgen.buf_gen[3].cbuf_gen.buf  |emp_chan_buffer__parameterized10                 |   266|
|794   |        fabric                       |ipbus_fabric_sel__parameterized2__54             |    34|
|795   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__53              |    96|
|796   |        rxbuf                        |ipbus_ported_dpram72__53                         |    79|
|797   |      \bgen.buf_gen[4].cbuf_gen.buf  |emp_chan_buffer__parameterized11                 |   343|
|798   |        fabric                       |ipbus_fabric_sel__parameterized2__53             |    34|
|799   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__52              |    96|
|800   |        rxbuf                        |ipbus_ported_dpram72__52                         |    79|
|801   |      \bgen.buf_gen[5].cbuf_gen.buf  |emp_chan_buffer__parameterized12                 |   266|
|802   |        fabric                       |ipbus_fabric_sel__parameterized2__52             |    34|
|803   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__51              |    96|
|804   |        rxbuf                        |ipbus_ported_dpram72__51                         |    79|
|805   |      \bgen.buf_gen[6].cbuf_gen.buf  |emp_chan_buffer__parameterized13                 |   342|
|806   |        fabric                       |ipbus_fabric_sel__parameterized2__51             |    34|
|807   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__50              |    96|
|808   |        rxbuf                        |ipbus_ported_dpram72__50                         |    79|
|809   |      \bgen.buf_gen[7].cbuf_gen.buf  |emp_chan_buffer__parameterized14                 |   266|
|810   |        fabric                       |ipbus_fabric_sel__parameterized2__50             |    34|
|811   |        ctrlreg                      |ipbus_ctrlreg_v__parameterized0__49              |    96|
|812   |        rxbuf                        |ipbus_ported_dpram72__49                         |    79|
|813   |    fabric_q                         |ipbus_dc_fabric_sel                              |    43|
|814   |    loc                              |ipbus_reg_v__2                                   |     9|
|815   |  fabric                             |ipbus_fabric_sel                                 |    67|
|816   |  info                               |emp_info                                         |     7|
|817   |  ctrl                               |emp_ctrl                                         |   140|
|818   |    fabric                           |ipbus_fabric_sel__parameterized0                 |    35|
|819   |    csr                              |ipbus_ctrlreg_v                                  |    65|
|820   |    loc                              |ipbus_reg_v                                      |    33|
|821   |    id                               |board_const_reg                                  |     6|
|822   |  payload                            |emp_payload                                      | 28134|
+------+-------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:28 ; elapsed = 00:07:49 . Memory (MB): peak = 3981.004 ; gain = 1273.242 ; free physical = 248 ; free virtual = 3297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 440 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:06 ; elapsed = 00:07:28 . Memory (MB): peak = 3984.910 ; gain = 908.148 ; free physical = 8619 ; free virtual = 11667
Synthesis Optimization Complete : Time (s): cpu = 00:04:30 ; elapsed = 00:07:54 . Memory (MB): peak = 3984.910 ; gain = 1277.148 ; free physical = 8628 ; free virtual = 11667
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3984.910 ; gain = 0.000 ; free physical = 8555 ; free virtual = 11594
INFO: [Netlist 29-17] Analyzing 753 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance infra/clocks/mmcm with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance infra/osc_clock/mmcm with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance ttc/clocks/mmcm with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4056.777 ; gain = 0.000 ; free physical = 8453 ; free virtual = 11493
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  BUFG => BUFGCE: 10 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  MMCME4_BASE => MMCME4_ADV: 2 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
1431 Infos, 275 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:59 ; elapsed = 00:08:47 . Memory (MB): peak = 4056.777 ; gain = 2419.742 ; free physical = 8715 ; free virtual = 11755
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4056.777 ; gain = 0.000 ; free physical = 8715 ; free virtual = 11755
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/storage1/ag17009/IPBB_TestBuilds/w4_emp/proj/w4_algo/w4_algo/w4_algo.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4080.793 ; gain = 24.016 ; free physical = 8700 ; free virtual = 11754
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 19 14:20:45 2021...
