    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED_01
LED_01__0__MASK EQU 0x40
LED_01__0__PC EQU CYREG_PRT1_PC6
LED_01__0__PORT EQU 1
LED_01__0__SHIFT EQU 6
LED_01__AG EQU CYREG_PRT1_AG
LED_01__AMUX EQU CYREG_PRT1_AMUX
LED_01__BIE EQU CYREG_PRT1_BIE
LED_01__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_01__BYP EQU CYREG_PRT1_BYP
LED_01__CTL EQU CYREG_PRT1_CTL
LED_01__DM0 EQU CYREG_PRT1_DM0
LED_01__DM1 EQU CYREG_PRT1_DM1
LED_01__DM2 EQU CYREG_PRT1_DM2
LED_01__DR EQU CYREG_PRT1_DR
LED_01__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_01__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_01__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_01__MASK EQU 0x40
LED_01__PORT EQU 1
LED_01__PRT EQU CYREG_PRT1_PRT
LED_01__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_01__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_01__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_01__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_01__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_01__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_01__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_01__PS EQU CYREG_PRT1_PS
LED_01__SHIFT EQU 6
LED_01__SLW EQU CYREG_PRT1_SLW

; LED_02
LED_02__0__MASK EQU 0x80
LED_02__0__PC EQU CYREG_PRT1_PC7
LED_02__0__PORT EQU 1
LED_02__0__SHIFT EQU 7
LED_02__AG EQU CYREG_PRT1_AG
LED_02__AMUX EQU CYREG_PRT1_AMUX
LED_02__BIE EQU CYREG_PRT1_BIE
LED_02__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_02__BYP EQU CYREG_PRT1_BYP
LED_02__CTL EQU CYREG_PRT1_CTL
LED_02__DM0 EQU CYREG_PRT1_DM0
LED_02__DM1 EQU CYREG_PRT1_DM1
LED_02__DM2 EQU CYREG_PRT1_DM2
LED_02__DR EQU CYREG_PRT1_DR
LED_02__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_02__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_02__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_02__MASK EQU 0x80
LED_02__PORT EQU 1
LED_02__PRT EQU CYREG_PRT1_PRT
LED_02__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_02__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_02__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_02__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_02__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_02__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_02__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_02__PS EQU CYREG_PRT1_PS
LED_02__SHIFT EQU 7
LED_02__SLW EQU CYREG_PRT1_SLW

; LED_03
LED_03__0__MASK EQU 0x10
LED_03__0__PC EQU CYREG_PRT2_PC4
LED_03__0__PORT EQU 2
LED_03__0__SHIFT EQU 4
LED_03__AG EQU CYREG_PRT2_AG
LED_03__AMUX EQU CYREG_PRT2_AMUX
LED_03__BIE EQU CYREG_PRT2_BIE
LED_03__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_03__BYP EQU CYREG_PRT2_BYP
LED_03__CTL EQU CYREG_PRT2_CTL
LED_03__DM0 EQU CYREG_PRT2_DM0
LED_03__DM1 EQU CYREG_PRT2_DM1
LED_03__DM2 EQU CYREG_PRT2_DM2
LED_03__DR EQU CYREG_PRT2_DR
LED_03__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_03__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_03__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_03__MASK EQU 0x10
LED_03__PORT EQU 2
LED_03__PRT EQU CYREG_PRT2_PRT
LED_03__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_03__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_03__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_03__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_03__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_03__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_03__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_03__PS EQU CYREG_PRT2_PS
LED_03__SHIFT EQU 4
LED_03__SLW EQU CYREG_PRT2_SLW

; Pin_SCL
Pin_SCL__0__MASK EQU 0x10
Pin_SCL__0__PC EQU CYREG_PRT12_PC4
Pin_SCL__0__PORT EQU 12
Pin_SCL__0__SHIFT EQU 4
Pin_SCL__AG EQU CYREG_PRT12_AG
Pin_SCL__BIE EQU CYREG_PRT12_BIE
Pin_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_SCL__BYP EQU CYREG_PRT12_BYP
Pin_SCL__DM0 EQU CYREG_PRT12_DM0
Pin_SCL__DM1 EQU CYREG_PRT12_DM1
Pin_SCL__DM2 EQU CYREG_PRT12_DM2
Pin_SCL__DR EQU CYREG_PRT12_DR
Pin_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_SCL__MASK EQU 0x10
Pin_SCL__PORT EQU 12
Pin_SCL__PRT EQU CYREG_PRT12_PRT
Pin_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_SCL__PS EQU CYREG_PRT12_PS
Pin_SCL__SHIFT EQU 4
Pin_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_SCL__SLW EQU CYREG_PRT12_SLW

; Pin_SDA
Pin_SDA__0__MASK EQU 0x20
Pin_SDA__0__PC EQU CYREG_PRT12_PC5
Pin_SDA__0__PORT EQU 12
Pin_SDA__0__SHIFT EQU 5
Pin_SDA__AG EQU CYREG_PRT12_AG
Pin_SDA__BIE EQU CYREG_PRT12_BIE
Pin_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_SDA__BYP EQU CYREG_PRT12_BYP
Pin_SDA__DM0 EQU CYREG_PRT12_DM0
Pin_SDA__DM1 EQU CYREG_PRT12_DM1
Pin_SDA__DM2 EQU CYREG_PRT12_DM2
Pin_SDA__DR EQU CYREG_PRT12_DR
Pin_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_SDA__MASK EQU 0x20
Pin_SDA__PORT EQU 12
Pin_SDA__PRT EQU CYREG_PRT12_PRT
Pin_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_SDA__PS EQU CYREG_PRT12_PS
Pin_SDA__SHIFT EQU 5
Pin_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_SDA__SLW EQU CYREG_PRT12_SLW

; I2CSlave_I2C_FF
I2CSlave_I2C_FF__ADR EQU CYREG_I2C_ADR
I2CSlave_I2C_FF__CFG EQU CYREG_I2C_CFG
I2CSlave_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2CSlave_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2CSlave_I2C_FF__CSR EQU CYREG_I2C_CSR
I2CSlave_I2C_FF__D EQU CYREG_I2C_D
I2CSlave_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2CSlave_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2CSlave_I2C_FF__PM_ACT_MSK EQU 0x04
I2CSlave_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2CSlave_I2C_FF__PM_STBY_MSK EQU 0x04
I2CSlave_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2CSlave_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2CSlave_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2CSlave_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2CSlave_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2CSlave_I2C_IRQ
I2CSlave_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2CSlave_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2CSlave_I2C_IRQ__INTC_MASK EQU 0x8000
I2CSlave_I2C_IRQ__INTC_NUMBER EQU 15
I2CSlave_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2CSlave_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2CSlave_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2CSlave_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_BOOTLOADER_APPLICATIONS EQU 1
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO EQU 0
CyBtldr_Custom_Interface EQU CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
CYDEV_BOOTLOADER_IO_COMP_I2CSlave EQU 1
CyBtldr_I2CSlave EQU CYDEV_BOOTLOADER_IO_COMP_I2CSlave
CYDEV_BOOTLOADER_IO_COMP EQU CYDEV_BOOTLOADER_IO_COMP_I2CSlave
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E11E069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_PROJ_TYPE EQU 1
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 1
    ENDIF
    END
