<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HyperDbg Debugger: _VMX_EXIT_QUALIFICATION_EPT_VIOLATION Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HyperDbg Debugger
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">_VMX_EXIT_QUALIFICATION_EPT_VIOLATION Union Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure of EPT Violation's Exit Qualification.  
 <a href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_ept_8h_source.html">Ept.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a6d21f2f1e8bff2b209a2ed360cbc5295"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a3a94151b6a3b9947c2480f48bda509ad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#a06be5da0cde4a1bf129bcc270dcb031c">ReadAccess</a>: 1</td></tr>
<tr class="memdesc:a3a94151b6a3b9947c2480f48bda509ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Bit 0] Set if the access causing the EPT violation was a data read.  <a href="struct___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n_1_1_0d78.html#a3a94151b6a3b9947c2480f48bda509ad">More...</a><br /></td></tr>
<tr class="separator:a3a94151b6a3b9947c2480f48bda509ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c6f5a11434db1263e14c74a352cd88"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#a4dcdebc6d19da0541124003fc9ff976a">WriteAccess</a>: 1</td></tr>
<tr class="memdesc:ab1c6f5a11434db1263e14c74a352cd88"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Bit 1] Set if the access causing the EPT violation was a data write.  <a href="struct___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n_1_1_0d78.html#ab1c6f5a11434db1263e14c74a352cd88">More...</a><br /></td></tr>
<tr class="separator:ab1c6f5a11434db1263e14c74a352cd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395f9175124bbc2160817c9188371cad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#af56db9966a5716c2884b356f126b8560">ExecuteAccess</a>: 1</td></tr>
<tr class="memdesc:a395f9175124bbc2160817c9188371cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Bit 2] Set if the access causing the EPT violation was an instruction fetch.  <a href="struct___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n_1_1_0d78.html#a395f9175124bbc2160817c9188371cad">More...</a><br /></td></tr>
<tr class="separator:a395f9175124bbc2160817c9188371cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18d99fae03b6672e9a41933b75f5315"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#aabb81beecc5328dcec40afd8e144d31d">EptReadable</a>: 1</td></tr>
<tr class="memdesc:ae18d99fae03b6672e9a41933b75f5315"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Bit 3] The logical-AND of bit 0 in the EPT paging-structure entries used to translate the guest-physical address of the access causing the EPT violation (indicates whether the guest-physical address was readable).  <a href="struct___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n_1_1_0d78.html#ae18d99fae03b6672e9a41933b75f5315">More...</a><br /></td></tr>
<tr class="separator:ae18d99fae03b6672e9a41933b75f5315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31cd2fe302a1c611ad83a6fee5e0ba1a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#aea48209f8122001760173263fdbc0ab0">EptWriteable</a>: 1</td></tr>
<tr class="memdesc:a31cd2fe302a1c611ad83a6fee5e0ba1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Bit 4] The logical-AND of bit 1 in the EPT paging-structure entries used to translate the guest-physical address of the access causing the EPT violation (indicates whether the guest-physical address was writeable).  <a href="struct___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n_1_1_0d78.html#a31cd2fe302a1c611ad83a6fee5e0ba1a">More...</a><br /></td></tr>
<tr class="separator:a31cd2fe302a1c611ad83a6fee5e0ba1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dac8d7c6270dae7f5f0a298aafc103e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#ae38b7dfe829dd31b299fd12ca2596b55">EptExecutable</a>: 1</td></tr>
<tr class="memdesc:a8dac8d7c6270dae7f5f0a298aafc103e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Bit 5] The logical-AND of bit 2 in the EPT paging-structure entries used to translate the guest-physical address of the access causing the EPT violation. If the "mode-based execute control for EPT" VM-execution control is 0, this indicates whether the guest-physical address was executable. If that control is 1, this indicates whether the guest-physical address was executable for supervisor-mode linear addresses.  <a href="struct___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n_1_1_0d78.html#a8dac8d7c6270dae7f5f0a298aafc103e">More...</a><br /></td></tr>
<tr class="separator:a8dac8d7c6270dae7f5f0a298aafc103e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa46c4f4d54f015eeff26004c423d3432"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#a7d933a6c8eea185d36e18763a5cb2eda">EptExecutableForUserMode</a>: 1</td></tr>
<tr class="memdesc:aa46c4f4d54f015eeff26004c423d3432"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Bit 6] If the "mode-based execute control" VM-execution control is 0, the value of this bit is undefined. If that control is 1, this bit is the logical-AND of bit 10 in the EPT paging-structures entries used to translate the guest-physical address of the access causing the EPT violation. In this case, it indicates whether the guest-physical address was executable for user-mode linear addresses.  <a href="struct___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n_1_1_0d78.html#aa46c4f4d54f015eeff26004c423d3432">More...</a><br /></td></tr>
<tr class="separator:aa46c4f4d54f015eeff26004c423d3432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766b2b213edcfaa66bd4242e28b3a31f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#a6c9234310df135041f8ea778c6eea0c3">ValidGuestLinearAddress</a>: 1</td></tr>
<tr class="memdesc:a766b2b213edcfaa66bd4242e28b3a31f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Bit 7] Set if the guest linear-address field is valid. The guest linear-address field is valid for all EPT violations except those resulting from an attempt to load the guest PDPTEs as part of the execution of the MOV CR instruction.  <a href="struct___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n_1_1_0d78.html#a766b2b213edcfaa66bd4242e28b3a31f">More...</a><br /></td></tr>
<tr class="separator:a766b2b213edcfaa66bd4242e28b3a31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab30ee7de765d5c524272cf1aa6783147"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#a5429a5cb2a86ec33e7d88fb51f186c35">CausedByTranslation</a>: 1</td></tr>
<tr class="memdesc:ab30ee7de765d5c524272cf1aa6783147"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Bit 8] If bit 7 is 1:  <a href="struct___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n_1_1_0d78.html#ab30ee7de765d5c524272cf1aa6783147">More...</a><br /></td></tr>
<tr class="separator:ab30ee7de765d5c524272cf1aa6783147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8372b186cebac050c9500d7443ad6b2d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#a62e6745db8c292e7c75459bacba18143">UserModeLinearAddress</a>: 1</td></tr>
<tr class="memdesc:a8372b186cebac050c9500d7443ad6b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Bit 9] This bit is 0 if the linear address is a supervisor-mode linear address and 1 if it is a user-mode linear address. Otherwise, this bit is undefined.  <a href="struct___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n_1_1_0d78.html#a8372b186cebac050c9500d7443ad6b2d">More...</a><br /></td></tr>
<tr class="separator:a8372b186cebac050c9500d7443ad6b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af398814d83a3bd9a7316eca5d36751d0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#aca81155da99987eb09c1f32605ba9980">ReadableWritablePage</a>: 1</td></tr>
<tr class="memdesc:af398814d83a3bd9a7316eca5d36751d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Bit 10] This bit is 0 if paging translates the linear address to a read-only page and 1 if it translates to a read/write page. Otherwise, this bit is undefined  <a href="struct___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n_1_1_0d78.html#af398814d83a3bd9a7316eca5d36751d0">More...</a><br /></td></tr>
<tr class="separator:af398814d83a3bd9a7316eca5d36751d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ed24386e309828bac0bb6f41b51eff"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#a13b8ffc47cdeda410fe390e77b13d0cf">ExecuteDisablePage</a>: 1</td></tr>
<tr class="memdesc:ac3ed24386e309828bac0bb6f41b51eff"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Bit 11] This bit is 0 if paging translates the linear address to an executable page and 1 if it translates to an execute-disable page. Otherwise, this bit is undefined.  <a href="struct___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n_1_1_0d78.html#ac3ed24386e309828bac0bb6f41b51eff">More...</a><br /></td></tr>
<tr class="separator:ac3ed24386e309828bac0bb6f41b51eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fc3c675ee8e4aa831a4bbbe645b2a2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#a58560f685dc8032a065fda2d9816d27a">NmiUnblocking</a>: 1</td></tr>
<tr class="memdesc:a13fc3c675ee8e4aa831a4bbbe645b2a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Bit 12] NMI unblocking due to IRET.  <a href="struct___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n_1_1_0d78.html#a13fc3c675ee8e4aa831a4bbbe645b2a2">More...</a><br /></td></tr>
<tr class="separator:a13fc3c675ee8e4aa831a4bbbe645b2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed27bc1f0d01c5618b5e63d93a19c046"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;&#160;&#160;<a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#ac956c06571a9f11f3240b475ab7f061d">Reserved1</a>: 51</td></tr>
<tr class="separator:aed27bc1f0d01c5618b5e63d93a19c046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d21f2f1e8bff2b209a2ed360cbc5295"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6d21f2f1e8bff2b209a2ed360cbc5295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961090f2a146a9a1d42453fcfbff3393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html#a961090f2a146a9a1d42453fcfbff3393">Flags</a></td></tr>
<tr class="separator:a961090f2a146a9a1d42453fcfbff3393"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure of EPT Violation's Exit Qualification. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a6d21f2f1e8bff2b209a2ed360cbc5295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d21f2f1e8bff2b209a2ed360cbc5295">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5429a5cb2a86ec33e7d88fb51f186c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5429a5cb2a86ec33e7d88fb51f186c35">&#9670;&nbsp;</a></span>CausedByTranslation</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::CausedByTranslation</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Bit 8] If bit 7 is 1: </p>
<ul>
<li>Set if the access causing the EPT violation is to a guest-physical address that is the translation of a linear address.</li>
<li>Clear if the access causing the EPT violation is to a paging-structure entry as part of a page walk or the update of an accessed or dirty bit. Reserved if bit 7 is 0 (cleared to 0). </li>
</ul>

</div>
</div>
<a id="ae38b7dfe829dd31b299fd12ca2596b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae38b7dfe829dd31b299fd12ca2596b55">&#9670;&nbsp;</a></span>EptExecutable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::EptExecutable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Bit 5] The logical-AND of bit 2 in the EPT paging-structure entries used to translate the guest-physical address of the access causing the EPT violation. If the "mode-based execute control for EPT" VM-execution control is 0, this indicates whether the guest-physical address was executable. If that control is 1, this indicates whether the guest-physical address was executable for supervisor-mode linear addresses. </p>

</div>
</div>
<a id="a7d933a6c8eea185d36e18763a5cb2eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d933a6c8eea185d36e18763a5cb2eda">&#9670;&nbsp;</a></span>EptExecutableForUserMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::EptExecutableForUserMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Bit 6] If the "mode-based execute control" VM-execution control is 0, the value of this bit is undefined. If that control is 1, this bit is the logical-AND of bit 10 in the EPT paging-structures entries used to translate the guest-physical address of the access causing the EPT violation. In this case, it indicates whether the guest-physical address was executable for user-mode linear addresses. </p>

</div>
</div>
<a id="aabb81beecc5328dcec40afd8e144d31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb81beecc5328dcec40afd8e144d31d">&#9670;&nbsp;</a></span>EptReadable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::EptReadable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Bit 3] The logical-AND of bit 0 in the EPT paging-structure entries used to translate the guest-physical address of the access causing the EPT violation (indicates whether the guest-physical address was readable). </p>

</div>
</div>
<a id="aea48209f8122001760173263fdbc0ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea48209f8122001760173263fdbc0ab0">&#9670;&nbsp;</a></span>EptWriteable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::EptWriteable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Bit 4] The logical-AND of bit 1 in the EPT paging-structure entries used to translate the guest-physical address of the access causing the EPT violation (indicates whether the guest-physical address was writeable). </p>

</div>
</div>
<a id="af56db9966a5716c2884b356f126b8560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af56db9966a5716c2884b356f126b8560">&#9670;&nbsp;</a></span>ExecuteAccess</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::ExecuteAccess</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Bit 2] Set if the access causing the EPT violation was an instruction fetch. </p>

</div>
</div>
<a id="a13b8ffc47cdeda410fe390e77b13d0cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b8ffc47cdeda410fe390e77b13d0cf">&#9670;&nbsp;</a></span>ExecuteDisablePage</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::ExecuteDisablePage</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Bit 11] This bit is 0 if paging translates the linear address to an executable page and 1 if it translates to an execute-disable page. Otherwise, this bit is undefined. </p>
<dl class="section remark"><dt>Remarks</dt><dd>If bit 7 is 1, bit 8 is 1, and the processor supports advanced VM-exit information for EPT violations. (If CR0.PG = 0, CR4.PAE = 0, or MSR_IA32_EFER.NXE = 0, every linear address is executable and thus this bit will be 0.) </dd></dl>

</div>
</div>
<a id="a961090f2a146a9a1d42453fcfbff3393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a961090f2a146a9a1d42453fcfbff3393">&#9670;&nbsp;</a></span>Flags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::Flags</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58560f685dc8032a065fda2d9816d27a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58560f685dc8032a065fda2d9816d27a">&#9670;&nbsp;</a></span>NmiUnblocking</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::NmiUnblocking</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Bit 12] NMI unblocking due to IRET. </p>

</div>
</div>
<a id="aca81155da99987eb09c1f32605ba9980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca81155da99987eb09c1f32605ba9980">&#9670;&nbsp;</a></span>ReadableWritablePage</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::ReadableWritablePage</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Bit 10] This bit is 0 if paging translates the linear address to a read-only page and 1 if it translates to a read/write page. Otherwise, this bit is undefined </p>
<dl class="section remark"><dt>Remarks</dt><dd>If bit 7 is 1, bit 8 is 1, and the processor supports advanced VM-exit information for EPT violations. (If CR0.PG = 0, every linear address is read/write and thus this bit will be 1.) </dd></dl>

</div>
</div>
<a id="a06be5da0cde4a1bf129bcc270dcb031c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06be5da0cde4a1bf129bcc270dcb031c">&#9670;&nbsp;</a></span>ReadAccess</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::ReadAccess</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Bit 0] Set if the access causing the EPT violation was a data read. </p>

</div>
</div>
<a id="ac956c06571a9f11f3240b475ab7f061d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac956c06571a9f11f3240b475ab7f061d">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62e6745db8c292e7c75459bacba18143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e6745db8c292e7c75459bacba18143">&#9670;&nbsp;</a></span>UserModeLinearAddress</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::UserModeLinearAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Bit 9] This bit is 0 if the linear address is a supervisor-mode linear address and 1 if it is a user-mode linear address. Otherwise, this bit is undefined. </p>
<dl class="section remark"><dt>Remarks</dt><dd>If bit 7 is 1, bit 8 is 1, and the processor supports advanced VM-exit information for EPT violations. (If CR0.PG = 0, the translation of every linear address is a user-mode linear address and thus this bit will be 1.) </dd></dl>

</div>
</div>
<a id="a6c9234310df135041f8ea778c6eea0c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c9234310df135041f8ea778c6eea0c3">&#9670;&nbsp;</a></span>ValidGuestLinearAddress</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::ValidGuestLinearAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Bit 7] Set if the guest linear-address field is valid. The guest linear-address field is valid for all EPT violations except those resulting from an attempt to load the guest PDPTEs as part of the execution of the MOV CR instruction. </p>

</div>
</div>
<a id="a4dcdebc6d19da0541124003fc9ff976a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dcdebc6d19da0541124003fc9ff976a">&#9670;&nbsp;</a></span>WriteAccess</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_script_engine_eval_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> _VMX_EXIT_QUALIFICATION_EPT_VIOLATION::WriteAccess</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Bit 1] Set if the access causing the EPT violation was a data write. </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>hyperdbg/hprdbghv/header/vmm/ept/<a class="el" href="_ept_8h_source.html">Ept.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union___v_m_x___e_x_i_t___q_u_a_l_i_f_i_c_a_t_i_o_n___e_p_t___v_i_o_l_a_t_i_o_n.html">_VMX_EXIT_QUALIFICATION_EPT_VIOLATION</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
