
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_shift16_10.v" into library work
Parsing module <alu_shift16_10>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_comp16_8.v" into library work
Parsing module <alu_comp16_8>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_bool16_9.v" into library work
Parsing module <alu_bool16_9>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_add16_7.v" into library work
Parsing module <alu_add16_7>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/pipeline_5.v" into library work
Parsing module <pipeline_5>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_6.v" into library work
Parsing module <alu_6>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/reset_conditioner_3.v" into library work
Parsing module <reset_conditioner_3>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/edge_detector_1.v" into library work
Parsing module <edge_detector_1>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/button_conditioner_2.v" into library work
Parsing module <button_conditioner_2>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_test_4.v" into library work
Parsing module <alu_test_4>.
Analyzing Verilog file "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <edge_detector_1>.

Elaborating module <button_conditioner_2>.

Elaborating module <pipeline_5>.

Elaborating module <reset_conditioner_3>.

Elaborating module <alu_test_4>.

Elaborating module <alu_6>.

Elaborating module <alu_add16_7>.

Elaborating module <alu_comp16_8>.

Elaborating module <alu_bool16_9>.

Elaborating module <alu_shift16_10>.
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_test_4.v" Line 32: Assignment to M_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_test_4.v" Line 33: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_test_4.v" Line 34: Assignment to M_alu_n ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 63
    Found 1-bit tristate buffer for signal <avr_rx> created at line 63
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <edge_detector_1>.
    Related source file is "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/edge_detector_1.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_1> synthesized.

Synthesizing Unit <button_conditioner_2>.
    Related source file is "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/button_conditioner_2.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_3_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_2> synthesized.

Synthesizing Unit <pipeline_5>.
    Related source file is "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/pipeline_5.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_5> synthesized.

Synthesizing Unit <reset_conditioner_3>.
    Related source file is "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/reset_conditioner_3.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_3> synthesized.

Synthesizing Unit <alu_test_4>.
    Related source file is "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_test_4.v".
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_test_4.v" line 27: Output port <z> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_test_4.v" line 27: Output port <v> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_test_4.v" line 27: Output port <n> of the instance <alu> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <M_autoinputa_q>.
    Found 16-bit register for signal <M_autoinputb_q>.
    Found 2-bit register for signal <M_tester_q>.
    Found 6-bit register for signal <M_testcasecycle_q>.
    Found 27-bit register for signal <M_clock_q>.
    Found finite state machine <FSM_0> for signal <M_tester_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <M_testcasecycle_q>.
    -----------------------------------------------------------------------
    | States             | 43                                             |
    | Transitions        | 151                                            |
    | Inputs             | 29                                             |
    | Outputs            | 44                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 27-bit adder for signal <M_clock_q[26]_GND_6_o_add_0_OUT> created at line 106.
    Found 16-bit 4-to-1 multiplexer for signal <M_tester_q[1]_M_alu_alu[15]_wide_mux_203_OUT> created at line 693.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred 102 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <alu_test_4> synthesized.

Synthesizing Unit <alu_6>.
    Related source file is "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_6.v".
    Found 16-bit 4-to-1 multiplexer for signal <alu> created at line 86.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_6> synthesized.

Synthesizing Unit <alu_add16_7>.
    Related source file is "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_add16_7.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_4_OUT> created at line 33.
    Found 16-bit adder for signal <a[15]_b[15]_add_4_OUT> created at line 35.
    Found 16x16-bit multiplier for signal <n0023> created at line 29.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <alu_add16_7> synthesized.

Synthesizing Unit <alu_comp16_8>.
    Related source file is "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_comp16_8.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <comp> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_comp16_8> synthesized.

Synthesizing Unit <alu_bool16_9>.
    Related source file is "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_bool16_9.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <alu_bool16_9> synthesized.

Synthesizing Unit <alu_shift16_10>.
    Related source file is "C:/Users/ktw1234/Downloads/16BitALU (2)/16BitALU/work/planAhead/16BitALU/16BitALU.srcs/sources_1/imports/verilog/alu_shift16_10.v".
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit subtractor for signal <PWR_12_o_GND_12_o_sub_12_OUT> created at line 33.
    Found 16-bit shifter logical left for signal <a[15]_PWR_12_o_shift_left_4_OUT> created at line 27
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_6_OUT> created at line 30
    Found 16-bit shifter logical right for signal <a[15]_PWR_12_o_shift_right_8_OUT> created at line 30
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_10_OUT> created at line 33
    Found 16-bit shifter logical left for signal <a[15]_PWR_12_o_shift_left_12_OUT> created at line 33
    Found 16-bit 7-to-1 multiplexer for signal <shift> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
	inferred   5 Combinational logic shifter(s).
Unit <alu_shift16_10> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 16-bit addsub                                         : 1
 20-bit adder                                          : 1
 27-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Registers                                            : 7
 1-bit register                                        : 1
 16-bit register                                       : 2
 2-bit register                                        : 1
 20-bit register                                       : 1
 27-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 20
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 27-bit 2-to-1 multiplexer                             : 82
 6-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 5
 16-bit shifter logical left                           : 3
 16-bit shifter logical right                          : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 1
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_2>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit addsub                                         : 1
 27-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 66
 Flip-Flops                                            : 66
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 20
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 27-bit 2-to-1 multiplexer                             : 82
 6-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 5
 16-bit shifter logical left                           : 3
 16-bit shifter logical right                          : 2
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 1
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <alu_test/FSM_0> on signal <M_tester_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <alu_test/FSM_1> on signal <M_testcasecycle_q[1:6]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 100111 | 000001
 000001 | 000011
 000010 | 000010
 000011 | 000110
 000100 | 000111
 000101 | 000101
 000110 | 000100
 000111 | 001100
 001000 | 001101
 001001 | 001111
 001010 | 001110
 001011 | 001010
 101000 | 001011
 001100 | 001001
 001101 | 001000
 001110 | 011000
 001111 | 011001
 010000 | 011011
 010011 | 011010
 101001 | 011110
 010100 | 011111
 010101 | 011101
 010110 | 011100
 010111 | 010100
 101010 | 010101
 011000 | 010111
 011001 | 010110
 011010 | 010010
 011011 | 010011
 101011 | 010001
 011100 | 010000
 011101 | 110000
 101100 | 110001
 011110 | 110011
 011111 | 110010
 100000 | 110110
 100001 | 110111
 100010 | 110101
 100011 | 110100
 100100 | 111100
 100101 | 111101
 100110 | 111111
--------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <alu_test_4> ...

Optimizing unit <alu_add16_7> ...

Optimizing unit <alu_shift16_10> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 16.
FlipFlop alu_test/M_autoinputb_q_0 has been replicated 1 time(s)
FlipFlop alu_test/M_autoinputb_q_1 has been replicated 1 time(s)
FlipFlop alu_test/M_testcasecycle_q_FSM_FFd1 has been replicated 3 time(s)
FlipFlop alu_test/M_testcasecycle_q_FSM_FFd2 has been replicated 2 time(s)
FlipFlop alu_test/M_testcasecycle_q_FSM_FFd3 has been replicated 3 time(s)
FlipFlop alu_test/M_testcasecycle_q_FSM_FFd4 has been replicated 2 time(s)
FlipFlop alu_test/M_testcasecycle_q_FSM_FFd5 has been replicated 3 time(s)
FlipFlop alu_test/M_testcasecycle_q_FSM_FFd6 has been replicated 3 time(s)
FlipFlop alu_test/M_tester_q_FSM_FFd1 has been replicated 3 time(s)
FlipFlop alu_test/M_tester_q_FSM_FFd2 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <button_cond/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 116
 Flip-Flops                                            : 116
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 118   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 18.259ns (Maximum Frequency: 54.768MHz)
   Minimum input arrival time before clock: 19.089ns
   Maximum output required time after clock: 17.096ns
   Maximum combinational path delay: 18.101ns

=========================================================================
