-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Sun Jun 25 11:46:59 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity bnn is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	data_address0 : out std_logic_vector (31 downto 0);
	data_ce0 : out std_logic;
	data_we0 : out std_logic;
	data_dout0 : out std_logic_vector (31 downto 0);
	data_din0 : in std_logic_vector (31 downto 0);
	data_address1 : out std_logic_vector (31 downto 0);
	data_ce1 : out std_logic;
	data_we1 : out std_logic;
	data_dout1 : out std_logic_vector (31 downto 0);
	data_din1 : in std_logic_vector (31 downto 0);
	in_address0 : out std_logic_vector (31 downto 0);
	in_ce0 : out std_logic;
	in_we0 : out std_logic;
	in_dout0 : out std_logic_vector (31 downto 0);
	in_din0 : in std_logic_vector (31 downto 0);
	in_address1 : out std_logic_vector (31 downto 0);
	in_ce1 : out std_logic;
	in_we1 : out std_logic;
	in_dout1 : out std_logic_vector (31 downto 0);
	in_din1 : in std_logic_vector (31 downto 0);
	w_address0 : out std_logic_vector (31 downto 0);
	w_ce0 : out std_logic;
	w_we0 : out std_logic;
	w_dout0 : out std_logic_vector (31 downto 0);
	w_din0 : in std_logic_vector (31 downto 0);
	w_address1 : out std_logic_vector (31 downto 0);
	w_ce1 : out std_logic;
	w_we1 : out std_logic;
	w_dout1 : out std_logic_vector (31 downto 0);
	w_din1 : in std_logic_vector (31 downto 0);
	addr_in_address0 : out std_logic_vector (31 downto 0);
	addr_in_ce0 : out std_logic;
	addr_in_we0 : out std_logic;
	addr_in_dout0 : out std_logic_vector (31 downto 0);
	addr_in_din0 : in std_logic_vector (31 downto 0);
	addr_in_address1 : out std_logic_vector (31 downto 0);
	addr_in_ce1 : out std_logic;
	addr_in_we1 : out std_logic;
	addr_in_dout1 : out std_logic_vector (31 downto 0);
	addr_in_din1 : in std_logic_vector (31 downto 0);
	mean_address0 : out std_logic_vector (31 downto 0);
	mean_ce0 : out std_logic;
	mean_we0 : out std_logic;
	mean_dout0 : out std_logic_vector (31 downto 0);
	mean_din0 : in std_logic_vector (31 downto 0);
	mean_address1 : out std_logic_vector (31 downto 0);
	mean_ce1 : out std_logic;
	mean_we1 : out std_logic;
	mean_dout1 : out std_logic_vector (31 downto 0);
	mean_din1 : in std_logic_vector (31 downto 0);
	addr_out_address0 : out std_logic_vector (31 downto 0);
	addr_out_ce0 : out std_logic;
	addr_out_we0 : out std_logic;
	addr_out_dout0 : out std_logic_vector (31 downto 0);
	addr_out_din0 : in std_logic_vector (31 downto 0);
	addr_out_address1 : out std_logic_vector (31 downto 0);
	addr_out_ce1 : out std_logic;
	addr_out_we1 : out std_logic;
	addr_out_dout1 : out std_logic_vector (31 downto 0);
	addr_out_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of bnn is 

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_14_clk : std_logic;
	signal cst_14_rst : std_logic;
	signal cst_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_14_pValidArray_0 : std_logic;
	signal cst_14_readyArray_0 : std_logic;
	signal cst_14_nReadyArray_0 : std_logic;
	signal cst_14_validArray_0 : std_logic;
	signal cst_14_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal forkC_11_clk : std_logic;
	signal forkC_11_rst : std_logic;
	signal forkC_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_11_pValidArray_0 : std_logic;
	signal forkC_11_readyArray_0 : std_logic;
	signal forkC_11_nReadyArray_0 : std_logic;
	signal forkC_11_validArray_0 : std_logic;
	signal forkC_11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_11_nReadyArray_1 : std_logic;
	signal forkC_11_validArray_1 : std_logic;
	signal forkC_11_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_11_nReadyArray_2 : std_logic;
	signal forkC_11_validArray_2 : std_logic;
	signal forkC_11_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_11_nReadyArray_3 : std_logic;
	signal forkC_11_validArray_3 : std_logic;
	signal forkC_11_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_11_nReadyArray_4 : std_logic;
	signal forkC_11_validArray_4 : std_logic;
	signal forkC_11_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal fork_18_clk : std_logic;
	signal fork_18_rst : std_logic;
	signal fork_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_18_pValidArray_0 : std_logic;
	signal fork_18_readyArray_0 : std_logic;
	signal fork_18_nReadyArray_0 : std_logic;
	signal fork_18_validArray_0 : std_logic;
	signal fork_18_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_18_nReadyArray_1 : std_logic;
	signal fork_18_validArray_1 : std_logic;
	signal fork_18_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_18_nReadyArray_2 : std_logic;
	signal fork_18_validArray_2 : std_logic;
	signal fork_18_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_1_pValidArray_0 : std_logic;
	signal phi_1_pValidArray_1 : std_logic;
	signal phi_1_pValidArray_2 : std_logic;
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phiC_2_clk : std_logic;
	signal phiC_2_rst : std_logic;
	signal phiC_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_2_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_2_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_2_pValidArray_0 : std_logic;
	signal phiC_2_pValidArray_1 : std_logic;
	signal phiC_2_pValidArray_2 : std_logic;
	signal phiC_2_readyArray_0 : std_logic;
	signal phiC_2_readyArray_1 : std_logic;
	signal phiC_2_readyArray_2 : std_logic;
	signal phiC_2_nReadyArray_0 : std_logic;
	signal phiC_2_validArray_0 : std_logic;
	signal phiC_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n21_clk : std_logic;
	signal phi_n21_rst : std_logic;
	signal phi_n21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n21_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n21_pValidArray_0 : std_logic;
	signal phi_n21_pValidArray_1 : std_logic;
	signal phi_n21_readyArray_0 : std_logic;
	signal phi_n21_readyArray_1 : std_logic;
	signal phi_n21_nReadyArray_0 : std_logic;
	signal phi_n21_validArray_0 : std_logic;
	signal phi_n21_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_5_clk : std_logic;
	signal branch_5_rst : std_logic;
	signal branch_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_5_pValidArray_0 : std_logic;
	signal branch_5_pValidArray_1 : std_logic;
	signal branch_5_readyArray_0 : std_logic;
	signal branch_5_readyArray_1 : std_logic;
	signal branch_5_nReadyArray_0 : std_logic;
	signal branch_5_validArray_0 : std_logic;
	signal branch_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_nReadyArray_1 : std_logic;
	signal branch_5_validArray_1 : std_logic;
	signal branch_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branchC_7_clk : std_logic;
	signal branchC_7_rst : std_logic;
	signal branchC_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_7_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_7_pValidArray_0 : std_logic;
	signal branchC_7_pValidArray_1 : std_logic;
	signal branchC_7_readyArray_0 : std_logic;
	signal branchC_7_readyArray_1 : std_logic;
	signal branchC_7_nReadyArray_0 : std_logic;
	signal branchC_7_validArray_0 : std_logic;
	signal branchC_7_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_7_nReadyArray_1 : std_logic;
	signal branchC_7_validArray_1 : std_logic;
	signal branchC_7_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_2 : std_logic;
	signal fork_0_validArray_2 : std_logic;
	signal fork_0_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal forkC_14_clk : std_logic;
	signal forkC_14_rst : std_logic;
	signal forkC_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_14_pValidArray_0 : std_logic;
	signal forkC_14_readyArray_0 : std_logic;
	signal forkC_14_nReadyArray_0 : std_logic;
	signal forkC_14_validArray_0 : std_logic;
	signal forkC_14_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_1 : std_logic;
	signal forkC_14_validArray_1 : std_logic;
	signal forkC_14_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_2 : std_logic;
	signal forkC_14_validArray_2 : std_logic;
	signal forkC_14_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_3 : std_logic;
	signal forkC_14_validArray_3 : std_logic;
	signal forkC_14_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_4 : std_logic;
	signal forkC_14_validArray_4 : std_logic;
	signal forkC_14_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal fork_17_clk : std_logic;
	signal fork_17_rst : std_logic;
	signal fork_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_17_pValidArray_0 : std_logic;
	signal fork_17_readyArray_0 : std_logic;
	signal fork_17_nReadyArray_0 : std_logic;
	signal fork_17_validArray_0 : std_logic;
	signal fork_17_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_17_nReadyArray_1 : std_logic;
	signal fork_17_validArray_1 : std_logic;
	signal fork_17_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic;
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic;
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_3_clk : std_logic;
	signal phi_3_rst : std_logic;
	signal phi_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_3_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_3_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_3_pValidArray_0 : std_logic;
	signal phi_3_pValidArray_1 : std_logic;
	signal phi_3_pValidArray_2 : std_logic;
	signal phi_3_readyArray_0 : std_logic;
	signal phi_3_readyArray_1 : std_logic;
	signal phi_3_readyArray_2 : std_logic;
	signal phi_3_nReadyArray_0 : std_logic;
	signal phi_3_validArray_0 : std_logic;
	signal phi_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mul_4_clk : std_logic;
	signal mul_4_rst : std_logic;
	signal mul_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_4_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_4_pValidArray_0 : std_logic;
	signal mul_4_pValidArray_1 : std_logic;
	signal mul_4_readyArray_0 : std_logic;
	signal mul_4_readyArray_1 : std_logic;
	signal mul_4_nReadyArray_0 : std_logic;
	signal mul_4_validArray_0 : std_logic;
	signal mul_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_5_clk : std_logic;
	signal add_5_rst : std_logic;
	signal add_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_5_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_5_pValidArray_0 : std_logic;
	signal add_5_pValidArray_1 : std_logic;
	signal add_5_readyArray_0 : std_logic;
	signal add_5_readyArray_1 : std_logic;
	signal add_5_nReadyArray_0 : std_logic;
	signal add_5_validArray_0 : std_logic;
	signal add_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_8_clk : std_logic;
	signal load_8_rst : std_logic;
	signal load_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_8_pValidArray_0 : std_logic;
	signal load_8_pValidArray_1 : std_logic;
	signal load_8_readyArray_0 : std_logic;
	signal load_8_readyArray_1 : std_logic;
	signal load_8_nReadyArray_0 : std_logic;
	signal load_8_validArray_0 : std_logic;
	signal load_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_8_nReadyArray_1 : std_logic;
	signal load_8_validArray_1 : std_logic;
	signal load_8_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_11_clk : std_logic;
	signal load_11_rst : std_logic;
	signal load_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_11_pValidArray_0 : std_logic;
	signal load_11_pValidArray_1 : std_logic;
	signal load_11_readyArray_0 : std_logic;
	signal load_11_readyArray_1 : std_logic;
	signal load_11_nReadyArray_0 : std_logic;
	signal load_11_validArray_0 : std_logic;
	signal load_11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_11_nReadyArray_1 : std_logic;
	signal load_11_validArray_1 : std_logic;
	signal load_11_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal xor_12_clk : std_logic;
	signal xor_12_rst : std_logic;
	signal xor_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal xor_12_dataInArray_1 : std_logic_vector(31 downto 0);
	signal xor_12_pValidArray_0 : std_logic;
	signal xor_12_pValidArray_1 : std_logic;
	signal xor_12_readyArray_0 : std_logic;
	signal xor_12_readyArray_1 : std_logic;
	signal xor_12_nReadyArray_0 : std_logic;
	signal xor_12_validArray_0 : std_logic;
	signal xor_12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal shl_13_clk : std_logic;
	signal shl_13_rst : std_logic;
	signal shl_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal shl_13_dataInArray_1 : std_logic_vector(31 downto 0);
	signal shl_13_pValidArray_0 : std_logic;
	signal shl_13_pValidArray_1 : std_logic;
	signal shl_13_readyArray_0 : std_logic;
	signal shl_13_readyArray_1 : std_logic;
	signal shl_13_nReadyArray_0 : std_logic;
	signal shl_13_validArray_0 : std_logic;
	signal shl_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_16_clk : std_logic;
	signal load_16_rst : std_logic;
	signal load_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_16_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_16_pValidArray_0 : std_logic;
	signal load_16_pValidArray_1 : std_logic;
	signal load_16_readyArray_0 : std_logic;
	signal load_16_readyArray_1 : std_logic;
	signal load_16_nReadyArray_0 : std_logic;
	signal load_16_validArray_0 : std_logic;
	signal load_16_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_16_nReadyArray_1 : std_logic;
	signal load_16_validArray_1 : std_logic;
	signal load_16_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_19_clk : std_logic;
	signal load_19_rst : std_logic;
	signal load_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_19_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_19_pValidArray_0 : std_logic;
	signal load_19_pValidArray_1 : std_logic;
	signal load_19_readyArray_0 : std_logic;
	signal load_19_readyArray_1 : std_logic;
	signal load_19_nReadyArray_0 : std_logic;
	signal load_19_validArray_0 : std_logic;
	signal load_19_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_19_nReadyArray_1 : std_logic;
	signal load_19_validArray_1 : std_logic;
	signal load_19_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal add_20_clk : std_logic;
	signal add_20_rst : std_logic;
	signal add_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_20_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_20_pValidArray_0 : std_logic;
	signal add_20_pValidArray_1 : std_logic;
	signal add_20_readyArray_0 : std_logic;
	signal add_20_readyArray_1 : std_logic;
	signal add_20_nReadyArray_0 : std_logic;
	signal add_20_validArray_0 : std_logic;
	signal add_20_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal store_0_clk : std_logic;
	signal store_0_rst : std_logic;
	signal store_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_0_pValidArray_0 : std_logic;
	signal store_0_pValidArray_1 : std_logic;
	signal store_0_readyArray_0 : std_logic;
	signal store_0_readyArray_1 : std_logic;
	signal store_0_nReadyArray_0 : std_logic;
	signal store_0_validArray_0 : std_logic;
	signal store_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_0_nReadyArray_1 : std_logic;
	signal store_0_validArray_1 : std_logic;
	signal store_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_21_clk : std_logic;
	signal add_21_rst : std_logic;
	signal add_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_21_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_21_pValidArray_0 : std_logic;
	signal add_21_pValidArray_1 : std_logic;
	signal add_21_readyArray_0 : std_logic;
	signal add_21_readyArray_1 : std_logic;
	signal add_21_nReadyArray_0 : std_logic;
	signal add_21_validArray_0 : std_logic;
	signal add_21_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_22_clk : std_logic;
	signal icmp_22_rst : std_logic;
	signal icmp_22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_22_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_22_pValidArray_0 : std_logic;
	signal icmp_22_pValidArray_1 : std_logic;
	signal icmp_22_readyArray_0 : std_logic;
	signal icmp_22_readyArray_1 : std_logic;
	signal icmp_22_nReadyArray_0 : std_logic;
	signal icmp_22_validArray_0 : std_logic;
	signal icmp_22_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_0_clk : std_logic;
	signal forkC_0_rst : std_logic;
	signal forkC_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_0_pValidArray_0 : std_logic;
	signal forkC_0_readyArray_0 : std_logic;
	signal forkC_0_nReadyArray_0 : std_logic;
	signal forkC_0_validArray_0 : std_logic;
	signal forkC_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_0_nReadyArray_1 : std_logic;
	signal forkC_0_validArray_1 : std_logic;
	signal forkC_0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal buffer_bx_op_0_clk : std_logic;
	signal buffer_bx_op_0_rst : std_logic;
	signal buffer_bx_op_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer_bx_op_0_pValidArray_0 : std_logic;
	signal buffer_bx_op_0_readyArray_0 : std_logic;
	signal buffer_bx_op_0_nReadyArray_0 : std_logic;
	signal buffer_bx_op_0_validArray_0 : std_logic;
	signal buffer_bx_op_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_n0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_n0_pValidArray_0 : std_logic;
	signal phi_n0_pValidArray_1 : std_logic;
	signal phi_n0_pValidArray_2 : std_logic;
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_readyArray_1 : std_logic;
	signal phi_n0_readyArray_2 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phiC_3_clk : std_logic;
	signal phiC_3_rst : std_logic;
	signal phiC_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_3_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_3_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_3_pValidArray_0 : std_logic;
	signal phiC_3_pValidArray_1 : std_logic;
	signal phiC_3_pValidArray_2 : std_logic;
	signal phiC_3_readyArray_0 : std_logic;
	signal phiC_3_readyArray_1 : std_logic;
	signal phiC_3_readyArray_2 : std_logic;
	signal phiC_3_nReadyArray_0 : std_logic;
	signal phiC_3_validArray_0 : std_logic;
	signal phiC_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal phi_n22_clk : std_logic;
	signal phi_n22_rst : std_logic;
	signal phi_n22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n22_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n22_pValidArray_0 : std_logic;
	signal phi_n22_pValidArray_1 : std_logic;
	signal phi_n22_readyArray_0 : std_logic;
	signal phi_n22_readyArray_1 : std_logic;
	signal phi_n22_nReadyArray_0 : std_logic;
	signal phi_n22_validArray_0 : std_logic;
	signal phi_n22_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_4_pValidArray_0 : std_logic;
	signal branch_4_pValidArray_1 : std_logic;
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branchC_8_clk : std_logic;
	signal branchC_8_rst : std_logic;
	signal branchC_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_8_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_8_pValidArray_0 : std_logic;
	signal branchC_8_pValidArray_1 : std_logic;
	signal branchC_8_readyArray_0 : std_logic;
	signal branchC_8_readyArray_1 : std_logic;
	signal branchC_8_nReadyArray_0 : std_logic;
	signal branchC_8_validArray_0 : std_logic;
	signal branchC_8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_8_nReadyArray_1 : std_logic;
	signal branchC_8_validArray_1 : std_logic;
	signal branchC_8_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_n24_clk : std_logic;
	signal phi_n24_rst : std_logic;
	signal phi_n24_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_n24_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n24_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_n24_pValidArray_0 : std_logic;
	signal phi_n24_pValidArray_1 : std_logic;
	signal phi_n24_pValidArray_2 : std_logic;
	signal phi_n24_readyArray_0 : std_logic;
	signal phi_n24_readyArray_1 : std_logic;
	signal phi_n24_readyArray_2 : std_logic;
	signal phi_n24_nReadyArray_0 : std_logic;
	signal phi_n24_validArray_0 : std_logic;
	signal phi_n24_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_15_clk : std_logic;
	signal cst_15_rst : std_logic;
	signal cst_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_15_pValidArray_0 : std_logic;
	signal cst_15_readyArray_0 : std_logic;
	signal cst_15_nReadyArray_0 : std_logic;
	signal cst_15_validArray_0 : std_logic;
	signal cst_15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal source_0_clk : std_logic;
	signal source_0_rst : std_logic;
	signal source_0_nReadyArray_0 : std_logic;
	signal source_0_validArray_0 : std_logic;
	signal source_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_10_clk : std_logic;
	signal branchC_10_rst : std_logic;
	signal branchC_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_10_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_10_pValidArray_0 : std_logic;
	signal branchC_10_pValidArray_1 : std_logic;
	signal branchC_10_readyArray_0 : std_logic;
	signal branchC_10_readyArray_1 : std_logic;
	signal branchC_10_nReadyArray_0 : std_logic;
	signal branchC_10_validArray_0 : std_logic;
	signal branchC_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_10_nReadyArray_1 : std_logic;
	signal branchC_10_validArray_1 : std_logic;
	signal branchC_10_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_1_clk : std_logic;
	signal fork_1_rst : std_logic;
	signal fork_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_pValidArray_0 : std_logic;
	signal fork_1_readyArray_0 : std_logic;
	signal fork_1_nReadyArray_0 : std_logic;
	signal fork_1_validArray_0 : std_logic;
	signal fork_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_1 : std_logic;
	signal fork_1_validArray_1 : std_logic;
	signal fork_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_2 : std_logic;
	signal fork_2_validArray_2 : std_logic;
	signal fork_2_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_2 : std_logic;
	signal fork_4_validArray_2 : std_logic;
	signal fork_4_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_3 : std_logic;
	signal fork_4_validArray_3 : std_logic;
	signal fork_4_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_4 : std_logic;
	signal fork_4_validArray_4 : std_logic;
	signal fork_4_dataOutArray_4 : std_logic_vector(31 downto 0);

	signal fork_12_clk : std_logic;
	signal fork_12_rst : std_logic;
	signal fork_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_12_pValidArray_0 : std_logic;
	signal fork_12_readyArray_0 : std_logic;
	signal fork_12_nReadyArray_0 : std_logic;
	signal fork_12_validArray_0 : std_logic;
	signal fork_12_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_12_nReadyArray_1 : std_logic;
	signal fork_12_validArray_1 : std_logic;
	signal fork_12_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal forkC_15_clk : std_logic;
	signal forkC_15_rst : std_logic;
	signal forkC_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_15_pValidArray_0 : std_logic;
	signal forkC_15_readyArray_0 : std_logic;
	signal forkC_15_nReadyArray_0 : std_logic;
	signal forkC_15_validArray_0 : std_logic;
	signal forkC_15_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_15_nReadyArray_1 : std_logic;
	signal forkC_15_validArray_1 : std_logic;
	signal forkC_15_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_15_nReadyArray_2 : std_logic;
	signal forkC_15_validArray_2 : std_logic;
	signal forkC_15_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_15_nReadyArray_3 : std_logic;
	signal forkC_15_validArray_3 : std_logic;
	signal forkC_15_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_15_nReadyArray_4 : std_logic;
	signal forkC_15_validArray_4 : std_logic;
	signal forkC_15_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal forkC_15_nReadyArray_5 : std_logic;
	signal forkC_15_validArray_5 : std_logic;
	signal forkC_15_dataOutArray_5 : std_logic_vector(0 downto 0);

	signal fork_19_clk : std_logic;
	signal fork_19_rst : std_logic;
	signal fork_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_19_pValidArray_0 : std_logic;
	signal fork_19_readyArray_0 : std_logic;
	signal fork_19_nReadyArray_0 : std_logic;
	signal fork_19_validArray_0 : std_logic;
	signal fork_19_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_19_nReadyArray_1 : std_logic;
	signal fork_19_validArray_1 : std_logic;
	signal fork_19_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_19_nReadyArray_2 : std_logic;
	signal fork_19_validArray_2 : std_logic;
	signal fork_19_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_22_clk : std_logic;
	signal fork_22_rst : std_logic;
	signal fork_22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_22_pValidArray_0 : std_logic;
	signal fork_22_readyArray_0 : std_logic;
	signal fork_22_nReadyArray_0 : std_logic;
	signal fork_22_validArray_0 : std_logic;
	signal fork_22_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_22_nReadyArray_1 : std_logic;
	signal fork_22_validArray_1 : std_logic;
	signal fork_22_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic;
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic;
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic;
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic;
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic;
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_8_clk : std_logic;
	signal Buffer_8_rst : std_logic;
	signal Buffer_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_8_pValidArray_0 : std_logic;
	signal Buffer_8_readyArray_0 : std_logic;
	signal Buffer_8_nReadyArray_0 : std_logic;
	signal Buffer_8_validArray_0 : std_logic;
	signal Buffer_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_9_clk : std_logic;
	signal Buffer_9_rst : std_logic;
	signal Buffer_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_9_pValidArray_0 : std_logic;
	signal Buffer_9_readyArray_0 : std_logic;
	signal Buffer_9_nReadyArray_0 : std_logic;
	signal Buffer_9_validArray_0 : std_logic;
	signal Buffer_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_6_pValidArray_0 : std_logic;
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_24_clk : std_logic;
	signal add_24_rst : std_logic;
	signal add_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_24_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_24_pValidArray_0 : std_logic;
	signal add_24_pValidArray_1 : std_logic;
	signal add_24_readyArray_0 : std_logic;
	signal add_24_readyArray_1 : std_logic;
	signal add_24_nReadyArray_0 : std_logic;
	signal add_24_validArray_0 : std_logic;
	signal add_24_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_7_clk : std_logic;
	signal cst_7_rst : std_logic;
	signal cst_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_7_pValidArray_0 : std_logic;
	signal cst_7_readyArray_0 : std_logic;
	signal cst_7_nReadyArray_0 : std_logic;
	signal cst_7_validArray_0 : std_logic;
	signal cst_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_25_clk : std_logic;
	signal icmp_25_rst : std_logic;
	signal icmp_25_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_25_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_25_pValidArray_0 : std_logic;
	signal icmp_25_pValidArray_1 : std_logic;
	signal icmp_25_readyArray_0 : std_logic;
	signal icmp_25_readyArray_1 : std_logic;
	signal icmp_25_nReadyArray_0 : std_logic;
	signal icmp_25_validArray_0 : std_logic;
	signal icmp_25_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_6_clk : std_logic;
	signal fork_6_rst : std_logic;
	signal fork_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_pValidArray_0 : std_logic;
	signal fork_6_readyArray_0 : std_logic;
	signal fork_6_nReadyArray_0 : std_logic;
	signal fork_6_validArray_0 : std_logic;
	signal fork_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_nReadyArray_1 : std_logic;
	signal fork_6_validArray_1 : std_logic;
	signal fork_6_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_6_nReadyArray_2 : std_logic;
	signal fork_6_validArray_2 : std_logic;
	signal fork_6_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_6_nReadyArray_3 : std_logic;
	signal fork_6_validArray_3 : std_logic;
	signal fork_6_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_6_nReadyArray_4 : std_logic;
	signal fork_6_validArray_4 : std_logic;
	signal fork_6_dataOutArray_4 : std_logic_vector(31 downto 0);

	signal Buffer_10_clk : std_logic;
	signal Buffer_10_rst : std_logic;
	signal Buffer_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_10_pValidArray_0 : std_logic;
	signal Buffer_10_readyArray_0 : std_logic;
	signal Buffer_10_nReadyArray_0 : std_logic;
	signal Buffer_10_validArray_0 : std_logic;
	signal Buffer_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_8_clk : std_logic;
	signal cst_8_rst : std_logic;
	signal cst_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_8_pValidArray_0 : std_logic;
	signal cst_8_readyArray_0 : std_logic;
	signal cst_8_nReadyArray_0 : std_logic;
	signal cst_8_validArray_0 : std_logic;
	signal cst_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_28_clk : std_logic;
	signal phi_28_rst : std_logic;
	signal phi_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_28_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_28_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_28_pValidArray_0 : std_logic;
	signal phi_28_pValidArray_1 : std_logic;
	signal phi_28_pValidArray_2 : std_logic;
	signal phi_28_readyArray_0 : std_logic;
	signal phi_28_readyArray_1 : std_logic;
	signal phi_28_readyArray_2 : std_logic;
	signal phi_28_nReadyArray_0 : std_logic;
	signal phi_28_validArray_0 : std_logic;
	signal phi_28_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_9_clk : std_logic;
	signal cst_9_rst : std_logic;
	signal cst_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_9_pValidArray_0 : std_logic;
	signal cst_9_readyArray_0 : std_logic;
	signal cst_9_nReadyArray_0 : std_logic;
	signal cst_9_validArray_0 : std_logic;
	signal cst_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mul_29_clk : std_logic;
	signal mul_29_rst : std_logic;
	signal mul_29_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_29_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_29_pValidArray_0 : std_logic;
	signal mul_29_pValidArray_1 : std_logic;
	signal mul_29_readyArray_0 : std_logic;
	signal mul_29_readyArray_1 : std_logic;
	signal mul_29_nReadyArray_0 : std_logic;
	signal mul_29_validArray_0 : std_logic;
	signal mul_29_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_30_clk : std_logic;
	signal add_30_rst : std_logic;
	signal add_30_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_30_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_30_pValidArray_0 : std_logic;
	signal add_30_pValidArray_1 : std_logic;
	signal add_30_readyArray_0 : std_logic;
	signal add_30_readyArray_1 : std_logic;
	signal add_30_nReadyArray_0 : std_logic;
	signal add_30_validArray_0 : std_logic;
	signal add_30_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_33_clk : std_logic;
	signal load_33_rst : std_logic;
	signal load_33_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_33_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_33_pValidArray_0 : std_logic;
	signal load_33_pValidArray_1 : std_logic;
	signal load_33_readyArray_0 : std_logic;
	signal load_33_readyArray_1 : std_logic;
	signal load_33_nReadyArray_0 : std_logic;
	signal load_33_validArray_0 : std_logic;
	signal load_33_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_33_nReadyArray_1 : std_logic;
	signal load_33_validArray_1 : std_logic;
	signal load_33_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_36_clk : std_logic;
	signal load_36_rst : std_logic;
	signal load_36_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_36_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_36_pValidArray_0 : std_logic;
	signal load_36_pValidArray_1 : std_logic;
	signal load_36_readyArray_0 : std_logic;
	signal load_36_readyArray_1 : std_logic;
	signal load_36_nReadyArray_0 : std_logic;
	signal load_36_validArray_0 : std_logic;
	signal load_36_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_36_nReadyArray_1 : std_logic;
	signal load_36_validArray_1 : std_logic;
	signal load_36_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_39_clk : std_logic;
	signal load_39_rst : std_logic;
	signal load_39_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_39_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_39_pValidArray_0 : std_logic;
	signal load_39_pValidArray_1 : std_logic;
	signal load_39_readyArray_0 : std_logic;
	signal load_39_readyArray_1 : std_logic;
	signal load_39_nReadyArray_0 : std_logic;
	signal load_39_validArray_0 : std_logic;
	signal load_39_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_39_nReadyArray_1 : std_logic;
	signal load_39_validArray_1 : std_logic;
	signal load_39_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_10_clk : std_logic;
	signal cst_10_rst : std_logic;
	signal cst_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_10_pValidArray_0 : std_logic;
	signal cst_10_readyArray_0 : std_logic;
	signal cst_10_nReadyArray_0 : std_logic;
	signal cst_10_validArray_0 : std_logic;
	signal cst_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_40_clk : std_logic;
	signal icmp_40_rst : std_logic;
	signal icmp_40_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_40_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_40_pValidArray_0 : std_logic;
	signal icmp_40_pValidArray_1 : std_logic;
	signal icmp_40_readyArray_0 : std_logic;
	signal icmp_40_readyArray_1 : std_logic;
	signal icmp_40_nReadyArray_0 : std_logic;
	signal icmp_40_validArray_0 : std_logic;
	signal icmp_40_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_11_clk : std_logic;
	signal cst_11_rst : std_logic;
	signal cst_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_11_pValidArray_0 : std_logic;
	signal cst_11_readyArray_0 : std_logic;
	signal cst_11_nReadyArray_0 : std_logic;
	signal cst_11_validArray_0 : std_logic;
	signal cst_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sub_41_clk : std_logic;
	signal sub_41_rst : std_logic;
	signal sub_41_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sub_41_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sub_41_pValidArray_0 : std_logic;
	signal sub_41_pValidArray_1 : std_logic;
	signal sub_41_readyArray_0 : std_logic;
	signal sub_41_readyArray_1 : std_logic;
	signal sub_41_nReadyArray_0 : std_logic;
	signal sub_41_validArray_0 : std_logic;
	signal sub_41_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal select_0_clk : std_logic;
	signal select_0_rst : std_logic;
	signal select_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal select_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal select_0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal select_0_pValidArray_0 : std_logic;
	signal select_0_pValidArray_1 : std_logic;
	signal select_0_pValidArray_2 : std_logic;
	signal select_0_readyArray_0 : std_logic;
	signal select_0_readyArray_1 : std_logic;
	signal select_0_readyArray_2 : std_logic;
	signal select_0_nReadyArray_0 : std_logic;
	signal select_0_validArray_0 : std_logic;
	signal select_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_42_clk : std_logic;
	signal add_42_rst : std_logic;
	signal add_42_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_42_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_42_pValidArray_0 : std_logic;
	signal add_42_pValidArray_1 : std_logic;
	signal add_42_readyArray_0 : std_logic;
	signal add_42_readyArray_1 : std_logic;
	signal add_42_nReadyArray_0 : std_logic;
	signal add_42_validArray_0 : std_logic;
	signal add_42_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_45_clk : std_logic;
	signal load_45_rst : std_logic;
	signal load_45_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_45_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_45_pValidArray_0 : std_logic;
	signal load_45_pValidArray_1 : std_logic;
	signal load_45_readyArray_0 : std_logic;
	signal load_45_readyArray_1 : std_logic;
	signal load_45_nReadyArray_0 : std_logic;
	signal load_45_validArray_0 : std_logic;
	signal load_45_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_45_nReadyArray_1 : std_logic;
	signal load_45_validArray_1 : std_logic;
	signal load_45_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal store_1_clk : std_logic;
	signal store_1_rst : std_logic;
	signal store_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_1_pValidArray_0 : std_logic;
	signal store_1_pValidArray_1 : std_logic;
	signal store_1_readyArray_0 : std_logic;
	signal store_1_readyArray_1 : std_logic;
	signal store_1_nReadyArray_0 : std_logic;
	signal store_1_validArray_0 : std_logic;
	signal store_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_1_nReadyArray_1 : std_logic;
	signal store_1_validArray_1 : std_logic;
	signal store_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_12_clk : std_logic;
	signal cst_12_rst : std_logic;
	signal cst_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_12_pValidArray_0 : std_logic;
	signal cst_12_readyArray_0 : std_logic;
	signal cst_12_nReadyArray_0 : std_logic;
	signal cst_12_validArray_0 : std_logic;
	signal cst_12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_48_clk : std_logic;
	signal add_48_rst : std_logic;
	signal add_48_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_48_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_48_pValidArray_0 : std_logic;
	signal add_48_pValidArray_1 : std_logic;
	signal add_48_readyArray_0 : std_logic;
	signal add_48_readyArray_1 : std_logic;
	signal add_48_nReadyArray_0 : std_logic;
	signal add_48_validArray_0 : std_logic;
	signal add_48_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_13_clk : std_logic;
	signal cst_13_rst : std_logic;
	signal cst_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_13_pValidArray_0 : std_logic;
	signal cst_13_readyArray_0 : std_logic;
	signal cst_13_nReadyArray_0 : std_logic;
	signal cst_13_validArray_0 : std_logic;
	signal cst_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_49_clk : std_logic;
	signal icmp_49_rst : std_logic;
	signal icmp_49_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_49_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_49_pValidArray_0 : std_logic;
	signal icmp_49_pValidArray_1 : std_logic;
	signal icmp_49_readyArray_0 : std_logic;
	signal icmp_49_readyArray_1 : std_logic;
	signal icmp_49_nReadyArray_0 : std_logic;
	signal icmp_49_validArray_0 : std_logic;
	signal icmp_49_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_1_clk : std_logic;
	signal forkC_1_rst : std_logic;
	signal forkC_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_1_pValidArray_0 : std_logic;
	signal forkC_1_readyArray_0 : std_logic;
	signal forkC_1_nReadyArray_0 : std_logic;
	signal forkC_1_validArray_0 : std_logic;
	signal forkC_1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n1_clk : std_logic;
	signal phi_n1_rst : std_logic;
	signal phi_n1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_n1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_n1_pValidArray_0 : std_logic;
	signal phi_n1_pValidArray_1 : std_logic;
	signal phi_n1_pValidArray_2 : std_logic;
	signal phi_n1_readyArray_0 : std_logic;
	signal phi_n1_readyArray_1 : std_logic;
	signal phi_n1_readyArray_2 : std_logic;
	signal phi_n1_nReadyArray_0 : std_logic;
	signal phi_n1_validArray_0 : std_logic;
	signal phi_n1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phiC_13_clk : std_logic;
	signal phiC_13_rst : std_logic;
	signal phiC_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_13_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_13_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_13_pValidArray_0 : std_logic;
	signal phiC_13_pValidArray_1 : std_logic;
	signal phiC_13_pValidArray_2 : std_logic;
	signal phiC_13_readyArray_0 : std_logic;
	signal phiC_13_readyArray_1 : std_logic;
	signal phiC_13_readyArray_2 : std_logic;
	signal phiC_13_nReadyArray_0 : std_logic;
	signal phiC_13_validArray_0 : std_logic;
	signal phiC_13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_20_clk : std_logic;
	signal phiC_20_rst : std_logic;
	signal phiC_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_20_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_20_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_20_pValidArray_0 : std_logic;
	signal phiC_20_pValidArray_1 : std_logic;
	signal phiC_20_pValidArray_2 : std_logic;
	signal phiC_20_readyArray_0 : std_logic;
	signal phiC_20_readyArray_1 : std_logic;
	signal phiC_20_readyArray_2 : std_logic;
	signal phiC_20_nReadyArray_0 : std_logic;
	signal phiC_20_validArray_0 : std_logic;
	signal phiC_20_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal phi_n23_clk : std_logic;
	signal phi_n23_rst : std_logic;
	signal phi_n23_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n23_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n23_pValidArray_0 : std_logic;
	signal phi_n23_pValidArray_1 : std_logic;
	signal phi_n23_readyArray_0 : std_logic;
	signal phi_n23_readyArray_1 : std_logic;
	signal phi_n23_nReadyArray_0 : std_logic;
	signal phi_n23_validArray_0 : std_logic;
	signal phi_n23_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_6_clk : std_logic;
	signal branch_6_rst : std_logic;
	signal branch_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_6_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_6_pValidArray_0 : std_logic;
	signal branch_6_pValidArray_1 : std_logic;
	signal branch_6_readyArray_0 : std_logic;
	signal branch_6_readyArray_1 : std_logic;
	signal branch_6_nReadyArray_0 : std_logic;
	signal branch_6_validArray_0 : std_logic;
	signal branch_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_6_nReadyArray_1 : std_logic;
	signal branch_6_validArray_1 : std_logic;
	signal branch_6_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branchC_9_clk : std_logic;
	signal branchC_9_rst : std_logic;
	signal branchC_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_9_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_9_pValidArray_0 : std_logic;
	signal branchC_9_pValidArray_1 : std_logic;
	signal branchC_9_readyArray_0 : std_logic;
	signal branchC_9_readyArray_1 : std_logic;
	signal branchC_9_nReadyArray_0 : std_logic;
	signal branchC_9_validArray_0 : std_logic;
	signal branchC_9_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_9_nReadyArray_1 : std_logic;
	signal branchC_9_validArray_1 : std_logic;
	signal branchC_9_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_11_clk : std_logic;
	signal branchC_11_rst : std_logic;
	signal branchC_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_11_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_11_pValidArray_0 : std_logic;
	signal branchC_11_pValidArray_1 : std_logic;
	signal branchC_11_readyArray_0 : std_logic;
	signal branchC_11_readyArray_1 : std_logic;
	signal branchC_11_nReadyArray_0 : std_logic;
	signal branchC_11_validArray_0 : std_logic;
	signal branchC_11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_11_nReadyArray_1 : std_logic;
	signal branchC_11_validArray_1 : std_logic;
	signal branchC_11_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_pValidArray_0 : std_logic;
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_pValidArray_0 : std_logic;
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_2 : std_logic;
	signal fork_8_validArray_2 : std_logic;
	signal fork_8_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_9_clk : std_logic;
	signal fork_9_rst : std_logic;
	signal fork_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_9_pValidArray_0 : std_logic;
	signal fork_9_readyArray_0 : std_logic;
	signal fork_9_nReadyArray_0 : std_logic;
	signal fork_9_validArray_0 : std_logic;
	signal fork_9_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_9_nReadyArray_1 : std_logic;
	signal fork_9_validArray_1 : std_logic;
	signal fork_9_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_10_clk : std_logic;
	signal fork_10_rst : std_logic;
	signal fork_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_10_pValidArray_0 : std_logic;
	signal fork_10_readyArray_0 : std_logic;
	signal fork_10_nReadyArray_0 : std_logic;
	signal fork_10_validArray_0 : std_logic;
	signal fork_10_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_10_nReadyArray_1 : std_logic;
	signal fork_10_validArray_1 : std_logic;
	signal fork_10_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_10_nReadyArray_2 : std_logic;
	signal fork_10_validArray_2 : std_logic;
	signal fork_10_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_10_nReadyArray_3 : std_logic;
	signal fork_10_validArray_3 : std_logic;
	signal fork_10_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_10_nReadyArray_4 : std_logic;
	signal fork_10_validArray_4 : std_logic;
	signal fork_10_dataOutArray_4 : std_logic_vector(31 downto 0);

	signal fork_13_clk : std_logic;
	signal fork_13_rst : std_logic;
	signal fork_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_13_pValidArray_0 : std_logic;
	signal fork_13_readyArray_0 : std_logic;
	signal fork_13_nReadyArray_0 : std_logic;
	signal fork_13_validArray_0 : std_logic;
	signal fork_13_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_13_nReadyArray_1 : std_logic;
	signal fork_13_validArray_1 : std_logic;
	signal fork_13_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal forkC_16_clk : std_logic;
	signal forkC_16_rst : std_logic;
	signal forkC_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_16_pValidArray_0 : std_logic;
	signal forkC_16_readyArray_0 : std_logic;
	signal forkC_16_nReadyArray_0 : std_logic;
	signal forkC_16_validArray_0 : std_logic;
	signal forkC_16_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_1 : std_logic;
	signal forkC_16_validArray_1 : std_logic;
	signal forkC_16_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_2 : std_logic;
	signal forkC_16_validArray_2 : std_logic;
	signal forkC_16_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_3 : std_logic;
	signal forkC_16_validArray_3 : std_logic;
	signal forkC_16_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_4 : std_logic;
	signal forkC_16_validArray_4 : std_logic;
	signal forkC_16_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_5 : std_logic;
	signal forkC_16_validArray_5 : std_logic;
	signal forkC_16_dataOutArray_5 : std_logic_vector(0 downto 0);

	signal fork_20_clk : std_logic;
	signal fork_20_rst : std_logic;
	signal fork_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_20_pValidArray_0 : std_logic;
	signal fork_20_readyArray_0 : std_logic;
	signal fork_20_nReadyArray_0 : std_logic;
	signal fork_20_validArray_0 : std_logic;
	signal fork_20_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_20_nReadyArray_1 : std_logic;
	signal fork_20_validArray_1 : std_logic;
	signal fork_20_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_20_nReadyArray_2 : std_logic;
	signal fork_20_validArray_2 : std_logic;
	signal fork_20_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_20_nReadyArray_3 : std_logic;
	signal fork_20_validArray_3 : std_logic;
	signal fork_20_dataOutArray_3 : std_logic_vector(31 downto 0);

	signal forkC_21_clk : std_logic;
	signal forkC_21_rst : std_logic;
	signal forkC_21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_21_pValidArray_0 : std_logic;
	signal forkC_21_readyArray_0 : std_logic;
	signal forkC_21_nReadyArray_0 : std_logic;
	signal forkC_21_validArray_0 : std_logic;
	signal forkC_21_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_21_nReadyArray_1 : std_logic;
	signal forkC_21_validArray_1 : std_logic;
	signal forkC_21_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_23_clk : std_logic;
	signal fork_23_rst : std_logic;
	signal fork_23_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_23_pValidArray_0 : std_logic;
	signal fork_23_readyArray_0 : std_logic;
	signal fork_23_nReadyArray_0 : std_logic;
	signal fork_23_validArray_0 : std_logic;
	signal fork_23_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_23_nReadyArray_1 : std_logic;
	signal fork_23_validArray_1 : std_logic;
	signal fork_23_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_24_clk : std_logic;
	signal fork_24_rst : std_logic;
	signal fork_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_24_pValidArray_0 : std_logic;
	signal fork_24_readyArray_0 : std_logic;
	signal fork_24_nReadyArray_0 : std_logic;
	signal fork_24_validArray_0 : std_logic;
	signal fork_24_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_24_nReadyArray_1 : std_logic;
	signal fork_24_validArray_1 : std_logic;
	signal fork_24_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal Buffer_11_clk : std_logic;
	signal Buffer_11_rst : std_logic;
	signal Buffer_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_11_pValidArray_0 : std_logic;
	signal Buffer_11_readyArray_0 : std_logic;
	signal Buffer_11_nReadyArray_0 : std_logic;
	signal Buffer_11_validArray_0 : std_logic;
	signal Buffer_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_12_clk : std_logic;
	signal Buffer_12_rst : std_logic;
	signal Buffer_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_12_pValidArray_0 : std_logic;
	signal Buffer_12_readyArray_0 : std_logic;
	signal Buffer_12_nReadyArray_0 : std_logic;
	signal Buffer_12_validArray_0 : std_logic;
	signal Buffer_12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_13_clk : std_logic;
	signal Buffer_13_rst : std_logic;
	signal Buffer_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_13_pValidArray_0 : std_logic;
	signal Buffer_13_readyArray_0 : std_logic;
	signal Buffer_13_nReadyArray_0 : std_logic;
	signal Buffer_13_validArray_0 : std_logic;
	signal Buffer_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_14_clk : std_logic;
	signal Buffer_14_rst : std_logic;
	signal Buffer_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_14_pValidArray_0 : std_logic;
	signal Buffer_14_readyArray_0 : std_logic;
	signal Buffer_14_nReadyArray_0 : std_logic;
	signal Buffer_14_validArray_0 : std_logic;
	signal Buffer_14_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_15_clk : std_logic;
	signal Buffer_15_rst : std_logic;
	signal Buffer_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_15_pValidArray_0 : std_logic;
	signal Buffer_15_readyArray_0 : std_logic;
	signal Buffer_15_nReadyArray_0 : std_logic;
	signal Buffer_15_validArray_0 : std_logic;
	signal Buffer_15_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_16_clk : std_logic;
	signal Buffer_16_rst : std_logic;
	signal Buffer_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_16_pValidArray_0 : std_logic;
	signal Buffer_16_readyArray_0 : std_logic;
	signal Buffer_16_nReadyArray_0 : std_logic;
	signal Buffer_16_validArray_0 : std_logic;
	signal Buffer_16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_17_clk : std_logic;
	signal Buffer_17_rst : std_logic;
	signal Buffer_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_17_pValidArray_0 : std_logic;
	signal Buffer_17_readyArray_0 : std_logic;
	signal Buffer_17_nReadyArray_0 : std_logic;
	signal Buffer_17_validArray_0 : std_logic;
	signal Buffer_17_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_18_clk : std_logic;
	signal Buffer_18_rst : std_logic;
	signal Buffer_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_18_pValidArray_0 : std_logic;
	signal Buffer_18_readyArray_0 : std_logic;
	signal Buffer_18_nReadyArray_0 : std_logic;
	signal Buffer_18_validArray_0 : std_logic;
	signal Buffer_18_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal LSQ_data_clk : std_logic;
	signal LSQ_data_rst : std_logic;
	signal LSQ_data_dataInArray_0 : std_logic_vector(0 downto 0);
	signal LSQ_data_dataInArray_1 : std_logic_vector(0 downto 0);
	signal LSQ_data_dataInArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_data_dataInArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_data_dataInArray_4 : std_logic_vector(31 downto 0);
	signal LSQ_data_dataInArray_5 : std_logic_vector(31 downto 0);
	signal LSQ_data_dataInArray_6 : std_logic_vector(31 downto 0);
	signal LSQ_data_dataInArray_7 : std_logic_vector(31 downto 0);
	signal LSQ_data_pValidArray_0 : std_logic;
	signal LSQ_data_pValidArray_1 : std_logic;
	signal LSQ_data_pValidArray_2 : std_logic;
	signal LSQ_data_pValidArray_3 : std_logic;
	signal LSQ_data_pValidArray_4 : std_logic;
	signal LSQ_data_pValidArray_5 : std_logic;
	signal LSQ_data_pValidArray_6 : std_logic;
	signal LSQ_data_pValidArray_7 : std_logic;
	signal LSQ_data_readyArray_0 : std_logic;
	signal LSQ_data_readyArray_1 : std_logic;
	signal LSQ_data_readyArray_2 : std_logic;
	signal LSQ_data_readyArray_3 : std_logic;
	signal LSQ_data_readyArray_4 : std_logic;
	signal LSQ_data_readyArray_5 : std_logic;
	signal LSQ_data_readyArray_6 : std_logic;
	signal LSQ_data_readyArray_7 : std_logic;
	signal LSQ_data_nReadyArray_0 : std_logic;
	signal LSQ_data_validArray_0 : std_logic;
	signal LSQ_data_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal LSQ_data_nReadyArray_1 : std_logic;
	signal LSQ_data_validArray_1 : std_logic;
	signal LSQ_data_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal LSQ_data_nReadyArray_2 : std_logic;
	signal LSQ_data_validArray_2 : std_logic;
	signal LSQ_data_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal LSQ_data_io_queueEmpty : std_logic;
	signal LSQ_data_we0_ce0 : std_logic;
	signal LSQ_data_address0 : std_logic_vector (31 downto 0);
	signal LSQ_data_ce0 : std_logic;
	signal LSQ_data_we0 : std_logic;
	signal LSQ_data_dout0 : std_logic_vector (31 downto 0);
	signal LSQ_data_din0 : std_logic_vector (31 downto 0);
	signal LSQ_data_address1 : std_logic_vector (31 downto 0);
	signal LSQ_data_ce1 : std_logic;
	signal LSQ_data_we1 : std_logic;
	signal LSQ_data_dout1 : std_logic_vector (31 downto 0);
	signal LSQ_data_din1 : std_logic_vector (31 downto 0);
	signal LSQ_data_load_ready : std_logic;
	signal LSQ_data_store_ready : std_logic;

	signal MC_in_clk : std_logic;
	signal MC_in_rst : std_logic;
	signal MC_in_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_in_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_in_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_in_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_in_pValidArray_0 : std_logic;
	signal MC_in_pValidArray_1 : std_logic;
	signal MC_in_pValidArray_2 : std_logic;
	signal MC_in_pValidArray_3 : std_logic;
	signal MC_in_readyArray_0 : std_logic;
	signal MC_in_readyArray_1 : std_logic;
	signal MC_in_readyArray_2 : std_logic;
	signal MC_in_readyArray_3 : std_logic;
	signal MC_in_nReadyArray_0 : std_logic;
	signal MC_in_validArray_0 : std_logic;
	signal MC_in_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_in_nReadyArray_1 : std_logic;
	signal MC_in_validArray_1 : std_logic;
	signal MC_in_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_in_we0_ce0 : std_logic;

	signal MC_w_clk : std_logic;
	signal MC_w_rst : std_logic;
	signal MC_w_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_w_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_w_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_w_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_w_pValidArray_0 : std_logic;
	signal MC_w_pValidArray_1 : std_logic;
	signal MC_w_pValidArray_2 : std_logic;
	signal MC_w_pValidArray_3 : std_logic;
	signal MC_w_readyArray_0 : std_logic;
	signal MC_w_readyArray_1 : std_logic;
	signal MC_w_readyArray_2 : std_logic;
	signal MC_w_readyArray_3 : std_logic;
	signal MC_w_nReadyArray_0 : std_logic;
	signal MC_w_validArray_0 : std_logic;
	signal MC_w_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_w_nReadyArray_1 : std_logic;
	signal MC_w_validArray_1 : std_logic;
	signal MC_w_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_w_we0_ce0 : std_logic;

	signal MC_addr_in_clk : std_logic;
	signal MC_addr_in_rst : std_logic;
	signal MC_addr_in_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_addr_in_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_addr_in_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_addr_in_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_addr_in_pValidArray_0 : std_logic;
	signal MC_addr_in_pValidArray_1 : std_logic;
	signal MC_addr_in_pValidArray_2 : std_logic;
	signal MC_addr_in_pValidArray_3 : std_logic;
	signal MC_addr_in_readyArray_0 : std_logic;
	signal MC_addr_in_readyArray_1 : std_logic;
	signal MC_addr_in_readyArray_2 : std_logic;
	signal MC_addr_in_readyArray_3 : std_logic;
	signal MC_addr_in_nReadyArray_0 : std_logic;
	signal MC_addr_in_validArray_0 : std_logic;
	signal MC_addr_in_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_addr_in_nReadyArray_1 : std_logic;
	signal MC_addr_in_validArray_1 : std_logic;
	signal MC_addr_in_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_addr_in_we0_ce0 : std_logic;

	signal MC_mean_clk : std_logic;
	signal MC_mean_rst : std_logic;
	signal MC_mean_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_mean_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_mean_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_mean_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_mean_pValidArray_0 : std_logic;
	signal MC_mean_pValidArray_1 : std_logic;
	signal MC_mean_pValidArray_2 : std_logic;
	signal MC_mean_pValidArray_3 : std_logic;
	signal MC_mean_readyArray_0 : std_logic;
	signal MC_mean_readyArray_1 : std_logic;
	signal MC_mean_readyArray_2 : std_logic;
	signal MC_mean_readyArray_3 : std_logic;
	signal MC_mean_nReadyArray_0 : std_logic;
	signal MC_mean_validArray_0 : std_logic;
	signal MC_mean_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_mean_nReadyArray_1 : std_logic;
	signal MC_mean_validArray_1 : std_logic;
	signal MC_mean_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_mean_we0_ce0 : std_logic;

	signal MC_addr_out_clk : std_logic;
	signal MC_addr_out_rst : std_logic;
	signal MC_addr_out_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_addr_out_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_addr_out_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_addr_out_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_addr_out_dataInArray_4 : std_logic_vector(31 downto 0);
	signal MC_addr_out_pValidArray_0 : std_logic;
	signal MC_addr_out_pValidArray_1 : std_logic;
	signal MC_addr_out_pValidArray_2 : std_logic;
	signal MC_addr_out_pValidArray_3 : std_logic;
	signal MC_addr_out_pValidArray_4 : std_logic;
	signal MC_addr_out_readyArray_0 : std_logic;
	signal MC_addr_out_readyArray_1 : std_logic;
	signal MC_addr_out_readyArray_2 : std_logic;
	signal MC_addr_out_readyArray_3 : std_logic;
	signal MC_addr_out_readyArray_4 : std_logic;
	signal MC_addr_out_nReadyArray_0 : std_logic;
	signal MC_addr_out_validArray_0 : std_logic;
	signal MC_addr_out_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_addr_out_nReadyArray_1 : std_logic;
	signal MC_addr_out_validArray_1 : std_logic;
	signal MC_addr_out_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_addr_out_nReadyArray_2 : std_logic;
	signal MC_addr_out_validArray_2 : std_logic;
	signal MC_addr_out_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal MC_addr_out_we0_ce0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_5_pValidArray_0 : std_logic;
	signal sink_5_readyArray_0 : std_logic;

	signal sink_6_clk : std_logic;
	signal sink_6_rst : std_logic;
	signal sink_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_6_pValidArray_0 : std_logic;
	signal sink_6_readyArray_0 : std_logic;

	signal sink_7_clk : std_logic;
	signal sink_7_rst : std_logic;
	signal sink_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_7_pValidArray_0 : std_logic;
	signal sink_7_readyArray_0 : std_logic;

	signal sink_8_clk : std_logic;
	signal sink_8_rst : std_logic;
	signal sink_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_8_pValidArray_0 : std_logic;
	signal sink_8_readyArray_0 : std_logic;

	signal sink_9_clk : std_logic;
	signal sink_9_rst : std_logic;
	signal sink_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_9_pValidArray_0 : std_logic;
	signal sink_9_readyArray_0 : std_logic;

	signal sink_10_clk : std_logic;
	signal sink_10_rst : std_logic;
	signal sink_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_10_pValidArray_0 : std_logic;
	signal sink_10_readyArray_0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_3 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_4 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_5 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_6 : std_logic_vector(31 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_pValidArray_3 : std_logic;
	signal end_0_pValidArray_4 : std_logic;
	signal end_0_pValidArray_5 : std_logic;
	signal end_0_pValidArray_6 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_readyArray_3 : std_logic;
	signal end_0_readyArray_4 : std_logic;
	signal end_0_readyArray_5 : std_logic;
	signal end_0_readyArray_6 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

component LSQ_data
port(
	clock : in std_logic;
	reset : in std_logic;
	io_memIsReadyForLoads : in std_logic;
	io_memIsReadyForStores : in std_logic;
	io_storeDataOut : out std_logic_vector(31 downto 0);
	io_storeAddrOut : out std_logic_vector(31 downto 0);
	io_storeEnable : out std_logic;
	io_bbpValids_0 : in std_logic;
	io_bbReadyToPrevs_0 : out std_logic;
	io_bbpValids_1 : in std_logic;
	io_bbReadyToPrevs_1 : out std_logic;
	io_rdPortsPrev_0_ready : out std_logic;
	io_rdPortsPrev_0_valid : in std_logic;
	io_rdPortsPrev_0_bits : in std_logic_vector(31 downto 0);
	io_wrAddrPorts_0_valid : in std_logic;
	io_wrAddrPorts_0_ready : out std_logic;
	io_wrAddrPorts_0_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_0_valid : in std_logic;
	io_wrDataPorts_0_ready : out std_logic;
	io_wrDataPorts_0_bits : in std_logic_vector(31 downto 0);
	io_rdPortsPrev_1_ready : out std_logic;
	io_rdPortsPrev_1_valid : in std_logic;
	io_rdPortsPrev_1_bits : in std_logic_vector(31 downto 0);
	io_wrAddrPorts_1_valid : in std_logic;
	io_wrAddrPorts_1_ready : out std_logic;
	io_wrAddrPorts_1_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_1_valid : in std_logic;
	io_wrDataPorts_1_ready : out std_logic;
	io_wrDataPorts_1_bits : in std_logic_vector(31 downto 0);
	io_rdPortsNext_0_ready : in std_logic;
	io_rdPortsNext_0_valid : out std_logic;
	io_rdPortsNext_0_bits : out std_logic_vector(31 downto 0);
	io_rdPortsNext_1_ready : in std_logic;
	io_rdPortsNext_1_valid : out std_logic;
	io_rdPortsNext_1_bits : out std_logic_vector(31 downto 0);
	io_Empty_Valid : out std_logic;
	io_loadDataIn : in std_logic_vector(31  downto 0);
	io_loadAddrOut : out std_logic_vector(31  downto 0);
	io_loadEnable : out std_logic
);
end component;

begin


	cst_0_clk <= clk;
	cst_0_rst <= rst;
	phi_1_pValidArray_2 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),phi_1_dataInArray_2'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_11_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_11_readyArray_0;
	forkC_11_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_11_dataInArray_0'length));

	cst_14_clk <= clk;
	cst_14_rst <= rst;
	fork_18_pValidArray_0 <= cst_14_validArray_0;
	cst_14_nReadyArray_0 <= fork_18_readyArray_0;
	fork_18_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_14_dataOutArray_0),fork_18_dataInArray_0'length));

	forkC_11_clk <= clk;
	forkC_11_rst <= rst;
	cst_0_pValidArray_0 <= forkC_11_validArray_0;
	forkC_11_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "00000000000000000000000000000000";
	phiC_2_pValidArray_2 <= forkC_11_validArray_1;
	forkC_11_nReadyArray_1 <= phiC_2_readyArray_2;
	phiC_2_dataInArray_2 <= std_logic_vector (resize(unsigned(forkC_11_dataOutArray_1),phiC_2_dataInArray_2'length));
	cst_8_pValidArray_0 <= forkC_11_validArray_2;
	forkC_11_nReadyArray_2 <= cst_8_readyArray_0;
	cst_8_dataInArray_0 <= "00000000000000000000000000000000";
	phiC_13_pValidArray_2 <= forkC_11_validArray_3;
	forkC_11_nReadyArray_3 <= phiC_13_readyArray_2;
	phiC_13_dataInArray_2 <= std_logic_vector (resize(unsigned(forkC_11_dataOutArray_3),phiC_13_dataInArray_2'length));
	cst_14_pValidArray_0 <= forkC_11_validArray_4;
	forkC_11_nReadyArray_4 <= cst_14_readyArray_0;
	cst_14_dataInArray_0 <= "00000000000000000000000000000001";

	fork_18_clk <= clk;
	fork_18_rst <= rst;
	phi_n21_pValidArray_0 <= fork_18_validArray_0;
	fork_18_nReadyArray_0 <= phi_n21_readyArray_0;
	phi_n21_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_0),phi_n21_dataInArray_0'length));
	phi_n22_pValidArray_0 <= fork_18_validArray_1;
	fork_18_nReadyArray_1 <= phi_n22_readyArray_0;
	phi_n22_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_1),phi_n22_dataInArray_0'length));
	phi_n23_pValidArray_0 <= fork_18_validArray_2;
	fork_18_nReadyArray_2 <= phi_n23_readyArray_0;
	phi_n23_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_2),phi_n23_dataInArray_0'length));

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	Buffer_1_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_1_dataOutArray_0),Buffer_1_dataInArray_0'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	phi_3_pValidArray_2 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= phi_3_readyArray_2;
	phi_3_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),phi_3_dataInArray_2'length));

	phiC_2_clk <= clk;
	phiC_2_rst <= rst;
	Buffer_2_pValidArray_0 <= phiC_2_validArray_0;
	phiC_2_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_2_dataOutArray_0),Buffer_2_dataInArray_0'length));

	phi_n21_clk <= clk;
	phi_n21_rst <= rst;
	fork_17_pValidArray_0 <= phi_n21_validArray_0;
	phi_n21_nReadyArray_0 <= fork_17_readyArray_0;
	fork_17_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n21_dataOutArray_0),fork_17_dataInArray_0'length));

	branch_5_clk <= clk;
	branch_5_rst <= rst;
	sink_4_pValidArray_0 <= branch_5_validArray_0;
	branch_5_nReadyArray_0 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_0),sink_4_dataInArray_0'length));
	phi_n1_pValidArray_2 <= branch_5_validArray_1;
	branch_5_nReadyArray_1 <= phi_n1_readyArray_2;
	phi_n1_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_1),phi_n1_dataInArray_2'length));

	branchC_7_clk <= clk;
	branchC_7_rst <= rst;
	sink_6_pValidArray_0 <= branchC_7_validArray_0;
	branchC_7_nReadyArray_0 <= sink_6_readyArray_0;
	sink_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_7_dataOutArray_0),sink_6_dataInArray_0'length));
	phiC_2_pValidArray_1 <= branchC_7_validArray_1;
	branchC_7_nReadyArray_1 <= phiC_2_readyArray_1;
	phiC_2_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_7_dataOutArray_1),phiC_2_dataInArray_1'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	phi_n0_pValidArray_2 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= phi_n0_readyArray_2;
	phi_n0_dataInArray_2 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),phi_n0_dataInArray_2'length));
	add_24_pValidArray_0 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= add_24_readyArray_0;
	add_24_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),add_24_dataInArray_0'length));
	branch_5_pValidArray_0 <= fork_0_validArray_2;
	fork_0_nReadyArray_2 <= branch_5_readyArray_0;
	branch_5_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_2),branch_5_dataInArray_0'length));

	forkC_14_clk <= clk;
	forkC_14_rst <= rst;
	cst_1_pValidArray_0 <= forkC_14_validArray_0;
	forkC_14_nReadyArray_0 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "00000000000000000000000000000000";
	branchC_7_pValidArray_0 <= forkC_14_validArray_1;
	forkC_14_nReadyArray_1 <= branchC_7_readyArray_0;
	branchC_7_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_14_dataOutArray_1),branchC_7_dataInArray_0'length));
	phiC_3_pValidArray_2 <= forkC_14_validArray_2;
	forkC_14_nReadyArray_2 <= phiC_3_readyArray_2;
	phiC_3_dataInArray_2 <= std_logic_vector (resize(unsigned(forkC_14_dataOutArray_2),phiC_3_dataInArray_2'length));
	cst_6_pValidArray_0 <= forkC_14_validArray_3;
	forkC_14_nReadyArray_3 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "00000000000000000000000000000001";
	cst_7_pValidArray_0 <= forkC_14_validArray_4;
	forkC_14_nReadyArray_4 <= cst_7_readyArray_0;
	cst_7_dataInArray_0 <= "00000000000000000000000001100100";

	fork_17_clk <= clk;
	fork_17_rst <= rst;
	phi_1_pValidArray_0 <= fork_17_validArray_0;
	fork_17_nReadyArray_0 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_17_dataOutArray_0),phi_1_dataInArray_0'length));
	phiC_2_pValidArray_0 <= fork_17_validArray_1;
	fork_17_nReadyArray_1 <= phiC_2_readyArray_0;
	phiC_2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_17_dataOutArray_1),phiC_2_dataInArray_0'length));

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	fork_0_pValidArray_0 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_1_dataOutArray_0),fork_0_dataInArray_0'length));

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	forkC_14_pValidArray_0 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= forkC_14_readyArray_0;
	forkC_14_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_2_dataOutArray_0),forkC_14_dataInArray_0'length));

	phi_3_clk <= clk;
	phi_3_rst <= rst;
	Buffer_3_pValidArray_0 <= phi_3_validArray_0;
	phi_3_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_3_dataOutArray_0),Buffer_3_dataInArray_0'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	mul_4_pValidArray_1 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= mul_4_readyArray_1;
	mul_4_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),mul_4_dataInArray_1'length));

	mul_4_clk <= clk;
	mul_4_rst <= rst;
	add_5_pValidArray_0 <= mul_4_validArray_0;
	mul_4_nReadyArray_0 <= add_5_readyArray_0;
	add_5_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_4_dataOutArray_0),add_5_dataInArray_0'length));

	add_5_clk <= clk;
	add_5_rst <= rst;
	fork_2_pValidArray_0 <= add_5_validArray_0;
	add_5_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(add_5_dataOutArray_0),fork_2_dataInArray_0'length));

	load_8_clk <= clk;
	load_8_rst <= rst;
	xor_12_pValidArray_0 <= load_8_validArray_0;
	load_8_nReadyArray_0 <= xor_12_readyArray_0;
	xor_12_dataInArray_0 <= std_logic_vector (resize(unsigned(load_8_dataOutArray_0),xor_12_dataInArray_0'length));
	MC_in_pValidArray_0 <= load_8_validArray_1;
	load_8_nReadyArray_1 <= MC_in_readyArray_0;
	MC_in_dataInArray_0 <= std_logic_vector (resize(unsigned(load_8_dataOutArray_1),MC_in_dataInArray_0'length));

	load_11_clk <= clk;
	load_11_rst <= rst;
	xor_12_pValidArray_1 <= load_11_validArray_0;
	load_11_nReadyArray_0 <= xor_12_readyArray_1;
	xor_12_dataInArray_1 <= std_logic_vector (resize(unsigned(load_11_dataOutArray_0),xor_12_dataInArray_1'length));
	MC_w_pValidArray_0 <= load_11_validArray_1;
	load_11_nReadyArray_1 <= MC_w_readyArray_0;
	MC_w_dataInArray_0 <= std_logic_vector (resize(unsigned(load_11_dataOutArray_1),MC_w_dataInArray_0'length));

	xor_12_clk <= clk;
	xor_12_rst <= rst;
	shl_13_pValidArray_0 <= xor_12_validArray_0;
	xor_12_nReadyArray_0 <= shl_13_readyArray_0;
	shl_13_dataInArray_0 <= std_logic_vector (resize(unsigned(xor_12_dataOutArray_0),shl_13_dataInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	Buffer_4_pValidArray_0 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),Buffer_4_dataInArray_0'length));

	shl_13_clk <= clk;
	shl_13_rst <= rst;
	Buffer_5_pValidArray_0 <= shl_13_validArray_0;
	shl_13_nReadyArray_0 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= std_logic_vector (resize(unsigned(shl_13_dataOutArray_0),Buffer_5_dataInArray_0'length));

	load_16_clk <= clk;
	load_16_rst <= rst;
	fork_22_pValidArray_0 <= load_16_validArray_0;
	load_16_nReadyArray_0 <= fork_22_readyArray_0;
	fork_22_dataInArray_0 <= std_logic_vector (resize(unsigned(load_16_dataOutArray_0),fork_22_dataInArray_0'length));
	MC_addr_in_pValidArray_0 <= load_16_validArray_1;
	load_16_nReadyArray_1 <= MC_addr_in_readyArray_0;
	MC_addr_in_dataInArray_0 <= std_logic_vector (resize(unsigned(load_16_dataOutArray_1),MC_addr_in_dataInArray_0'length));

	load_19_clk <= clk;
	load_19_rst <= rst;
	add_20_pValidArray_0 <= load_19_validArray_0;
	load_19_nReadyArray_0 <= add_20_readyArray_0;
	add_20_dataInArray_0 <= std_logic_vector (resize(unsigned(load_19_dataOutArray_0),add_20_dataInArray_0'length));
	LSQ_data_pValidArray_2 <= load_19_validArray_1;
	load_19_nReadyArray_1 <= LSQ_data_readyArray_2;
	LSQ_data_dataInArray_2 <= std_logic_vector (resize(unsigned(load_19_dataOutArray_1),LSQ_data_dataInArray_2'length));

	add_20_clk <= clk;
	add_20_rst <= rst;
	store_0_pValidArray_0 <= add_20_validArray_0;
	add_20_nReadyArray_0 <= store_0_readyArray_0;
	store_0_dataInArray_0 <= std_logic_vector (resize(unsigned(add_20_dataOutArray_0),store_0_dataInArray_0'length));

	store_0_clk <= clk;
	store_0_rst <= rst;
	LSQ_data_pValidArray_4 <= store_0_validArray_0;
	store_0_nReadyArray_0 <= LSQ_data_readyArray_4;
	LSQ_data_dataInArray_4 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_0),LSQ_data_dataInArray_4'length));
	LSQ_data_pValidArray_3 <= store_0_validArray_1;
	store_0_nReadyArray_1 <= LSQ_data_readyArray_3;
	LSQ_data_dataInArray_3 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_1),LSQ_data_dataInArray_3'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	add_21_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= add_21_readyArray_1;
	add_21_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),add_21_dataInArray_1'length));

	add_21_clk <= clk;
	add_21_rst <= rst;
	fork_3_pValidArray_0 <= add_21_validArray_0;
	add_21_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= std_logic_vector (resize(unsigned(add_21_dataOutArray_0),fork_3_dataInArray_0'length));

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	icmp_22_pValidArray_1 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= icmp_22_readyArray_1;
	icmp_22_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),icmp_22_dataInArray_1'length));

	icmp_22_clk <= clk;
	icmp_22_rst <= rst;
	fork_4_pValidArray_0 <= icmp_22_validArray_0;
	icmp_22_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_22_dataOutArray_0),fork_4_dataInArray_0'length));

	forkC_0_clk <= clk;
	forkC_0_rst <= rst;
	Buffer_6_pValidArray_0 <= forkC_0_validArray_0;
	forkC_0_nReadyArray_0 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_0_dataOutArray_0),Buffer_6_dataInArray_0'length));
	LSQ_data_pValidArray_0 <= forkC_0_validArray_1;
	forkC_0_nReadyArray_1 <= LSQ_data_readyArray_0;
	LSQ_data_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_0_dataOutArray_1),LSQ_data_dataInArray_0'length));

	buffer_bx_op_0_clk <= clk;
	buffer_bx_op_0_rst <= rst;
	branchC_10_pValidArray_0 <= buffer_bx_op_0_validArray_0;
	buffer_bx_op_0_nReadyArray_0 <= branchC_10_readyArray_0;
	branchC_10_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer_bx_op_0_dataOutArray_0),branchC_10_dataInArray_0'length));

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	Buffer_7_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n0_dataOutArray_0),Buffer_7_dataInArray_0'length));

	phiC_3_clk <= clk;
	phiC_3_rst <= rst;
	Buffer_8_pValidArray_0 <= phiC_3_validArray_0;
	phiC_3_nReadyArray_0 <= Buffer_8_readyArray_0;
	Buffer_8_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_3_dataOutArray_0),Buffer_8_dataInArray_0'length));

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	sink_1_pValidArray_0 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_0),sink_1_dataInArray_0'length));
	phi_3_pValidArray_1 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= phi_3_readyArray_1;
	phi_3_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_1),phi_3_dataInArray_1'length));

	phi_n22_clk <= clk;
	phi_n22_rst <= rst;
	fork_19_pValidArray_0 <= phi_n22_validArray_0;
	phi_n22_nReadyArray_0 <= fork_19_readyArray_0;
	fork_19_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n22_dataOutArray_0),fork_19_dataInArray_0'length));

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	sink_3_pValidArray_0 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_0),sink_3_dataInArray_0'length));
	phi_n0_pValidArray_1 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= phi_n0_readyArray_1;
	phi_n0_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_1),phi_n0_dataInArray_1'length));

	branchC_8_clk <= clk;
	branchC_8_rst <= rst;
	sink_7_pValidArray_0 <= branchC_8_validArray_0;
	branchC_8_nReadyArray_0 <= sink_7_readyArray_0;
	sink_7_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_8_dataOutArray_0),sink_7_dataInArray_0'length));
	phiC_3_pValidArray_1 <= branchC_8_validArray_1;
	branchC_8_nReadyArray_1 <= phiC_3_readyArray_1;
	phiC_3_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_8_dataOutArray_1),phiC_3_dataInArray_1'length));

	phi_n24_clk <= clk;
	phi_n24_rst <= rst;
	branchC_10_pValidArray_1 <= phi_n24_validArray_0;
	phi_n24_nReadyArray_0 <= branchC_10_readyArray_1;
	branchC_10_dataInArray_1 <= std_logic_vector (resize(unsigned(phi_n24_dataOutArray_0),branchC_10_dataInArray_1'length));

	cst_15_clk <= clk;
	cst_15_rst <= rst;
	phi_n24_pValidArray_2 <= cst_15_validArray_0;
	cst_15_nReadyArray_0 <= phi_n24_readyArray_2;
	phi_n24_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_15_dataOutArray_0),phi_n24_dataInArray_2'length));

	source_0_clk <= clk;
	source_0_rst <= rst;
	cst_15_pValidArray_0 <= source_0_validArray_0;
	source_0_nReadyArray_0 <= cst_15_readyArray_0;
	cst_15_dataInArray_0 <= "00000000000000000000000000000001";

	branchC_10_clk <= clk;
	branchC_10_rst <= rst;
	sink_9_pValidArray_0 <= branchC_10_validArray_0;
	branchC_10_nReadyArray_0 <= sink_9_readyArray_0;
	sink_9_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_10_dataOutArray_0),sink_9_dataInArray_0'length));
	phiC_20_pValidArray_2 <= branchC_10_validArray_1;
	branchC_10_nReadyArray_1 <= phiC_20_readyArray_2;
	phiC_20_dataInArray_2 <= std_logic_vector (resize(unsigned(branchC_10_dataOutArray_1),phiC_20_dataInArray_2'length));

	fork_1_clk <= clk;
	fork_1_rst <= rst;
	Buffer_9_pValidArray_0 <= fork_1_validArray_0;
	fork_1_nReadyArray_0 <= Buffer_9_readyArray_0;
	Buffer_9_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_0),Buffer_9_dataInArray_0'length));
	add_21_pValidArray_0 <= fork_1_validArray_1;
	fork_1_nReadyArray_1 <= add_21_readyArray_0;
	add_21_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_1),add_21_dataInArray_0'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	load_8_pValidArray_1 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= load_8_readyArray_1;
	load_8_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),load_8_dataInArray_1'length));
	load_11_pValidArray_1 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= load_11_readyArray_1;
	load_11_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),load_11_dataInArray_1'length));
	load_16_pValidArray_1 <= fork_2_validArray_2;
	fork_2_nReadyArray_2 <= load_16_readyArray_1;
	load_16_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_2),load_16_dataInArray_1'length));

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	icmp_22_pValidArray_0 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= icmp_22_readyArray_0;
	icmp_22_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_0),icmp_22_dataInArray_0'length));
	branch_1_pValidArray_0 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_1),branch_1_dataInArray_0'length));

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	branch_1_pValidArray_1 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_4_dataOutArray_0),branch_1_dataInArray_1'length));
	phi_n22_pValidArray_1 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= phi_n22_readyArray_1;
	phi_n22_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_4_dataOutArray_1),phi_n22_dataInArray_1'length));
	branch_4_pValidArray_1 <= fork_4_validArray_2;
	fork_4_nReadyArray_2 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_4_dataOutArray_2),branch_4_dataInArray_1'length));
	branchC_8_pValidArray_1 <= fork_4_validArray_3;
	fork_4_nReadyArray_3 <= branchC_8_readyArray_1;
	branchC_8_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_4_dataOutArray_3),branchC_8_dataInArray_1'length));
	phi_n24_pValidArray_0 <= fork_4_validArray_4;
	fork_4_nReadyArray_4 <= phi_n24_readyArray_0;
	phi_n24_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_4),phi_n24_dataInArray_0'length));

	fork_12_clk <= clk;
	fork_12_rst <= rst;
	mul_4_pValidArray_0 <= fork_12_validArray_0;
	fork_12_nReadyArray_0 <= mul_4_readyArray_0;
	mul_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_0),mul_4_dataInArray_0'length));
	branch_4_pValidArray_0 <= fork_12_validArray_1;
	fork_12_nReadyArray_1 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_1),branch_4_dataInArray_0'length));

	forkC_15_clk <= clk;
	forkC_15_rst <= rst;
	cst_2_pValidArray_0 <= forkC_15_validArray_0;
	forkC_15_nReadyArray_0 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "00000000000000000000000001100100";
	branchC_8_pValidArray_0 <= forkC_15_validArray_1;
	forkC_15_nReadyArray_1 <= branchC_8_readyArray_0;
	branchC_8_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_15_dataOutArray_1),branchC_8_dataInArray_0'length));
	cst_3_pValidArray_0 <= forkC_15_validArray_2;
	forkC_15_nReadyArray_2 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "00000000000000000000000000000001";
	cst_4_pValidArray_0 <= forkC_15_validArray_3;
	forkC_15_nReadyArray_3 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "00000000000000000000000000000001";
	cst_5_pValidArray_0 <= forkC_15_validArray_4;
	forkC_15_nReadyArray_4 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "00000000000000000000000001100100";
	forkC_0_pValidArray_0 <= forkC_15_validArray_5;
	forkC_15_nReadyArray_5 <= forkC_0_readyArray_0;
	forkC_0_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_15_dataOutArray_5),forkC_0_dataInArray_0'length));

	fork_19_clk <= clk;
	fork_19_rst <= rst;
	phi_3_pValidArray_0 <= fork_19_validArray_0;
	fork_19_nReadyArray_0 <= phi_3_readyArray_0;
	phi_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_0),phi_3_dataInArray_0'length));
	phi_n0_pValidArray_0 <= fork_19_validArray_1;
	fork_19_nReadyArray_1 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_1),phi_n0_dataInArray_0'length));
	phiC_3_pValidArray_0 <= fork_19_validArray_2;
	fork_19_nReadyArray_2 <= phiC_3_readyArray_0;
	phiC_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_2),phiC_3_dataInArray_0'length));

	fork_22_clk <= clk;
	fork_22_rst <= rst;
	load_19_pValidArray_1 <= fork_22_validArray_0;
	fork_22_nReadyArray_0 <= load_19_readyArray_1;
	load_19_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_22_dataOutArray_0),load_19_dataInArray_1'length));
	store_0_pValidArray_1 <= fork_22_validArray_1;
	fork_22_nReadyArray_1 <= store_0_readyArray_1;
	store_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_22_dataOutArray_1),store_0_dataInArray_1'length));

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	fork_1_pValidArray_0 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= fork_1_readyArray_0;
	fork_1_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_3_dataOutArray_0),fork_1_dataInArray_0'length));

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	shl_13_pValidArray_1 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= shl_13_readyArray_1;
	shl_13_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_4_dataOutArray_0),shl_13_dataInArray_1'length));

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	add_20_pValidArray_1 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= add_20_readyArray_1;
	add_20_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_5_dataOutArray_0),add_20_dataInArray_1'length));

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	buffer_bx_op_0_pValidArray_0 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= buffer_bx_op_0_readyArray_0;
	buffer_bx_op_0_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_6_dataOutArray_0),buffer_bx_op_0_dataInArray_0'length));

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	fork_12_pValidArray_0 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= fork_12_readyArray_0;
	fork_12_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_7_dataOutArray_0),fork_12_dataInArray_0'length));

	Buffer_8_clk <= clk;
	Buffer_8_rst <= rst;
	forkC_15_pValidArray_0 <= Buffer_8_validArray_0;
	Buffer_8_nReadyArray_0 <= forkC_15_readyArray_0;
	forkC_15_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_8_dataOutArray_0),forkC_15_dataInArray_0'length));

	Buffer_9_clk <= clk;
	Buffer_9_rst <= rst;
	add_5_pValidArray_1 <= Buffer_9_validArray_0;
	Buffer_9_nReadyArray_0 <= add_5_readyArray_1;
	add_5_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_9_dataOutArray_0),add_5_dataInArray_1'length));

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	add_24_pValidArray_1 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= add_24_readyArray_1;
	add_24_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_6_dataOutArray_0),add_24_dataInArray_1'length));

	add_24_clk <= clk;
	add_24_rst <= rst;
	fork_5_pValidArray_0 <= add_24_validArray_0;
	add_24_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(add_24_dataOutArray_0),fork_5_dataInArray_0'length));

	cst_7_clk <= clk;
	cst_7_rst <= rst;
	icmp_25_pValidArray_1 <= cst_7_validArray_0;
	cst_7_nReadyArray_0 <= icmp_25_readyArray_1;
	icmp_25_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_7_dataOutArray_0),icmp_25_dataInArray_1'length));

	icmp_25_clk <= clk;
	icmp_25_rst <= rst;
	fork_6_pValidArray_0 <= icmp_25_validArray_0;
	icmp_25_nReadyArray_0 <= fork_6_readyArray_0;
	fork_6_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_25_dataOutArray_0),fork_6_dataInArray_0'length));

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	ret_0_pValidArray_0 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_0),ret_0_dataInArray_0'length));
	phi_1_pValidArray_1 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_1),phi_1_dataInArray_1'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	icmp_25_pValidArray_0 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= icmp_25_readyArray_0;
	icmp_25_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),icmp_25_dataInArray_0'length));
	branch_0_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),branch_0_dataInArray_0'length));

	fork_6_clk <= clk;
	fork_6_rst <= rst;
	branch_0_pValidArray_1 <= fork_6_validArray_0;
	fork_6_nReadyArray_0 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_6_dataOutArray_0),branch_0_dataInArray_1'length));
	phi_n21_pValidArray_1 <= fork_6_validArray_1;
	fork_6_nReadyArray_1 <= phi_n21_readyArray_1;
	phi_n21_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_6_dataOutArray_1),phi_n21_dataInArray_1'length));
	branch_5_pValidArray_1 <= fork_6_validArray_2;
	fork_6_nReadyArray_2 <= branch_5_readyArray_1;
	branch_5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_2),branch_5_dataInArray_1'length));
	branchC_7_pValidArray_1 <= fork_6_validArray_3;
	fork_6_nReadyArray_3 <= branchC_7_readyArray_1;
	branchC_7_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_6_dataOutArray_3),branchC_7_dataInArray_1'length));
	Buffer_10_pValidArray_0 <= fork_6_validArray_4;
	fork_6_nReadyArray_4 <= Buffer_10_readyArray_0;
	Buffer_10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_4),Buffer_10_dataInArray_0'length));

	Buffer_10_clk <= clk;
	Buffer_10_rst <= rst;
	phi_n24_pValidArray_1 <= Buffer_10_validArray_0;
	Buffer_10_nReadyArray_0 <= phi_n24_readyArray_1;
	phi_n24_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_10_dataOutArray_0),phi_n24_dataInArray_1'length));

	cst_8_clk <= clk;
	cst_8_rst <= rst;
	phi_28_pValidArray_2 <= cst_8_validArray_0;
	cst_8_nReadyArray_0 <= phi_28_readyArray_2;
	phi_28_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_8_dataOutArray_0),phi_28_dataInArray_2'length));

	phi_28_clk <= clk;
	phi_28_rst <= rst;
	Buffer_11_pValidArray_0 <= phi_28_validArray_0;
	phi_28_nReadyArray_0 <= Buffer_11_readyArray_0;
	Buffer_11_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_28_dataOutArray_0),Buffer_11_dataInArray_0'length));

	cst_9_clk <= clk;
	cst_9_rst <= rst;
	mul_29_pValidArray_1 <= cst_9_validArray_0;
	cst_9_nReadyArray_0 <= mul_29_readyArray_1;
	mul_29_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_9_dataOutArray_0),mul_29_dataInArray_1'length));

	mul_29_clk <= clk;
	mul_29_rst <= rst;
	add_30_pValidArray_0 <= mul_29_validArray_0;
	mul_29_nReadyArray_0 <= add_30_readyArray_0;
	add_30_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_29_dataOutArray_0),add_30_dataInArray_0'length));

	add_30_clk <= clk;
	add_30_rst <= rst;
	fork_8_pValidArray_0 <= add_30_validArray_0;
	add_30_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= std_logic_vector (resize(unsigned(add_30_dataOutArray_0),fork_8_dataInArray_0'length));

	load_33_clk <= clk;
	load_33_rst <= rst;
	fork_23_pValidArray_0 <= load_33_validArray_0;
	load_33_nReadyArray_0 <= fork_23_readyArray_0;
	fork_23_dataInArray_0 <= std_logic_vector (resize(unsigned(load_33_dataOutArray_0),fork_23_dataInArray_0'length));
	MC_mean_pValidArray_0 <= load_33_validArray_1;
	load_33_nReadyArray_1 <= MC_mean_readyArray_0;
	MC_mean_dataInArray_0 <= std_logic_vector (resize(unsigned(load_33_dataOutArray_1),MC_mean_dataInArray_0'length));

	load_36_clk <= clk;
	load_36_rst <= rst;
	load_39_pValidArray_1 <= load_36_validArray_0;
	load_36_nReadyArray_0 <= load_39_readyArray_1;
	load_39_dataInArray_1 <= std_logic_vector (resize(unsigned(load_36_dataOutArray_0),load_39_dataInArray_1'length));
	MC_addr_out_pValidArray_0 <= load_36_validArray_1;
	load_36_nReadyArray_1 <= MC_addr_out_readyArray_0;
	MC_addr_out_dataInArray_0 <= std_logic_vector (resize(unsigned(load_36_dataOutArray_1),MC_addr_out_dataInArray_0'length));

	load_39_clk <= clk;
	load_39_rst <= rst;
	fork_24_pValidArray_0 <= load_39_validArray_0;
	load_39_nReadyArray_0 <= fork_24_readyArray_0;
	fork_24_dataInArray_0 <= std_logic_vector (resize(unsigned(load_39_dataOutArray_0),fork_24_dataInArray_0'length));
	LSQ_data_pValidArray_5 <= load_39_validArray_1;
	load_39_nReadyArray_1 <= LSQ_data_readyArray_5;
	LSQ_data_dataInArray_5 <= std_logic_vector (resize(unsigned(load_39_dataOutArray_1),LSQ_data_dataInArray_5'length));

	cst_10_clk <= clk;
	cst_10_rst <= rst;
	Buffer_12_pValidArray_0 <= cst_10_validArray_0;
	cst_10_nReadyArray_0 <= Buffer_12_readyArray_0;
	Buffer_12_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_10_dataOutArray_0),Buffer_12_dataInArray_0'length));

	icmp_40_clk <= clk;
	icmp_40_rst <= rst;
	select_0_pValidArray_0 <= icmp_40_validArray_0;
	icmp_40_nReadyArray_0 <= select_0_readyArray_0;
	select_0_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_40_dataOutArray_0),select_0_dataInArray_0'length));

	cst_11_clk <= clk;
	cst_11_rst <= rst;
	sub_41_pValidArray_0 <= cst_11_validArray_0;
	cst_11_nReadyArray_0 <= sub_41_readyArray_0;
	sub_41_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_11_dataOutArray_0),sub_41_dataInArray_0'length));

	sub_41_clk <= clk;
	sub_41_rst <= rst;
	select_0_pValidArray_1 <= sub_41_validArray_0;
	sub_41_nReadyArray_0 <= select_0_readyArray_1;
	select_0_dataInArray_1 <= std_logic_vector (resize(unsigned(sub_41_dataOutArray_0),select_0_dataInArray_1'length));

	select_0_clk <= clk;
	select_0_rst <= rst;
	add_42_pValidArray_1 <= select_0_validArray_0;
	select_0_nReadyArray_0 <= add_42_readyArray_1;
	add_42_dataInArray_1 <= std_logic_vector (resize(unsigned(select_0_dataOutArray_0),add_42_dataInArray_1'length));

	add_42_clk <= clk;
	add_42_rst <= rst;
	store_1_pValidArray_0 <= add_42_validArray_0;
	add_42_nReadyArray_0 <= store_1_readyArray_0;
	store_1_dataInArray_0 <= std_logic_vector (resize(unsigned(add_42_dataOutArray_0),store_1_dataInArray_0'length));

	load_45_clk <= clk;
	load_45_rst <= rst;
	store_1_pValidArray_1 <= load_45_validArray_0;
	load_45_nReadyArray_0 <= store_1_readyArray_1;
	store_1_dataInArray_1 <= std_logic_vector (resize(unsigned(load_45_dataOutArray_0),store_1_dataInArray_1'length));
	MC_addr_out_pValidArray_1 <= load_45_validArray_1;
	load_45_nReadyArray_1 <= MC_addr_out_readyArray_1;
	MC_addr_out_dataInArray_1 <= std_logic_vector (resize(unsigned(load_45_dataOutArray_1),MC_addr_out_dataInArray_1'length));

	store_1_clk <= clk;
	store_1_rst <= rst;
	LSQ_data_pValidArray_7 <= store_1_validArray_0;
	store_1_nReadyArray_0 <= LSQ_data_readyArray_7;
	LSQ_data_dataInArray_7 <= std_logic_vector (resize(unsigned(store_1_dataOutArray_0),LSQ_data_dataInArray_7'length));
	LSQ_data_pValidArray_6 <= store_1_validArray_1;
	store_1_nReadyArray_1 <= LSQ_data_readyArray_6;
	LSQ_data_dataInArray_6 <= std_logic_vector (resize(unsigned(store_1_dataOutArray_1),LSQ_data_dataInArray_6'length));

	cst_12_clk <= clk;
	cst_12_rst <= rst;
	add_48_pValidArray_1 <= cst_12_validArray_0;
	cst_12_nReadyArray_0 <= add_48_readyArray_1;
	add_48_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_12_dataOutArray_0),add_48_dataInArray_1'length));

	add_48_clk <= clk;
	add_48_rst <= rst;
	fork_9_pValidArray_0 <= add_48_validArray_0;
	add_48_nReadyArray_0 <= fork_9_readyArray_0;
	fork_9_dataInArray_0 <= std_logic_vector (resize(unsigned(add_48_dataOutArray_0),fork_9_dataInArray_0'length));

	cst_13_clk <= clk;
	cst_13_rst <= rst;
	icmp_49_pValidArray_1 <= cst_13_validArray_0;
	cst_13_nReadyArray_0 <= icmp_49_readyArray_1;
	icmp_49_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_13_dataOutArray_0),icmp_49_dataInArray_1'length));

	icmp_49_clk <= clk;
	icmp_49_rst <= rst;
	fork_10_pValidArray_0 <= icmp_49_validArray_0;
	icmp_49_nReadyArray_0 <= fork_10_readyArray_0;
	fork_10_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_49_dataOutArray_0),fork_10_dataInArray_0'length));

	forkC_1_clk <= clk;
	forkC_1_rst <= rst;
	LSQ_data_pValidArray_1 <= forkC_1_validArray_0;
	forkC_1_nReadyArray_0 <= LSQ_data_readyArray_1;
	LSQ_data_dataInArray_1 <= std_logic_vector (resize(unsigned(forkC_1_dataOutArray_0),LSQ_data_dataInArray_1'length));

	phi_n1_clk <= clk;
	phi_n1_rst <= rst;
	Buffer_13_pValidArray_0 <= phi_n1_validArray_0;
	phi_n1_nReadyArray_0 <= Buffer_13_readyArray_0;
	Buffer_13_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n1_dataOutArray_0),Buffer_13_dataInArray_0'length));

	phiC_13_clk <= clk;
	phiC_13_rst <= rst;
	Buffer_14_pValidArray_0 <= phiC_13_validArray_0;
	phiC_13_nReadyArray_0 <= Buffer_14_readyArray_0;
	Buffer_14_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_13_dataOutArray_0),Buffer_14_dataInArray_0'length));

	phiC_20_clk <= clk;
	phiC_20_rst <= rst;
	Buffer_15_pValidArray_0 <= phiC_20_validArray_0;
	phiC_20_nReadyArray_0 <= Buffer_15_readyArray_0;
	Buffer_15_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_20_dataOutArray_0),Buffer_15_dataInArray_0'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	sink_2_pValidArray_0 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),sink_2_dataInArray_0'length));
	phi_28_pValidArray_1 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= phi_28_readyArray_1;
	phi_28_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),phi_28_dataInArray_1'length));

	phi_n23_clk <= clk;
	phi_n23_rst <= rst;
	fork_20_pValidArray_0 <= phi_n23_validArray_0;
	phi_n23_nReadyArray_0 <= fork_20_readyArray_0;
	fork_20_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n23_dataOutArray_0),fork_20_dataInArray_0'length));

	branch_6_clk <= clk;
	branch_6_rst <= rst;
	sink_5_pValidArray_0 <= branch_6_validArray_0;
	branch_6_nReadyArray_0 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_0),sink_5_dataInArray_0'length));
	phi_n1_pValidArray_1 <= branch_6_validArray_1;
	branch_6_nReadyArray_1 <= phi_n1_readyArray_1;
	phi_n1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_1),phi_n1_dataInArray_1'length));

	branchC_9_clk <= clk;
	branchC_9_rst <= rst;
	sink_8_pValidArray_0 <= branchC_9_validArray_0;
	branchC_9_nReadyArray_0 <= sink_8_readyArray_0;
	sink_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_9_dataOutArray_0),sink_8_dataInArray_0'length));
	phiC_13_pValidArray_1 <= branchC_9_validArray_1;
	branchC_9_nReadyArray_1 <= phiC_13_readyArray_1;
	phiC_13_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_9_dataOutArray_1),phiC_13_dataInArray_1'length));

	branchC_11_clk <= clk;
	branchC_11_rst <= rst;
	sink_10_pValidArray_0 <= branchC_11_validArray_0;
	branchC_11_nReadyArray_0 <= sink_10_readyArray_0;
	sink_10_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_11_dataOutArray_0),sink_10_dataInArray_0'length));
	phiC_20_pValidArray_1 <= branchC_11_validArray_1;
	branchC_11_nReadyArray_1 <= phiC_20_readyArray_1;
	phiC_20_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_11_dataOutArray_1),phiC_20_dataInArray_1'length));

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	Buffer_16_pValidArray_0 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= Buffer_16_readyArray_0;
	Buffer_16_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_0),Buffer_16_dataInArray_0'length));
	add_48_pValidArray_0 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= add_48_readyArray_0;
	add_48_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_1),add_48_dataInArray_0'length));

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	load_33_pValidArray_1 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= load_33_readyArray_1;
	load_33_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_0),load_33_dataInArray_1'length));
	load_36_pValidArray_1 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= load_36_readyArray_1;
	load_36_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_1),load_36_dataInArray_1'length));
	load_45_pValidArray_1 <= fork_8_validArray_2;
	fork_8_nReadyArray_2 <= load_45_readyArray_1;
	load_45_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_2),load_45_dataInArray_1'length));

	fork_9_clk <= clk;
	fork_9_rst <= rst;
	icmp_49_pValidArray_0 <= fork_9_validArray_0;
	fork_9_nReadyArray_0 <= icmp_49_readyArray_0;
	icmp_49_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_0),icmp_49_dataInArray_0'length));
	branch_2_pValidArray_0 <= fork_9_validArray_1;
	fork_9_nReadyArray_1 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_1),branch_2_dataInArray_0'length));

	fork_10_clk <= clk;
	fork_10_rst <= rst;
	branch_2_pValidArray_1 <= fork_10_validArray_0;
	fork_10_nReadyArray_0 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_10_dataOutArray_0),branch_2_dataInArray_1'length));
	phi_n23_pValidArray_1 <= fork_10_validArray_1;
	fork_10_nReadyArray_1 <= phi_n23_readyArray_1;
	phi_n23_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_10_dataOutArray_1),phi_n23_dataInArray_1'length));
	branch_6_pValidArray_1 <= fork_10_validArray_2;
	fork_10_nReadyArray_2 <= branch_6_readyArray_1;
	branch_6_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_10_dataOutArray_2),branch_6_dataInArray_1'length));
	branchC_9_pValidArray_1 <= fork_10_validArray_3;
	fork_10_nReadyArray_3 <= branchC_9_readyArray_1;
	branchC_9_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_10_dataOutArray_3),branchC_9_dataInArray_1'length));
	branchC_11_pValidArray_1 <= fork_10_validArray_4;
	fork_10_nReadyArray_4 <= branchC_11_readyArray_1;
	branchC_11_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_10_dataOutArray_4),branchC_11_dataInArray_1'length));

	fork_13_clk <= clk;
	fork_13_rst <= rst;
	mul_29_pValidArray_0 <= fork_13_validArray_0;
	fork_13_nReadyArray_0 <= mul_29_readyArray_0;
	mul_29_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_0),mul_29_dataInArray_0'length));
	branch_6_pValidArray_0 <= fork_13_validArray_1;
	fork_13_nReadyArray_1 <= branch_6_readyArray_0;
	branch_6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_1),branch_6_dataInArray_0'length));

	forkC_16_clk <= clk;
	forkC_16_rst <= rst;
	cst_9_pValidArray_0 <= forkC_16_validArray_0;
	forkC_16_nReadyArray_0 <= cst_9_readyArray_0;
	cst_9_dataInArray_0 <= "00000000000000000000000001100100";
	branchC_9_pValidArray_0 <= forkC_16_validArray_1;
	forkC_16_nReadyArray_1 <= branchC_9_readyArray_0;
	branchC_9_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_16_dataOutArray_1),branchC_9_dataInArray_0'length));
	cst_10_pValidArray_0 <= forkC_16_validArray_2;
	forkC_16_nReadyArray_2 <= cst_10_readyArray_0;
	cst_10_dataInArray_0 <= "00000000000000000000000000000000";
	Buffer_17_pValidArray_0 <= forkC_16_validArray_3;
	forkC_16_nReadyArray_3 <= Buffer_17_readyArray_0;
	Buffer_17_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_16_dataOutArray_3),Buffer_17_dataInArray_0'length));
	cst_12_pValidArray_0 <= forkC_16_validArray_4;
	forkC_16_nReadyArray_4 <= cst_12_readyArray_0;
	cst_12_dataInArray_0 <= "00000000000000000000000000000001";
	cst_13_pValidArray_0 <= forkC_16_validArray_5;
	forkC_16_nReadyArray_5 <= cst_13_readyArray_0;
	cst_13_dataInArray_0 <= "00000000000000000000000001100100";

	fork_20_clk <= clk;
	fork_20_rst <= rst;
	phi_28_pValidArray_0 <= fork_20_validArray_0;
	fork_20_nReadyArray_0 <= phi_28_readyArray_0;
	phi_28_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_0),phi_28_dataInArray_0'length));
	phi_n1_pValidArray_0 <= fork_20_validArray_1;
	fork_20_nReadyArray_1 <= phi_n1_readyArray_0;
	phi_n1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_1),phi_n1_dataInArray_0'length));
	phiC_13_pValidArray_0 <= fork_20_validArray_2;
	fork_20_nReadyArray_2 <= phiC_13_readyArray_0;
	phiC_13_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_2),phiC_13_dataInArray_0'length));
	phiC_20_pValidArray_0 <= fork_20_validArray_3;
	fork_20_nReadyArray_3 <= phiC_20_readyArray_0;
	phiC_20_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_3),phiC_20_dataInArray_0'length));

	forkC_21_clk <= clk;
	forkC_21_rst <= rst;
	forkC_1_pValidArray_0 <= forkC_21_validArray_0;
	forkC_21_nReadyArray_0 <= forkC_1_readyArray_0;
	forkC_1_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_21_dataOutArray_0),forkC_1_dataInArray_0'length));
	branchC_11_pValidArray_0 <= forkC_21_validArray_1;
	forkC_21_nReadyArray_1 <= branchC_11_readyArray_0;
	branchC_11_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_21_dataOutArray_1),branchC_11_dataInArray_0'length));

	fork_23_clk <= clk;
	fork_23_rst <= rst;
	sub_41_pValidArray_1 <= fork_23_validArray_0;
	fork_23_nReadyArray_0 <= sub_41_readyArray_1;
	sub_41_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_23_dataOutArray_0),sub_41_dataInArray_1'length));
	Buffer_18_pValidArray_0 <= fork_23_validArray_1;
	fork_23_nReadyArray_1 <= Buffer_18_readyArray_0;
	Buffer_18_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_23_dataOutArray_1),Buffer_18_dataInArray_0'length));

	fork_24_clk <= clk;
	fork_24_rst <= rst;
	icmp_40_pValidArray_0 <= fork_24_validArray_0;
	fork_24_nReadyArray_0 <= icmp_40_readyArray_0;
	icmp_40_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_24_dataOutArray_0),icmp_40_dataInArray_0'length));
	add_42_pValidArray_0 <= fork_24_validArray_1;
	fork_24_nReadyArray_1 <= add_42_readyArray_0;
	add_42_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_24_dataOutArray_1),add_42_dataInArray_0'length));

	Buffer_11_clk <= clk;
	Buffer_11_rst <= rst;
	fork_7_pValidArray_0 <= Buffer_11_validArray_0;
	Buffer_11_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_11_dataOutArray_0),fork_7_dataInArray_0'length));

	Buffer_12_clk <= clk;
	Buffer_12_rst <= rst;
	icmp_40_pValidArray_1 <= Buffer_12_validArray_0;
	Buffer_12_nReadyArray_0 <= icmp_40_readyArray_1;
	icmp_40_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_12_dataOutArray_0),icmp_40_dataInArray_1'length));

	Buffer_13_clk <= clk;
	Buffer_13_rst <= rst;
	fork_13_pValidArray_0 <= Buffer_13_validArray_0;
	Buffer_13_nReadyArray_0 <= fork_13_readyArray_0;
	fork_13_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_13_dataOutArray_0),fork_13_dataInArray_0'length));

	Buffer_14_clk <= clk;
	Buffer_14_rst <= rst;
	forkC_16_pValidArray_0 <= Buffer_14_validArray_0;
	Buffer_14_nReadyArray_0 <= forkC_16_readyArray_0;
	forkC_16_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_14_dataOutArray_0),forkC_16_dataInArray_0'length));

	Buffer_15_clk <= clk;
	Buffer_15_rst <= rst;
	forkC_21_pValidArray_0 <= Buffer_15_validArray_0;
	Buffer_15_nReadyArray_0 <= forkC_21_readyArray_0;
	forkC_21_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_15_dataOutArray_0),forkC_21_dataInArray_0'length));

	Buffer_16_clk <= clk;
	Buffer_16_rst <= rst;
	add_30_pValidArray_1 <= Buffer_16_validArray_0;
	Buffer_16_nReadyArray_0 <= add_30_readyArray_1;
	add_30_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_16_dataOutArray_0),add_30_dataInArray_1'length));

	Buffer_17_clk <= clk;
	Buffer_17_rst <= rst;
	cst_11_pValidArray_0 <= Buffer_17_validArray_0;
	Buffer_17_nReadyArray_0 <= cst_11_readyArray_0;
	cst_11_dataInArray_0 <= "00000000000000000000000000000000";

	Buffer_18_clk <= clk;
	Buffer_18_rst <= rst;
	select_0_pValidArray_2 <= Buffer_18_validArray_0;
	Buffer_18_nReadyArray_0 <= select_0_readyArray_2;
	select_0_dataInArray_2 <= std_logic_vector (resize(unsigned(Buffer_18_dataOutArray_0),select_0_dataInArray_2'length));

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_6 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_6;
	end_0_dataInArray_6 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_6'length));

	LSQ_data_clk <= clk;
	LSQ_data_rst <= rst;
	LSQ_data_din1 <= data_din1;
	LSQ_data_store_ready <= '1';
	LSQ_data_load_ready <= '1';
	data_address1 <= std_logic_vector (resize(unsigned(LSQ_data_address1),data_address1'length));
	data_ce1 <= LSQ_data_ce1;
	data_address0 <= std_logic_vector (resize(unsigned(LSQ_data_address0),data_address0'length));
	data_ce0 <= LSQ_data_we0_ce0;
	data_we0 <= LSQ_data_we0_ce0;
	data_dout0 <= LSQ_data_dout0;
	load_19_pValidArray_0 <= LSQ_data_validArray_0;
	LSQ_data_nReadyArray_0 <= load_19_readyArray_0;
	load_19_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_data_dataOutArray_0),load_19_dataInArray_0'length));
	load_39_pValidArray_0 <= LSQ_data_validArray_1;
	LSQ_data_nReadyArray_1 <= load_39_readyArray_0;
	load_39_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_data_dataOutArray_1),load_39_dataInArray_0'length));
	end_0_pValidArray_0 <= LSQ_data_validArray_2;
	LSQ_data_nReadyArray_2 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_data_dataOutArray_2),end_0_dataInArray_0'length));

	MC_in_clk <= clk;
	MC_in_rst <= rst;
	in_ce0 <= MC_in_we0_ce0;
	in_we0 <= MC_in_we0_ce0;
	load_8_pValidArray_0 <= MC_in_validArray_0;
	MC_in_nReadyArray_0 <= load_8_readyArray_0;
	load_8_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_in_dataOutArray_0),load_8_dataInArray_0'length));
	end_0_pValidArray_1 <= MC_in_validArray_1;
	MC_in_nReadyArray_1 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(MC_in_dataOutArray_1),end_0_dataInArray_1'length));

	MC_w_clk <= clk;
	MC_w_rst <= rst;
	w_ce0 <= MC_w_we0_ce0;
	w_we0 <= MC_w_we0_ce0;
	load_11_pValidArray_0 <= MC_w_validArray_0;
	MC_w_nReadyArray_0 <= load_11_readyArray_0;
	load_11_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_w_dataOutArray_0),load_11_dataInArray_0'length));
	end_0_pValidArray_2 <= MC_w_validArray_1;
	MC_w_nReadyArray_1 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(MC_w_dataOutArray_1),end_0_dataInArray_2'length));

	MC_addr_in_clk <= clk;
	MC_addr_in_rst <= rst;
	addr_in_ce0 <= MC_addr_in_we0_ce0;
	addr_in_we0 <= MC_addr_in_we0_ce0;
	load_16_pValidArray_0 <= MC_addr_in_validArray_0;
	MC_addr_in_nReadyArray_0 <= load_16_readyArray_0;
	load_16_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_addr_in_dataOutArray_0),load_16_dataInArray_0'length));
	end_0_pValidArray_3 <= MC_addr_in_validArray_1;
	MC_addr_in_nReadyArray_1 <= end_0_readyArray_3;
	end_0_dataInArray_3 <= std_logic_vector (resize(unsigned(MC_addr_in_dataOutArray_1),end_0_dataInArray_3'length));

	MC_mean_clk <= clk;
	MC_mean_rst <= rst;
	mean_ce0 <= MC_mean_we0_ce0;
	mean_we0 <= MC_mean_we0_ce0;
	load_33_pValidArray_0 <= MC_mean_validArray_0;
	MC_mean_nReadyArray_0 <= load_33_readyArray_0;
	load_33_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_mean_dataOutArray_0),load_33_dataInArray_0'length));
	end_0_pValidArray_4 <= MC_mean_validArray_1;
	MC_mean_nReadyArray_1 <= end_0_readyArray_4;
	end_0_dataInArray_4 <= std_logic_vector (resize(unsigned(MC_mean_dataOutArray_1),end_0_dataInArray_4'length));

	MC_addr_out_clk <= clk;
	MC_addr_out_rst <= rst;
	addr_out_ce0 <= MC_addr_out_we0_ce0;
	addr_out_we0 <= MC_addr_out_we0_ce0;
	load_36_pValidArray_0 <= MC_addr_out_validArray_0;
	MC_addr_out_nReadyArray_0 <= load_36_readyArray_0;
	load_36_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_addr_out_dataOutArray_0),load_36_dataInArray_0'length));
	load_45_pValidArray_0 <= MC_addr_out_validArray_1;
	MC_addr_out_nReadyArray_1 <= load_45_readyArray_0;
	load_45_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_addr_out_dataOutArray_1),load_45_dataInArray_0'length));
	end_0_pValidArray_5 <= MC_addr_out_validArray_2;
	MC_addr_out_nReadyArray_2 <= end_0_readyArray_5;
	end_0_dataInArray_5 <= std_logic_vector (resize(unsigned(MC_addr_out_dataOutArray_2),end_0_dataInArray_5'length));

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	sink_6_clk <= clk;
	sink_6_rst <= rst;

	sink_7_clk <= clk;
	sink_7_rst <= rst;

	sink_8_clk <= clk;
	sink_8_rst <= rst;

	sink_9_clk <= clk;
	sink_9_rst <= rst;

	sink_10_clk <= clk;
	sink_10_rst <= rst;

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

cst_0: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

cst_14: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_14_clk,
	rst => cst_14_rst,
	dataInArray(0) => cst_14_dataInArray_0,
	pValidArray(0) => cst_14_pValidArray_0,
	readyArray(0) => cst_14_readyArray_0,
	nReadyArray(0) => cst_14_nReadyArray_0,
	validArray(0) => cst_14_validArray_0,
	dataOutArray(0) => cst_14_dataOutArray_0
);

forkC_11: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => forkC_11_clk,
	rst => forkC_11_rst,
	dataInArray(0) => forkC_11_dataInArray_0,
	pValidArray(0) => forkC_11_pValidArray_0,
	readyArray(0) => forkC_11_readyArray_0,
	nReadyArray(0) => forkC_11_nReadyArray_0,
	nReadyArray(1) => forkC_11_nReadyArray_1,
	nReadyArray(2) => forkC_11_nReadyArray_2,
	nReadyArray(3) => forkC_11_nReadyArray_3,
	nReadyArray(4) => forkC_11_nReadyArray_4,
	validArray(0) => forkC_11_validArray_0,
	validArray(1) => forkC_11_validArray_1,
	validArray(2) => forkC_11_validArray_2,
	validArray(3) => forkC_11_validArray_3,
	validArray(4) => forkC_11_validArray_4,
	dataOutArray(0) => forkC_11_dataOutArray_0,
	dataOutArray(1) => forkC_11_dataOutArray_1,
	dataOutArray(2) => forkC_11_dataOutArray_2,
	dataOutArray(3) => forkC_11_dataOutArray_3,
	dataOutArray(4) => forkC_11_dataOutArray_4
);

fork_18: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_18_clk,
	rst => fork_18_rst,
	dataInArray(0) => fork_18_dataInArray_0,
	pValidArray(0) => fork_18_pValidArray_0,
	readyArray(0) => fork_18_readyArray_0,
	nReadyArray(0) => fork_18_nReadyArray_0,
	nReadyArray(1) => fork_18_nReadyArray_1,
	nReadyArray(2) => fork_18_nReadyArray_2,
	validArray(0) => fork_18_validArray_0,
	validArray(1) => fork_18_validArray_1,
	validArray(2) => fork_18_validArray_2,
	dataOutArray(0) => fork_18_dataOutArray_0,
	dataOutArray(1) => fork_18_dataOutArray_1,
	dataOutArray(2) => fork_18_dataOutArray_2
);

phi_1: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

phiC_2: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_2_clk,
	rst => phiC_2_rst,
	Condition(0) => phiC_2_dataInArray_0,
	dataInArray(0) => phiC_2_dataInArray_1,
	dataInArray(1) => phiC_2_dataInArray_2,
	pValidArray(0) => phiC_2_pValidArray_0,
	pValidArray(1) => phiC_2_pValidArray_1,
	pValidArray(2) => phiC_2_pValidArray_2,
	readyArray(0) => phiC_2_readyArray_0,
	readyArray(1) => phiC_2_readyArray_1,
	readyArray(2) => phiC_2_readyArray_2,
	nReadyArray(0) => phiC_2_nReadyArray_0,
	validArray(0) => phiC_2_validArray_0,
	dataOutArray(0) => phiC_2_dataOutArray_0
);

phi_n21: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n21_clk,
	rst => phi_n21_rst,
	dataInArray(0) => phi_n21_dataInArray_0,
	dataInArray(1) => phi_n21_dataInArray_1,
	pValidArray(0) => phi_n21_pValidArray_0,
	pValidArray(1) => phi_n21_pValidArray_1,
	readyArray(0) => phi_n21_readyArray_0,
	readyArray(1) => phi_n21_readyArray_1,
	nReadyArray(0) => phi_n21_nReadyArray_0,
	validArray(0) => phi_n21_validArray_0,
	dataOutArray(0) => phi_n21_dataOutArray_0
);

branch_5: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_5_clk,
	rst => branch_5_rst,
	dataInArray(0) => branch_5_dataInArray_0,
	Condition(0) => branch_5_dataInArray_1,
	pValidArray(0) => branch_5_pValidArray_0,
	pValidArray(1) => branch_5_pValidArray_1,
	readyArray(0) => branch_5_readyArray_0,
	readyArray(1) => branch_5_readyArray_1,
	nReadyArray(0) => branch_5_nReadyArray_0,
	nReadyArray(1) => branch_5_nReadyArray_1,
	validArray(0) => branch_5_validArray_0,
	validArray(1) => branch_5_validArray_1,
	dataOutArray(0) => branch_5_dataOutArray_0,
	dataOutArray(1) => branch_5_dataOutArray_1
);

branchC_7: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_7_clk,
	rst => branchC_7_rst,
	dataInArray(0) => branchC_7_dataInArray_0,
	Condition(0) => branchC_7_dataInArray_1,
	pValidArray(0) => branchC_7_pValidArray_0,
	pValidArray(1) => branchC_7_pValidArray_1,
	readyArray(0) => branchC_7_readyArray_0,
	readyArray(1) => branchC_7_readyArray_1,
	nReadyArray(0) => branchC_7_nReadyArray_0,
	nReadyArray(1) => branchC_7_nReadyArray_1,
	validArray(0) => branchC_7_validArray_0,
	validArray(1) => branchC_7_validArray_1,
	dataOutArray(0) => branchC_7_dataOutArray_0,
	dataOutArray(1) => branchC_7_dataOutArray_1
);

fork_0: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	nReadyArray(2) => fork_0_nReadyArray_2,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	validArray(2) => fork_0_validArray_2,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1,
	dataOutArray(2) => fork_0_dataOutArray_2
);

forkC_14: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => forkC_14_clk,
	rst => forkC_14_rst,
	dataInArray(0) => forkC_14_dataInArray_0,
	pValidArray(0) => forkC_14_pValidArray_0,
	readyArray(0) => forkC_14_readyArray_0,
	nReadyArray(0) => forkC_14_nReadyArray_0,
	nReadyArray(1) => forkC_14_nReadyArray_1,
	nReadyArray(2) => forkC_14_nReadyArray_2,
	nReadyArray(3) => forkC_14_nReadyArray_3,
	nReadyArray(4) => forkC_14_nReadyArray_4,
	validArray(0) => forkC_14_validArray_0,
	validArray(1) => forkC_14_validArray_1,
	validArray(2) => forkC_14_validArray_2,
	validArray(3) => forkC_14_validArray_3,
	validArray(4) => forkC_14_validArray_4,
	dataOutArray(0) => forkC_14_dataOutArray_0,
	dataOutArray(1) => forkC_14_dataOutArray_1,
	dataOutArray(2) => forkC_14_dataOutArray_2,
	dataOutArray(3) => forkC_14_dataOutArray_3,
	dataOutArray(4) => forkC_14_dataOutArray_4
);

fork_17: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_17_clk,
	rst => fork_17_rst,
	dataInArray(0) => fork_17_dataInArray_0,
	pValidArray(0) => fork_17_pValidArray_0,
	readyArray(0) => fork_17_readyArray_0,
	nReadyArray(0) => fork_17_nReadyArray_0,
	nReadyArray(1) => fork_17_nReadyArray_1,
	validArray(0) => fork_17_validArray_0,
	validArray(1) => fork_17_validArray_1,
	dataOutArray(0) => fork_17_dataOutArray_0,
	dataOutArray(1) => fork_17_dataOutArray_1
);

Buffer_1: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0
);

Buffer_2: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0
);

phi_3: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_3_clk,
	rst => phi_3_rst,
	Condition(0) => phi_3_dataInArray_0,
	dataInArray(0) => phi_3_dataInArray_1,
	dataInArray(1) => phi_3_dataInArray_2,
	pValidArray(0) => phi_3_pValidArray_0,
	pValidArray(1) => phi_3_pValidArray_1,
	pValidArray(2) => phi_3_pValidArray_2,
	readyArray(0) => phi_3_readyArray_0,
	readyArray(1) => phi_3_readyArray_1,
	readyArray(2) => phi_3_readyArray_2,
	nReadyArray(0) => phi_3_nReadyArray_0,
	validArray(0) => phi_3_validArray_0,
	dataOutArray(0) => phi_3_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

mul_4: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_4_clk,
	rst => mul_4_rst,
	dataInArray(0) => mul_4_dataInArray_0,
	dataInArray(1) => mul_4_dataInArray_1,
	pValidArray(0) => mul_4_pValidArray_0,
	pValidArray(1) => mul_4_pValidArray_1,
	readyArray(0) => mul_4_readyArray_0,
	readyArray(1) => mul_4_readyArray_1,
	nReadyArray(0) => mul_4_nReadyArray_0,
	validArray(0) => mul_4_validArray_0,
	dataOutArray(0) => mul_4_dataOutArray_0
);

add_5: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_5_clk,
	rst => add_5_rst,
	dataInArray(0) => add_5_dataInArray_0,
	dataInArray(1) => add_5_dataInArray_1,
	pValidArray(0) => add_5_pValidArray_0,
	pValidArray(1) => add_5_pValidArray_1,
	readyArray(0) => add_5_readyArray_0,
	readyArray(1) => add_5_readyArray_1,
	nReadyArray(0) => add_5_nReadyArray_0,
	validArray(0) => add_5_validArray_0,
	dataOutArray(0) => add_5_dataOutArray_0
);

load_8: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_8_clk,
	rst => load_8_rst,
	dataInArray(0) => load_8_dataInArray_0,
	input_addr => load_8_dataInArray_1,
	pValidArray(0) => load_8_pValidArray_0,
	pValidArray(1) => load_8_pValidArray_1,
	readyArray(0) => load_8_readyArray_0,
	readyArray(1) => load_8_readyArray_1,
	nReadyArray(0) => load_8_nReadyArray_0,
	nReadyArray(1) => load_8_nReadyArray_1,
	validArray(0) => load_8_validArray_0,
	validArray(1) => load_8_validArray_1,
	dataOutArray(0) => load_8_dataOutArray_0,
	output_addr => load_8_dataOutArray_1
);

load_11: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_11_clk,
	rst => load_11_rst,
	dataInArray(0) => load_11_dataInArray_0,
	input_addr => load_11_dataInArray_1,
	pValidArray(0) => load_11_pValidArray_0,
	pValidArray(1) => load_11_pValidArray_1,
	readyArray(0) => load_11_readyArray_0,
	readyArray(1) => load_11_readyArray_1,
	nReadyArray(0) => load_11_nReadyArray_0,
	nReadyArray(1) => load_11_nReadyArray_1,
	validArray(0) => load_11_validArray_0,
	validArray(1) => load_11_validArray_1,
	dataOutArray(0) => load_11_dataOutArray_0,
	output_addr => load_11_dataOutArray_1
);

xor_12: entity work.xor_op(arch) generic map (2,1,32,32)
port map (
	clk => xor_12_clk,
	rst => xor_12_rst,
	dataInArray(0) => xor_12_dataInArray_0,
	dataInArray(1) => xor_12_dataInArray_1,
	pValidArray(0) => xor_12_pValidArray_0,
	pValidArray(1) => xor_12_pValidArray_1,
	readyArray(0) => xor_12_readyArray_0,
	readyArray(1) => xor_12_readyArray_1,
	nReadyArray(0) => xor_12_nReadyArray_0,
	validArray(0) => xor_12_validArray_0,
	dataOutArray(0) => xor_12_dataOutArray_0
);

cst_3: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

shl_13: entity work.shl_op(arch) generic map (2,1,32,32)
port map (
	clk => shl_13_clk,
	rst => shl_13_rst,
	dataInArray(0) => shl_13_dataInArray_0,
	dataInArray(1) => shl_13_dataInArray_1,
	pValidArray(0) => shl_13_pValidArray_0,
	pValidArray(1) => shl_13_pValidArray_1,
	readyArray(0) => shl_13_readyArray_0,
	readyArray(1) => shl_13_readyArray_1,
	nReadyArray(0) => shl_13_nReadyArray_0,
	validArray(0) => shl_13_validArray_0,
	dataOutArray(0) => shl_13_dataOutArray_0
);

load_16: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_16_clk,
	rst => load_16_rst,
	dataInArray(0) => load_16_dataInArray_0,
	input_addr => load_16_dataInArray_1,
	pValidArray(0) => load_16_pValidArray_0,
	pValidArray(1) => load_16_pValidArray_1,
	readyArray(0) => load_16_readyArray_0,
	readyArray(1) => load_16_readyArray_1,
	nReadyArray(0) => load_16_nReadyArray_0,
	nReadyArray(1) => load_16_nReadyArray_1,
	validArray(0) => load_16_validArray_0,
	validArray(1) => load_16_validArray_1,
	dataOutArray(0) => load_16_dataOutArray_0,
	output_addr => load_16_dataOutArray_1
);

load_19: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_19_clk,
	rst => load_19_rst,
	dataInArray(0) => load_19_dataInArray_0,
	input_addr => load_19_dataInArray_1,
	pValidArray(0) => load_19_pValidArray_0,
	pValidArray(1) => load_19_pValidArray_1,
	readyArray(0) => load_19_readyArray_0,
	readyArray(1) => load_19_readyArray_1,
	nReadyArray(0) => load_19_nReadyArray_0,
	nReadyArray(1) => load_19_nReadyArray_1,
	validArray(0) => load_19_validArray_0,
	validArray(1) => load_19_validArray_1,
	dataOutArray(0) => load_19_dataOutArray_0,
	output_addr => load_19_dataOutArray_1
);

add_20: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_20_clk,
	rst => add_20_rst,
	dataInArray(0) => add_20_dataInArray_0,
	dataInArray(1) => add_20_dataInArray_1,
	pValidArray(0) => add_20_pValidArray_0,
	pValidArray(1) => add_20_pValidArray_1,
	readyArray(0) => add_20_readyArray_0,
	readyArray(1) => add_20_readyArray_1,
	nReadyArray(0) => add_20_nReadyArray_0,
	validArray(0) => add_20_validArray_0,
	dataOutArray(0) => add_20_dataOutArray_0
);

store_0: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_0_clk,
	rst => store_0_rst,
	dataInArray(0) => store_0_dataInArray_0,
	input_addr => store_0_dataInArray_1,
	pValidArray(0) => store_0_pValidArray_0,
	pValidArray(1) => store_0_pValidArray_1,
	readyArray(0) => store_0_readyArray_0,
	readyArray(1) => store_0_readyArray_1,
	nReadyArray(0) => store_0_nReadyArray_0,
	nReadyArray(1) => store_0_nReadyArray_1,
	validArray(0) => store_0_validArray_0,
	validArray(1) => store_0_validArray_1,
	dataOutArray(0) => store_0_dataOutArray_0,
	output_addr => store_0_dataOutArray_1
);

cst_4: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

add_21: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_21_clk,
	rst => add_21_rst,
	dataInArray(0) => add_21_dataInArray_0,
	dataInArray(1) => add_21_dataInArray_1,
	pValidArray(0) => add_21_pValidArray_0,
	pValidArray(1) => add_21_pValidArray_1,
	readyArray(0) => add_21_readyArray_0,
	readyArray(1) => add_21_readyArray_1,
	nReadyArray(0) => add_21_nReadyArray_0,
	validArray(0) => add_21_validArray_0,
	dataOutArray(0) => add_21_dataOutArray_0
);

cst_5: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

icmp_22: entity work.icmp_ult_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_22_clk,
	rst => icmp_22_rst,
	dataInArray(0) => icmp_22_dataInArray_0,
	dataInArray(1) => icmp_22_dataInArray_1,
	pValidArray(0) => icmp_22_pValidArray_0,
	pValidArray(1) => icmp_22_pValidArray_1,
	readyArray(0) => icmp_22_readyArray_0,
	readyArray(1) => icmp_22_readyArray_1,
	nReadyArray(0) => icmp_22_nReadyArray_0,
	validArray(0) => icmp_22_validArray_0,
	dataOutArray(0) => icmp_22_dataOutArray_0
);

forkC_0: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_0_clk,
	rst => forkC_0_rst,
	dataInArray(0) => forkC_0_dataInArray_0,
	pValidArray(0) => forkC_0_pValidArray_0,
	readyArray(0) => forkC_0_readyArray_0,
	nReadyArray(0) => forkC_0_nReadyArray_0,
	nReadyArray(1) => forkC_0_nReadyArray_1,
	validArray(0) => forkC_0_validArray_0,
	validArray(1) => forkC_0_validArray_1,
	dataOutArray(0) => forkC_0_dataOutArray_0,
	dataOutArray(1) => forkC_0_dataOutArray_1
);

buffer_bx_op_0: entity work.buffer_bx_op(arch) generic map (1,1,1,1)
port map (
	clk => buffer_bx_op_0_clk,
	rst => buffer_bx_op_0_rst,
	dataInArray(0) => buffer_bx_op_0_dataInArray_0,
	pValidArray(0) => buffer_bx_op_0_pValidArray_0,
	readyArray(0) => buffer_bx_op_0_readyArray_0,
	nReadyArray(0) => buffer_bx_op_0_nReadyArray_0,
	validArray(0) => buffer_bx_op_0_validArray_0,
	dataOutArray(0) => buffer_bx_op_0_dataOutArray_0
);

phi_n0: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	Condition(0) => phi_n0_dataInArray_0,
	dataInArray(0) => phi_n0_dataInArray_1,
	dataInArray(1) => phi_n0_dataInArray_2,
	pValidArray(0) => phi_n0_pValidArray_0,
	pValidArray(1) => phi_n0_pValidArray_1,
	pValidArray(2) => phi_n0_pValidArray_2,
	readyArray(0) => phi_n0_readyArray_0,
	readyArray(1) => phi_n0_readyArray_1,
	readyArray(2) => phi_n0_readyArray_2,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0
);

phiC_3: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_3_clk,
	rst => phiC_3_rst,
	Condition(0) => phiC_3_dataInArray_0,
	dataInArray(0) => phiC_3_dataInArray_1,
	dataInArray(1) => phiC_3_dataInArray_2,
	pValidArray(0) => phiC_3_pValidArray_0,
	pValidArray(1) => phiC_3_pValidArray_1,
	pValidArray(2) => phiC_3_pValidArray_2,
	readyArray(0) => phiC_3_readyArray_0,
	readyArray(1) => phiC_3_readyArray_1,
	readyArray(2) => phiC_3_readyArray_2,
	nReadyArray(0) => phiC_3_nReadyArray_0,
	validArray(0) => phiC_3_validArray_0,
	dataOutArray(0) => phiC_3_dataOutArray_0
);

branch_1: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

phi_n22: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n22_clk,
	rst => phi_n22_rst,
	dataInArray(0) => phi_n22_dataInArray_0,
	dataInArray(1) => phi_n22_dataInArray_1,
	pValidArray(0) => phi_n22_pValidArray_0,
	pValidArray(1) => phi_n22_pValidArray_1,
	readyArray(0) => phi_n22_readyArray_0,
	readyArray(1) => phi_n22_readyArray_1,
	nReadyArray(0) => phi_n22_nReadyArray_0,
	validArray(0) => phi_n22_validArray_0,
	dataOutArray(0) => phi_n22_dataOutArray_0
);

branch_4: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1
);

branchC_8: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_8_clk,
	rst => branchC_8_rst,
	dataInArray(0) => branchC_8_dataInArray_0,
	Condition(0) => branchC_8_dataInArray_1,
	pValidArray(0) => branchC_8_pValidArray_0,
	pValidArray(1) => branchC_8_pValidArray_1,
	readyArray(0) => branchC_8_readyArray_0,
	readyArray(1) => branchC_8_readyArray_1,
	nReadyArray(0) => branchC_8_nReadyArray_0,
	nReadyArray(1) => branchC_8_nReadyArray_1,
	validArray(0) => branchC_8_validArray_0,
	validArray(1) => branchC_8_validArray_1,
	dataOutArray(0) => branchC_8_dataOutArray_0,
	dataOutArray(1) => branchC_8_dataOutArray_1
);

phi_n24: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_n24_clk,
	rst => phi_n24_rst,
	Condition(0) => phi_n24_dataInArray_0,
	dataInArray(0) => phi_n24_dataInArray_1,
	dataInArray(1) => phi_n24_dataInArray_2,
	pValidArray(0) => phi_n24_pValidArray_0,
	pValidArray(1) => phi_n24_pValidArray_1,
	pValidArray(2) => phi_n24_pValidArray_2,
	readyArray(0) => phi_n24_readyArray_0,
	readyArray(1) => phi_n24_readyArray_1,
	readyArray(2) => phi_n24_readyArray_2,
	nReadyArray(0) => phi_n24_nReadyArray_0,
	validArray(0) => phi_n24_validArray_0,
	dataOutArray(0) => phi_n24_dataOutArray_0
);

cst_15: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_15_clk,
	rst => cst_15_rst,
	dataInArray(0) => cst_15_dataInArray_0,
	pValidArray(0) => cst_15_pValidArray_0,
	readyArray(0) => cst_15_readyArray_0,
	nReadyArray(0) => cst_15_nReadyArray_0,
	validArray(0) => cst_15_validArray_0,
	dataOutArray(0) => cst_15_dataOutArray_0
);

source_0: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_0_clk,
	rst => source_0_rst,
	nReadyArray(0) => source_0_nReadyArray_0,
	validArray(0) => source_0_validArray_0,
	dataOutArray(0) => source_0_dataOutArray_0
);

branchC_10: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_10_clk,
	rst => branchC_10_rst,
	dataInArray(0) => branchC_10_dataInArray_0,
	Condition(0) => branchC_10_dataInArray_1,
	pValidArray(0) => branchC_10_pValidArray_0,
	pValidArray(1) => branchC_10_pValidArray_1,
	readyArray(0) => branchC_10_readyArray_0,
	readyArray(1) => branchC_10_readyArray_1,
	nReadyArray(0) => branchC_10_nReadyArray_0,
	nReadyArray(1) => branchC_10_nReadyArray_1,
	validArray(0) => branchC_10_validArray_0,
	validArray(1) => branchC_10_validArray_1,
	dataOutArray(0) => branchC_10_dataOutArray_0,
	dataOutArray(1) => branchC_10_dataOutArray_1
);

fork_1: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_1_clk,
	rst => fork_1_rst,
	dataInArray(0) => fork_1_dataInArray_0,
	pValidArray(0) => fork_1_pValidArray_0,
	readyArray(0) => fork_1_readyArray_0,
	nReadyArray(0) => fork_1_nReadyArray_0,
	nReadyArray(1) => fork_1_nReadyArray_1,
	validArray(0) => fork_1_validArray_0,
	validArray(1) => fork_1_validArray_1,
	dataOutArray(0) => fork_1_dataOutArray_0,
	dataOutArray(1) => fork_1_dataOutArray_1
);

fork_2: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	nReadyArray(2) => fork_2_nReadyArray_2,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	validArray(2) => fork_2_validArray_2,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1,
	dataOutArray(2) => fork_2_dataOutArray_2
);

fork_3: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1
);

fork_4: entity work.fork(arch) generic map (1,5,32,32)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	nReadyArray(2) => fork_4_nReadyArray_2,
	nReadyArray(3) => fork_4_nReadyArray_3,
	nReadyArray(4) => fork_4_nReadyArray_4,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	validArray(2) => fork_4_validArray_2,
	validArray(3) => fork_4_validArray_3,
	validArray(4) => fork_4_validArray_4,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1,
	dataOutArray(2) => fork_4_dataOutArray_2,
	dataOutArray(3) => fork_4_dataOutArray_3,
	dataOutArray(4) => fork_4_dataOutArray_4
);

fork_12: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_12_clk,
	rst => fork_12_rst,
	dataInArray(0) => fork_12_dataInArray_0,
	pValidArray(0) => fork_12_pValidArray_0,
	readyArray(0) => fork_12_readyArray_0,
	nReadyArray(0) => fork_12_nReadyArray_0,
	nReadyArray(1) => fork_12_nReadyArray_1,
	validArray(0) => fork_12_validArray_0,
	validArray(1) => fork_12_validArray_1,
	dataOutArray(0) => fork_12_dataOutArray_0,
	dataOutArray(1) => fork_12_dataOutArray_1
);

forkC_15: entity work.fork(arch) generic map (1,6,1,1)
port map (
	clk => forkC_15_clk,
	rst => forkC_15_rst,
	dataInArray(0) => forkC_15_dataInArray_0,
	pValidArray(0) => forkC_15_pValidArray_0,
	readyArray(0) => forkC_15_readyArray_0,
	nReadyArray(0) => forkC_15_nReadyArray_0,
	nReadyArray(1) => forkC_15_nReadyArray_1,
	nReadyArray(2) => forkC_15_nReadyArray_2,
	nReadyArray(3) => forkC_15_nReadyArray_3,
	nReadyArray(4) => forkC_15_nReadyArray_4,
	nReadyArray(5) => forkC_15_nReadyArray_5,
	validArray(0) => forkC_15_validArray_0,
	validArray(1) => forkC_15_validArray_1,
	validArray(2) => forkC_15_validArray_2,
	validArray(3) => forkC_15_validArray_3,
	validArray(4) => forkC_15_validArray_4,
	validArray(5) => forkC_15_validArray_5,
	dataOutArray(0) => forkC_15_dataOutArray_0,
	dataOutArray(1) => forkC_15_dataOutArray_1,
	dataOutArray(2) => forkC_15_dataOutArray_2,
	dataOutArray(3) => forkC_15_dataOutArray_3,
	dataOutArray(4) => forkC_15_dataOutArray_4,
	dataOutArray(5) => forkC_15_dataOutArray_5
);

fork_19: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_19_clk,
	rst => fork_19_rst,
	dataInArray(0) => fork_19_dataInArray_0,
	pValidArray(0) => fork_19_pValidArray_0,
	readyArray(0) => fork_19_readyArray_0,
	nReadyArray(0) => fork_19_nReadyArray_0,
	nReadyArray(1) => fork_19_nReadyArray_1,
	nReadyArray(2) => fork_19_nReadyArray_2,
	validArray(0) => fork_19_validArray_0,
	validArray(1) => fork_19_validArray_1,
	validArray(2) => fork_19_validArray_2,
	dataOutArray(0) => fork_19_dataOutArray_0,
	dataOutArray(1) => fork_19_dataOutArray_1,
	dataOutArray(2) => fork_19_dataOutArray_2
);

fork_22: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_22_clk,
	rst => fork_22_rst,
	dataInArray(0) => fork_22_dataInArray_0,
	pValidArray(0) => fork_22_pValidArray_0,
	readyArray(0) => fork_22_readyArray_0,
	nReadyArray(0) => fork_22_nReadyArray_0,
	nReadyArray(1) => fork_22_nReadyArray_1,
	validArray(0) => fork_22_validArray_0,
	validArray(1) => fork_22_validArray_1,
	dataOutArray(0) => fork_22_dataOutArray_0,
	dataOutArray(1) => fork_22_dataOutArray_1
);

Buffer_3: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0
);

Buffer_4: entity work.transpFifo(arch) generic map (1,1,32,32,6)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0
);

Buffer_5: entity work.transpFifo(arch) generic map (1,1,32,32,5)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0
);

Buffer_6: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0
);

Buffer_7: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0
);

Buffer_8: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_8_clk,
	rst => Buffer_8_rst,
	dataInArray(0) => Buffer_8_dataInArray_0,
	pValidArray(0) => Buffer_8_pValidArray_0,
	readyArray(0) => Buffer_8_readyArray_0,
	nReadyArray(0) => Buffer_8_nReadyArray_0,
	validArray(0) => Buffer_8_validArray_0,
	dataOutArray(0) => Buffer_8_dataOutArray_0
);

Buffer_9: entity work.transpFifo(arch) generic map (1,1,32,32,4)
port map (
	clk => Buffer_9_clk,
	rst => Buffer_9_rst,
	dataInArray(0) => Buffer_9_dataInArray_0,
	pValidArray(0) => Buffer_9_pValidArray_0,
	readyArray(0) => Buffer_9_readyArray_0,
	nReadyArray(0) => Buffer_9_nReadyArray_0,
	validArray(0) => Buffer_9_validArray_0,
	dataOutArray(0) => Buffer_9_dataOutArray_0
);

cst_6: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0
);

add_24: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_24_clk,
	rst => add_24_rst,
	dataInArray(0) => add_24_dataInArray_0,
	dataInArray(1) => add_24_dataInArray_1,
	pValidArray(0) => add_24_pValidArray_0,
	pValidArray(1) => add_24_pValidArray_1,
	readyArray(0) => add_24_readyArray_0,
	readyArray(1) => add_24_readyArray_1,
	nReadyArray(0) => add_24_nReadyArray_0,
	validArray(0) => add_24_validArray_0,
	dataOutArray(0) => add_24_dataOutArray_0
);

cst_7: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_7_clk,
	rst => cst_7_rst,
	dataInArray(0) => cst_7_dataInArray_0,
	pValidArray(0) => cst_7_pValidArray_0,
	readyArray(0) => cst_7_readyArray_0,
	nReadyArray(0) => cst_7_nReadyArray_0,
	validArray(0) => cst_7_validArray_0,
	dataOutArray(0) => cst_7_dataOutArray_0
);

icmp_25: entity work.icmp_ult_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_25_clk,
	rst => icmp_25_rst,
	dataInArray(0) => icmp_25_dataInArray_0,
	dataInArray(1) => icmp_25_dataInArray_1,
	pValidArray(0) => icmp_25_pValidArray_0,
	pValidArray(1) => icmp_25_pValidArray_1,
	readyArray(0) => icmp_25_readyArray_0,
	readyArray(1) => icmp_25_readyArray_1,
	nReadyArray(0) => icmp_25_nReadyArray_0,
	validArray(0) => icmp_25_validArray_0,
	dataOutArray(0) => icmp_25_dataOutArray_0
);

branch_0: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

fork_5: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1
);

fork_6: entity work.fork(arch) generic map (1,5,32,32)
port map (
	clk => fork_6_clk,
	rst => fork_6_rst,
	dataInArray(0) => fork_6_dataInArray_0,
	pValidArray(0) => fork_6_pValidArray_0,
	readyArray(0) => fork_6_readyArray_0,
	nReadyArray(0) => fork_6_nReadyArray_0,
	nReadyArray(1) => fork_6_nReadyArray_1,
	nReadyArray(2) => fork_6_nReadyArray_2,
	nReadyArray(3) => fork_6_nReadyArray_3,
	nReadyArray(4) => fork_6_nReadyArray_4,
	validArray(0) => fork_6_validArray_0,
	validArray(1) => fork_6_validArray_1,
	validArray(2) => fork_6_validArray_2,
	validArray(3) => fork_6_validArray_3,
	validArray(4) => fork_6_validArray_4,
	dataOutArray(0) => fork_6_dataOutArray_0,
	dataOutArray(1) => fork_6_dataOutArray_1,
	dataOutArray(2) => fork_6_dataOutArray_2,
	dataOutArray(3) => fork_6_dataOutArray_3,
	dataOutArray(4) => fork_6_dataOutArray_4
);

Buffer_10: entity work.TEHB(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_10_clk,
	rst => Buffer_10_rst,
	dataInArray(0) => Buffer_10_dataInArray_0,
	pValidArray(0) => Buffer_10_pValidArray_0,
	readyArray(0) => Buffer_10_readyArray_0,
	nReadyArray(0) => Buffer_10_nReadyArray_0,
	validArray(0) => Buffer_10_validArray_0,
	dataOutArray(0) => Buffer_10_dataOutArray_0
);

cst_8: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_8_clk,
	rst => cst_8_rst,
	dataInArray(0) => cst_8_dataInArray_0,
	pValidArray(0) => cst_8_pValidArray_0,
	readyArray(0) => cst_8_readyArray_0,
	nReadyArray(0) => cst_8_nReadyArray_0,
	validArray(0) => cst_8_validArray_0,
	dataOutArray(0) => cst_8_dataOutArray_0
);

phi_28: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_28_clk,
	rst => phi_28_rst,
	Condition(0) => phi_28_dataInArray_0,
	dataInArray(0) => phi_28_dataInArray_1,
	dataInArray(1) => phi_28_dataInArray_2,
	pValidArray(0) => phi_28_pValidArray_0,
	pValidArray(1) => phi_28_pValidArray_1,
	pValidArray(2) => phi_28_pValidArray_2,
	readyArray(0) => phi_28_readyArray_0,
	readyArray(1) => phi_28_readyArray_1,
	readyArray(2) => phi_28_readyArray_2,
	nReadyArray(0) => phi_28_nReadyArray_0,
	validArray(0) => phi_28_validArray_0,
	dataOutArray(0) => phi_28_dataOutArray_0
);

cst_9: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_9_clk,
	rst => cst_9_rst,
	dataInArray(0) => cst_9_dataInArray_0,
	pValidArray(0) => cst_9_pValidArray_0,
	readyArray(0) => cst_9_readyArray_0,
	nReadyArray(0) => cst_9_nReadyArray_0,
	validArray(0) => cst_9_validArray_0,
	dataOutArray(0) => cst_9_dataOutArray_0
);

mul_29: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_29_clk,
	rst => mul_29_rst,
	dataInArray(0) => mul_29_dataInArray_0,
	dataInArray(1) => mul_29_dataInArray_1,
	pValidArray(0) => mul_29_pValidArray_0,
	pValidArray(1) => mul_29_pValidArray_1,
	readyArray(0) => mul_29_readyArray_0,
	readyArray(1) => mul_29_readyArray_1,
	nReadyArray(0) => mul_29_nReadyArray_0,
	validArray(0) => mul_29_validArray_0,
	dataOutArray(0) => mul_29_dataOutArray_0
);

add_30: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_30_clk,
	rst => add_30_rst,
	dataInArray(0) => add_30_dataInArray_0,
	dataInArray(1) => add_30_dataInArray_1,
	pValidArray(0) => add_30_pValidArray_0,
	pValidArray(1) => add_30_pValidArray_1,
	readyArray(0) => add_30_readyArray_0,
	readyArray(1) => add_30_readyArray_1,
	nReadyArray(0) => add_30_nReadyArray_0,
	validArray(0) => add_30_validArray_0,
	dataOutArray(0) => add_30_dataOutArray_0
);

load_33: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_33_clk,
	rst => load_33_rst,
	dataInArray(0) => load_33_dataInArray_0,
	input_addr => load_33_dataInArray_1,
	pValidArray(0) => load_33_pValidArray_0,
	pValidArray(1) => load_33_pValidArray_1,
	readyArray(0) => load_33_readyArray_0,
	readyArray(1) => load_33_readyArray_1,
	nReadyArray(0) => load_33_nReadyArray_0,
	nReadyArray(1) => load_33_nReadyArray_1,
	validArray(0) => load_33_validArray_0,
	validArray(1) => load_33_validArray_1,
	dataOutArray(0) => load_33_dataOutArray_0,
	output_addr => load_33_dataOutArray_1
);

load_36: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_36_clk,
	rst => load_36_rst,
	dataInArray(0) => load_36_dataInArray_0,
	input_addr => load_36_dataInArray_1,
	pValidArray(0) => load_36_pValidArray_0,
	pValidArray(1) => load_36_pValidArray_1,
	readyArray(0) => load_36_readyArray_0,
	readyArray(1) => load_36_readyArray_1,
	nReadyArray(0) => load_36_nReadyArray_0,
	nReadyArray(1) => load_36_nReadyArray_1,
	validArray(0) => load_36_validArray_0,
	validArray(1) => load_36_validArray_1,
	dataOutArray(0) => load_36_dataOutArray_0,
	output_addr => load_36_dataOutArray_1
);

load_39: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_39_clk,
	rst => load_39_rst,
	dataInArray(0) => load_39_dataInArray_0,
	input_addr => load_39_dataInArray_1,
	pValidArray(0) => load_39_pValidArray_0,
	pValidArray(1) => load_39_pValidArray_1,
	readyArray(0) => load_39_readyArray_0,
	readyArray(1) => load_39_readyArray_1,
	nReadyArray(0) => load_39_nReadyArray_0,
	nReadyArray(1) => load_39_nReadyArray_1,
	validArray(0) => load_39_validArray_0,
	validArray(1) => load_39_validArray_1,
	dataOutArray(0) => load_39_dataOutArray_0,
	output_addr => load_39_dataOutArray_1
);

cst_10: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_10_clk,
	rst => cst_10_rst,
	dataInArray(0) => cst_10_dataInArray_0,
	pValidArray(0) => cst_10_pValidArray_0,
	readyArray(0) => cst_10_readyArray_0,
	nReadyArray(0) => cst_10_nReadyArray_0,
	validArray(0) => cst_10_validArray_0,
	dataOutArray(0) => cst_10_dataOutArray_0
);

icmp_40: entity work.icmp_sgt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_40_clk,
	rst => icmp_40_rst,
	dataInArray(0) => icmp_40_dataInArray_0,
	dataInArray(1) => icmp_40_dataInArray_1,
	pValidArray(0) => icmp_40_pValidArray_0,
	pValidArray(1) => icmp_40_pValidArray_1,
	readyArray(0) => icmp_40_readyArray_0,
	readyArray(1) => icmp_40_readyArray_1,
	nReadyArray(0) => icmp_40_nReadyArray_0,
	validArray(0) => icmp_40_validArray_0,
	dataOutArray(0) => icmp_40_dataOutArray_0
);

cst_11: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_11_clk,
	rst => cst_11_rst,
	dataInArray(0) => cst_11_dataInArray_0,
	pValidArray(0) => cst_11_pValidArray_0,
	readyArray(0) => cst_11_readyArray_0,
	nReadyArray(0) => cst_11_nReadyArray_0,
	validArray(0) => cst_11_validArray_0,
	dataOutArray(0) => cst_11_dataOutArray_0
);

sub_41: entity work.sub_op(arch) generic map (2,1,32,32)
port map (
	clk => sub_41_clk,
	rst => sub_41_rst,
	dataInArray(0) => sub_41_dataInArray_0,
	dataInArray(1) => sub_41_dataInArray_1,
	pValidArray(0) => sub_41_pValidArray_0,
	pValidArray(1) => sub_41_pValidArray_1,
	readyArray(0) => sub_41_readyArray_0,
	readyArray(1) => sub_41_readyArray_1,
	nReadyArray(0) => sub_41_nReadyArray_0,
	validArray(0) => sub_41_validArray_0,
	dataOutArray(0) => sub_41_dataOutArray_0
);

select_0: entity work.select_op(arch) generic map (3,1,32,32)
port map (
	clk => select_0_clk,
	rst => select_0_rst,
	Condition(0) => select_0_dataInArray_0,
	dataInArray(0) => select_0_dataInArray_1,
	dataInArray(1) => select_0_dataInArray_2,
	pValidArray(0) => select_0_pValidArray_0,
	pValidArray(1) => select_0_pValidArray_1,
	pValidArray(2) => select_0_pValidArray_2,
	readyArray(0) => select_0_readyArray_0,
	readyArray(1) => select_0_readyArray_1,
	readyArray(2) => select_0_readyArray_2,
	nReadyArray(0) => select_0_nReadyArray_0,
	validArray(0) => select_0_validArray_0,
	dataOutArray(0) => select_0_dataOutArray_0
);

add_42: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_42_clk,
	rst => add_42_rst,
	dataInArray(0) => add_42_dataInArray_0,
	dataInArray(1) => add_42_dataInArray_1,
	pValidArray(0) => add_42_pValidArray_0,
	pValidArray(1) => add_42_pValidArray_1,
	readyArray(0) => add_42_readyArray_0,
	readyArray(1) => add_42_readyArray_1,
	nReadyArray(0) => add_42_nReadyArray_0,
	validArray(0) => add_42_validArray_0,
	dataOutArray(0) => add_42_dataOutArray_0
);

load_45: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_45_clk,
	rst => load_45_rst,
	dataInArray(0) => load_45_dataInArray_0,
	input_addr => load_45_dataInArray_1,
	pValidArray(0) => load_45_pValidArray_0,
	pValidArray(1) => load_45_pValidArray_1,
	readyArray(0) => load_45_readyArray_0,
	readyArray(1) => load_45_readyArray_1,
	nReadyArray(0) => load_45_nReadyArray_0,
	nReadyArray(1) => load_45_nReadyArray_1,
	validArray(0) => load_45_validArray_0,
	validArray(1) => load_45_validArray_1,
	dataOutArray(0) => load_45_dataOutArray_0,
	output_addr => load_45_dataOutArray_1
);

store_1: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_1_clk,
	rst => store_1_rst,
	dataInArray(0) => store_1_dataInArray_0,
	input_addr => store_1_dataInArray_1,
	pValidArray(0) => store_1_pValidArray_0,
	pValidArray(1) => store_1_pValidArray_1,
	readyArray(0) => store_1_readyArray_0,
	readyArray(1) => store_1_readyArray_1,
	nReadyArray(0) => store_1_nReadyArray_0,
	nReadyArray(1) => store_1_nReadyArray_1,
	validArray(0) => store_1_validArray_0,
	validArray(1) => store_1_validArray_1,
	dataOutArray(0) => store_1_dataOutArray_0,
	output_addr => store_1_dataOutArray_1
);

cst_12: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_12_clk,
	rst => cst_12_rst,
	dataInArray(0) => cst_12_dataInArray_0,
	pValidArray(0) => cst_12_pValidArray_0,
	readyArray(0) => cst_12_readyArray_0,
	nReadyArray(0) => cst_12_nReadyArray_0,
	validArray(0) => cst_12_validArray_0,
	dataOutArray(0) => cst_12_dataOutArray_0
);

add_48: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_48_clk,
	rst => add_48_rst,
	dataInArray(0) => add_48_dataInArray_0,
	dataInArray(1) => add_48_dataInArray_1,
	pValidArray(0) => add_48_pValidArray_0,
	pValidArray(1) => add_48_pValidArray_1,
	readyArray(0) => add_48_readyArray_0,
	readyArray(1) => add_48_readyArray_1,
	nReadyArray(0) => add_48_nReadyArray_0,
	validArray(0) => add_48_validArray_0,
	dataOutArray(0) => add_48_dataOutArray_0
);

cst_13: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_13_clk,
	rst => cst_13_rst,
	dataInArray(0) => cst_13_dataInArray_0,
	pValidArray(0) => cst_13_pValidArray_0,
	readyArray(0) => cst_13_readyArray_0,
	nReadyArray(0) => cst_13_nReadyArray_0,
	validArray(0) => cst_13_validArray_0,
	dataOutArray(0) => cst_13_dataOutArray_0
);

icmp_49: entity work.icmp_ult_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_49_clk,
	rst => icmp_49_rst,
	dataInArray(0) => icmp_49_dataInArray_0,
	dataInArray(1) => icmp_49_dataInArray_1,
	pValidArray(0) => icmp_49_pValidArray_0,
	pValidArray(1) => icmp_49_pValidArray_1,
	readyArray(0) => icmp_49_readyArray_0,
	readyArray(1) => icmp_49_readyArray_1,
	nReadyArray(0) => icmp_49_nReadyArray_0,
	validArray(0) => icmp_49_validArray_0,
	dataOutArray(0) => icmp_49_dataOutArray_0
);

forkC_1: entity work.fork(arch) generic map (1,1,1,1)
port map (
	clk => forkC_1_clk,
	rst => forkC_1_rst,
	dataInArray(0) => forkC_1_dataInArray_0,
	pValidArray(0) => forkC_1_pValidArray_0,
	readyArray(0) => forkC_1_readyArray_0,
	nReadyArray(0) => forkC_1_nReadyArray_0,
	validArray(0) => forkC_1_validArray_0,
	dataOutArray(0) => forkC_1_dataOutArray_0
);

phi_n1: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_n1_clk,
	rst => phi_n1_rst,
	Condition(0) => phi_n1_dataInArray_0,
	dataInArray(0) => phi_n1_dataInArray_1,
	dataInArray(1) => phi_n1_dataInArray_2,
	pValidArray(0) => phi_n1_pValidArray_0,
	pValidArray(1) => phi_n1_pValidArray_1,
	pValidArray(2) => phi_n1_pValidArray_2,
	readyArray(0) => phi_n1_readyArray_0,
	readyArray(1) => phi_n1_readyArray_1,
	readyArray(2) => phi_n1_readyArray_2,
	nReadyArray(0) => phi_n1_nReadyArray_0,
	validArray(0) => phi_n1_validArray_0,
	dataOutArray(0) => phi_n1_dataOutArray_0
);

phiC_13: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_13_clk,
	rst => phiC_13_rst,
	Condition(0) => phiC_13_dataInArray_0,
	dataInArray(0) => phiC_13_dataInArray_1,
	dataInArray(1) => phiC_13_dataInArray_2,
	pValidArray(0) => phiC_13_pValidArray_0,
	pValidArray(1) => phiC_13_pValidArray_1,
	pValidArray(2) => phiC_13_pValidArray_2,
	readyArray(0) => phiC_13_readyArray_0,
	readyArray(1) => phiC_13_readyArray_1,
	readyArray(2) => phiC_13_readyArray_2,
	nReadyArray(0) => phiC_13_nReadyArray_0,
	validArray(0) => phiC_13_validArray_0,
	dataOutArray(0) => phiC_13_dataOutArray_0
);

phiC_20: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_20_clk,
	rst => phiC_20_rst,
	Condition(0) => phiC_20_dataInArray_0,
	dataInArray(0) => phiC_20_dataInArray_1,
	dataInArray(1) => phiC_20_dataInArray_2,
	pValidArray(0) => phiC_20_pValidArray_0,
	pValidArray(1) => phiC_20_pValidArray_1,
	pValidArray(2) => phiC_20_pValidArray_2,
	readyArray(0) => phiC_20_readyArray_0,
	readyArray(1) => phiC_20_readyArray_1,
	readyArray(2) => phiC_20_readyArray_2,
	nReadyArray(0) => phiC_20_nReadyArray_0,
	validArray(0) => phiC_20_validArray_0,
	dataOutArray(0) => phiC_20_dataOutArray_0
);

branch_2: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

phi_n23: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n23_clk,
	rst => phi_n23_rst,
	dataInArray(0) => phi_n23_dataInArray_0,
	dataInArray(1) => phi_n23_dataInArray_1,
	pValidArray(0) => phi_n23_pValidArray_0,
	pValidArray(1) => phi_n23_pValidArray_1,
	readyArray(0) => phi_n23_readyArray_0,
	readyArray(1) => phi_n23_readyArray_1,
	nReadyArray(0) => phi_n23_nReadyArray_0,
	validArray(0) => phi_n23_validArray_0,
	dataOutArray(0) => phi_n23_dataOutArray_0
);

branch_6: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_6_clk,
	rst => branch_6_rst,
	dataInArray(0) => branch_6_dataInArray_0,
	Condition(0) => branch_6_dataInArray_1,
	pValidArray(0) => branch_6_pValidArray_0,
	pValidArray(1) => branch_6_pValidArray_1,
	readyArray(0) => branch_6_readyArray_0,
	readyArray(1) => branch_6_readyArray_1,
	nReadyArray(0) => branch_6_nReadyArray_0,
	nReadyArray(1) => branch_6_nReadyArray_1,
	validArray(0) => branch_6_validArray_0,
	validArray(1) => branch_6_validArray_1,
	dataOutArray(0) => branch_6_dataOutArray_0,
	dataOutArray(1) => branch_6_dataOutArray_1
);

branchC_9: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_9_clk,
	rst => branchC_9_rst,
	dataInArray(0) => branchC_9_dataInArray_0,
	Condition(0) => branchC_9_dataInArray_1,
	pValidArray(0) => branchC_9_pValidArray_0,
	pValidArray(1) => branchC_9_pValidArray_1,
	readyArray(0) => branchC_9_readyArray_0,
	readyArray(1) => branchC_9_readyArray_1,
	nReadyArray(0) => branchC_9_nReadyArray_0,
	nReadyArray(1) => branchC_9_nReadyArray_1,
	validArray(0) => branchC_9_validArray_0,
	validArray(1) => branchC_9_validArray_1,
	dataOutArray(0) => branchC_9_dataOutArray_0,
	dataOutArray(1) => branchC_9_dataOutArray_1
);

branchC_11: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_11_clk,
	rst => branchC_11_rst,
	dataInArray(0) => branchC_11_dataInArray_0,
	Condition(0) => branchC_11_dataInArray_1,
	pValidArray(0) => branchC_11_pValidArray_0,
	pValidArray(1) => branchC_11_pValidArray_1,
	readyArray(0) => branchC_11_readyArray_0,
	readyArray(1) => branchC_11_readyArray_1,
	nReadyArray(0) => branchC_11_nReadyArray_0,
	nReadyArray(1) => branchC_11_nReadyArray_1,
	validArray(0) => branchC_11_validArray_0,
	validArray(1) => branchC_11_validArray_1,
	dataOutArray(0) => branchC_11_dataOutArray_0,
	dataOutArray(1) => branchC_11_dataOutArray_1
);

fork_7: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1
);

fork_8: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	nReadyArray(2) => fork_8_nReadyArray_2,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	validArray(2) => fork_8_validArray_2,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1,
	dataOutArray(2) => fork_8_dataOutArray_2
);

fork_9: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_9_clk,
	rst => fork_9_rst,
	dataInArray(0) => fork_9_dataInArray_0,
	pValidArray(0) => fork_9_pValidArray_0,
	readyArray(0) => fork_9_readyArray_0,
	nReadyArray(0) => fork_9_nReadyArray_0,
	nReadyArray(1) => fork_9_nReadyArray_1,
	validArray(0) => fork_9_validArray_0,
	validArray(1) => fork_9_validArray_1,
	dataOutArray(0) => fork_9_dataOutArray_0,
	dataOutArray(1) => fork_9_dataOutArray_1
);

fork_10: entity work.fork(arch) generic map (1,5,32,32)
port map (
	clk => fork_10_clk,
	rst => fork_10_rst,
	dataInArray(0) => fork_10_dataInArray_0,
	pValidArray(0) => fork_10_pValidArray_0,
	readyArray(0) => fork_10_readyArray_0,
	nReadyArray(0) => fork_10_nReadyArray_0,
	nReadyArray(1) => fork_10_nReadyArray_1,
	nReadyArray(2) => fork_10_nReadyArray_2,
	nReadyArray(3) => fork_10_nReadyArray_3,
	nReadyArray(4) => fork_10_nReadyArray_4,
	validArray(0) => fork_10_validArray_0,
	validArray(1) => fork_10_validArray_1,
	validArray(2) => fork_10_validArray_2,
	validArray(3) => fork_10_validArray_3,
	validArray(4) => fork_10_validArray_4,
	dataOutArray(0) => fork_10_dataOutArray_0,
	dataOutArray(1) => fork_10_dataOutArray_1,
	dataOutArray(2) => fork_10_dataOutArray_2,
	dataOutArray(3) => fork_10_dataOutArray_3,
	dataOutArray(4) => fork_10_dataOutArray_4
);

fork_13: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_13_clk,
	rst => fork_13_rst,
	dataInArray(0) => fork_13_dataInArray_0,
	pValidArray(0) => fork_13_pValidArray_0,
	readyArray(0) => fork_13_readyArray_0,
	nReadyArray(0) => fork_13_nReadyArray_0,
	nReadyArray(1) => fork_13_nReadyArray_1,
	validArray(0) => fork_13_validArray_0,
	validArray(1) => fork_13_validArray_1,
	dataOutArray(0) => fork_13_dataOutArray_0,
	dataOutArray(1) => fork_13_dataOutArray_1
);

forkC_16: entity work.fork(arch) generic map (1,6,1,1)
port map (
	clk => forkC_16_clk,
	rst => forkC_16_rst,
	dataInArray(0) => forkC_16_dataInArray_0,
	pValidArray(0) => forkC_16_pValidArray_0,
	readyArray(0) => forkC_16_readyArray_0,
	nReadyArray(0) => forkC_16_nReadyArray_0,
	nReadyArray(1) => forkC_16_nReadyArray_1,
	nReadyArray(2) => forkC_16_nReadyArray_2,
	nReadyArray(3) => forkC_16_nReadyArray_3,
	nReadyArray(4) => forkC_16_nReadyArray_4,
	nReadyArray(5) => forkC_16_nReadyArray_5,
	validArray(0) => forkC_16_validArray_0,
	validArray(1) => forkC_16_validArray_1,
	validArray(2) => forkC_16_validArray_2,
	validArray(3) => forkC_16_validArray_3,
	validArray(4) => forkC_16_validArray_4,
	validArray(5) => forkC_16_validArray_5,
	dataOutArray(0) => forkC_16_dataOutArray_0,
	dataOutArray(1) => forkC_16_dataOutArray_1,
	dataOutArray(2) => forkC_16_dataOutArray_2,
	dataOutArray(3) => forkC_16_dataOutArray_3,
	dataOutArray(4) => forkC_16_dataOutArray_4,
	dataOutArray(5) => forkC_16_dataOutArray_5
);

fork_20: entity work.fork(arch) generic map (1,4,32,32)
port map (
	clk => fork_20_clk,
	rst => fork_20_rst,
	dataInArray(0) => fork_20_dataInArray_0,
	pValidArray(0) => fork_20_pValidArray_0,
	readyArray(0) => fork_20_readyArray_0,
	nReadyArray(0) => fork_20_nReadyArray_0,
	nReadyArray(1) => fork_20_nReadyArray_1,
	nReadyArray(2) => fork_20_nReadyArray_2,
	nReadyArray(3) => fork_20_nReadyArray_3,
	validArray(0) => fork_20_validArray_0,
	validArray(1) => fork_20_validArray_1,
	validArray(2) => fork_20_validArray_2,
	validArray(3) => fork_20_validArray_3,
	dataOutArray(0) => fork_20_dataOutArray_0,
	dataOutArray(1) => fork_20_dataOutArray_1,
	dataOutArray(2) => fork_20_dataOutArray_2,
	dataOutArray(3) => fork_20_dataOutArray_3
);

forkC_21: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_21_clk,
	rst => forkC_21_rst,
	dataInArray(0) => forkC_21_dataInArray_0,
	pValidArray(0) => forkC_21_pValidArray_0,
	readyArray(0) => forkC_21_readyArray_0,
	nReadyArray(0) => forkC_21_nReadyArray_0,
	nReadyArray(1) => forkC_21_nReadyArray_1,
	validArray(0) => forkC_21_validArray_0,
	validArray(1) => forkC_21_validArray_1,
	dataOutArray(0) => forkC_21_dataOutArray_0,
	dataOutArray(1) => forkC_21_dataOutArray_1
);

fork_23: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_23_clk,
	rst => fork_23_rst,
	dataInArray(0) => fork_23_dataInArray_0,
	pValidArray(0) => fork_23_pValidArray_0,
	readyArray(0) => fork_23_readyArray_0,
	nReadyArray(0) => fork_23_nReadyArray_0,
	nReadyArray(1) => fork_23_nReadyArray_1,
	validArray(0) => fork_23_validArray_0,
	validArray(1) => fork_23_validArray_1,
	dataOutArray(0) => fork_23_dataOutArray_0,
	dataOutArray(1) => fork_23_dataOutArray_1
);

fork_24: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_24_clk,
	rst => fork_24_rst,
	dataInArray(0) => fork_24_dataInArray_0,
	pValidArray(0) => fork_24_pValidArray_0,
	readyArray(0) => fork_24_readyArray_0,
	nReadyArray(0) => fork_24_nReadyArray_0,
	nReadyArray(1) => fork_24_nReadyArray_1,
	validArray(0) => fork_24_validArray_0,
	validArray(1) => fork_24_validArray_1,
	dataOutArray(0) => fork_24_dataOutArray_0,
	dataOutArray(1) => fork_24_dataOutArray_1
);

Buffer_11: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_11_clk,
	rst => Buffer_11_rst,
	dataInArray(0) => Buffer_11_dataInArray_0,
	pValidArray(0) => Buffer_11_pValidArray_0,
	readyArray(0) => Buffer_11_readyArray_0,
	nReadyArray(0) => Buffer_11_nReadyArray_0,
	validArray(0) => Buffer_11_validArray_0,
	dataOutArray(0) => Buffer_11_dataOutArray_0
);

Buffer_12: entity work.transpFifo(arch) generic map (1,1,32,32,11)
port map (
	clk => Buffer_12_clk,
	rst => Buffer_12_rst,
	dataInArray(0) => Buffer_12_dataInArray_0,
	pValidArray(0) => Buffer_12_pValidArray_0,
	readyArray(0) => Buffer_12_readyArray_0,
	nReadyArray(0) => Buffer_12_nReadyArray_0,
	validArray(0) => Buffer_12_validArray_0,
	dataOutArray(0) => Buffer_12_dataOutArray_0
);

Buffer_13: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_13_clk,
	rst => Buffer_13_rst,
	dataInArray(0) => Buffer_13_dataInArray_0,
	pValidArray(0) => Buffer_13_pValidArray_0,
	readyArray(0) => Buffer_13_readyArray_0,
	nReadyArray(0) => Buffer_13_nReadyArray_0,
	validArray(0) => Buffer_13_validArray_0,
	dataOutArray(0) => Buffer_13_dataOutArray_0
);

Buffer_14: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_14_clk,
	rst => Buffer_14_rst,
	dataInArray(0) => Buffer_14_dataInArray_0,
	pValidArray(0) => Buffer_14_pValidArray_0,
	readyArray(0) => Buffer_14_readyArray_0,
	nReadyArray(0) => Buffer_14_nReadyArray_0,
	validArray(0) => Buffer_14_validArray_0,
	dataOutArray(0) => Buffer_14_dataOutArray_0
);

Buffer_15: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_15_clk,
	rst => Buffer_15_rst,
	dataInArray(0) => Buffer_15_dataInArray_0,
	pValidArray(0) => Buffer_15_pValidArray_0,
	readyArray(0) => Buffer_15_readyArray_0,
	nReadyArray(0) => Buffer_15_nReadyArray_0,
	validArray(0) => Buffer_15_validArray_0,
	dataOutArray(0) => Buffer_15_dataOutArray_0
);

Buffer_16: entity work.transpFifo(arch) generic map (1,1,32,32,4)
port map (
	clk => Buffer_16_clk,
	rst => Buffer_16_rst,
	dataInArray(0) => Buffer_16_dataInArray_0,
	pValidArray(0) => Buffer_16_pValidArray_0,
	readyArray(0) => Buffer_16_readyArray_0,
	nReadyArray(0) => Buffer_16_nReadyArray_0,
	validArray(0) => Buffer_16_validArray_0,
	dataOutArray(0) => Buffer_16_dataOutArray_0
);

Buffer_17: entity work.transpFifo(arch) generic map (1,1,1,1,6)
port map (
	clk => Buffer_17_clk,
	rst => Buffer_17_rst,
	dataInArray(0) => Buffer_17_dataInArray_0,
	pValidArray(0) => Buffer_17_pValidArray_0,
	readyArray(0) => Buffer_17_readyArray_0,
	nReadyArray(0) => Buffer_17_nReadyArray_0,
	validArray(0) => Buffer_17_validArray_0,
	dataOutArray(0) => Buffer_17_dataOutArray_0
);

Buffer_18: entity work.transpFifo(arch) generic map (1,1,32,32,5)
port map (
	clk => Buffer_18_clk,
	rst => Buffer_18_rst,
	dataInArray(0) => Buffer_18_dataInArray_0,
	pValidArray(0) => Buffer_18_pValidArray_0,
	readyArray(0) => Buffer_18_readyArray_0,
	nReadyArray(0) => Buffer_18_nReadyArray_0,
	validArray(0) => Buffer_18_validArray_0,
	dataOutArray(0) => Buffer_18_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

c_LSQ_data:LSQ_data
port map (
	clock => LSQ_data_clk,
	reset => LSQ_data_rst,
	io_memIsReadyForLoads => LSQ_data_load_ready,
	io_memIsReadyForStores => LSQ_data_store_ready,
	io_storeDataOut => LSQ_data_dout0,
	io_storeAddrOut => LSQ_data_address0,
	io_storeEnable => LSQ_data_we0_ce0,
	io_loadDataIn => LSQ_data_din1,
	io_loadAddrOut => LSQ_data_address1,
	io_loadEnable => LSQ_data_ce1,
	io_bbReadyToPrevs_0 => LSQ_data_readyArray_0,
	io_bbReadyToPrevs_1 => LSQ_data_readyArray_1,
	io_bbpValids_0 => LSQ_data_pValidArray_0,
	io_bbpValids_1 => LSQ_data_pValidArray_1,
	io_rdPortsPrev_0_ready => LSQ_data_readyArray_2,
	io_rdPortsPrev_1_ready => LSQ_data_readyArray_5,
	io_rdPortsPrev_0_valid => LSQ_data_pValidArray_2,
	io_rdPortsPrev_1_valid => LSQ_data_pValidArray_5,
	io_rdPortsPrev_0_bits => LSQ_data_dataInArray_2,
	io_rdPortsPrev_1_bits => LSQ_data_dataInArray_5,
	io_wrAddrPorts_0_ready => LSQ_data_readyArray_3,
	io_wrAddrPorts_1_ready => LSQ_data_readyArray_6,
	io_wrAddrPorts_0_valid => LSQ_data_pValidArray_3,
	io_wrAddrPorts_1_valid => LSQ_data_pValidArray_6,
	io_wrAddrPorts_0_bits => LSQ_data_dataInArray_3,
	io_wrAddrPorts_1_bits => LSQ_data_dataInArray_6,
	io_wrDataPorts_0_ready => LSQ_data_readyArray_4,
	io_wrDataPorts_1_ready => LSQ_data_readyArray_7,
	io_wrDataPorts_0_valid => LSQ_data_pValidArray_4,
	io_wrDataPorts_1_valid => LSQ_data_pValidArray_7,
	io_wrDataPorts_0_bits => LSQ_data_dataInArray_4,
	io_wrDataPorts_1_bits => LSQ_data_dataInArray_7,
	io_rdPortsNext_0_ready => LSQ_data_nReadyArray_0,
	io_rdPortsNext_1_ready => LSQ_data_nReadyArray_1,
	io_rdPortsNext_0_valid => LSQ_data_validArray_0,
	io_rdPortsNext_1_valid => LSQ_data_validArray_1,
	io_rdPortsNext_0_bits => LSQ_data_dataOutArray_0,
	io_rdPortsNext_1_bits => LSQ_data_dataOutArray_1,
	io_Empty_Valid => LSQ_data_validArray_2

);

MC_in: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_in_clk,
	rst => MC_in_rst,
	io_storeDataOut => in_dout0,
	io_storeAddrOut => in_address0,
	io_storeEnable => MC_in_we0_ce0,
	io_loadDataIn => in_din1,
	io_loadAddrOut => in_address1,
	io_loadEnable => in_ce1,
	io_bbReadyToPrevs(0) => MC_in_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_in_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_in_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_in_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_in_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_in_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_in_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_in_readyArray_3,
	io_wrDataPorts_valid(0) => MC_in_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_in_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_in_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_in_validArray_0,
	io_rdPortsNext_bits(0) => MC_in_dataOutArray_0,
	io_Empty_Valid => MC_in_validArray_1,
	io_Empty_Ready => MC_in_nReadyArray_1

);

MC_w: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_w_clk,
	rst => MC_w_rst,
	io_storeDataOut => w_dout0,
	io_storeAddrOut => w_address0,
	io_storeEnable => MC_w_we0_ce0,
	io_loadDataIn => w_din1,
	io_loadAddrOut => w_address1,
	io_loadEnable => w_ce1,
	io_bbReadyToPrevs(0) => MC_w_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_w_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_w_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_w_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_w_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_w_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_w_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_w_readyArray_3,
	io_wrDataPorts_valid(0) => MC_w_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_w_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_w_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_w_validArray_0,
	io_rdPortsNext_bits(0) => MC_w_dataOutArray_0,
	io_Empty_Valid => MC_w_validArray_1,
	io_Empty_Ready => MC_w_nReadyArray_1

);

MC_addr_in: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_addr_in_clk,
	rst => MC_addr_in_rst,
	io_storeDataOut => addr_in_dout0,
	io_storeAddrOut => addr_in_address0,
	io_storeEnable => MC_addr_in_we0_ce0,
	io_loadDataIn => addr_in_din1,
	io_loadAddrOut => addr_in_address1,
	io_loadEnable => addr_in_ce1,
	io_bbReadyToPrevs(0) => MC_addr_in_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_addr_in_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_addr_in_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_addr_in_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_addr_in_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_addr_in_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_addr_in_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_addr_in_readyArray_3,
	io_wrDataPorts_valid(0) => MC_addr_in_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_addr_in_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_addr_in_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_addr_in_validArray_0,
	io_rdPortsNext_bits(0) => MC_addr_in_dataOutArray_0,
	io_Empty_Valid => MC_addr_in_validArray_1,
	io_Empty_Ready => MC_addr_in_nReadyArray_1

);

MC_mean: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_mean_clk,
	rst => MC_mean_rst,
	io_storeDataOut => mean_dout0,
	io_storeAddrOut => mean_address0,
	io_storeEnable => MC_mean_we0_ce0,
	io_loadDataIn => mean_din1,
	io_loadAddrOut => mean_address1,
	io_loadEnable => mean_ce1,
	io_bbReadyToPrevs(0) => MC_mean_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_mean_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_mean_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_mean_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_mean_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_mean_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_mean_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_mean_readyArray_3,
	io_wrDataPorts_valid(0) => MC_mean_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_mean_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_mean_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_mean_validArray_0,
	io_rdPortsNext_bits(0) => MC_mean_dataOutArray_0,
	io_Empty_Valid => MC_mean_validArray_1,
	io_Empty_Ready => MC_mean_nReadyArray_1

);

MC_addr_out: entity work.MemCont(arch) generic map (32,32,1,2,1)
port map (
	clk => MC_addr_out_clk,
	rst => MC_addr_out_rst,
	io_storeDataOut => addr_out_dout0,
	io_storeAddrOut => addr_out_address0,
	io_storeEnable => MC_addr_out_we0_ce0,
	io_loadDataIn => addr_out_din1,
	io_loadAddrOut => addr_out_address1,
	io_loadEnable => addr_out_ce1,
	io_bbReadyToPrevs(0) => MC_addr_out_readyArray_2,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_addr_out_readyArray_0,
	io_rdPortsPrev_ready(1) => MC_addr_out_readyArray_1,
	io_rdPortsPrev_valid(0) => MC_addr_out_pValidArray_0,
	io_rdPortsPrev_valid(1) => MC_addr_out_pValidArray_1,
	io_rdPortsPrev_bits(0) => MC_addr_out_dataInArray_0,
	io_rdPortsPrev_bits(1) => MC_addr_out_dataInArray_1,
	io_wrAddrPorts_ready(0) => MC_addr_out_readyArray_3,
	io_wrAddrPorts_valid(0) => MC_addr_out_pValidArray_3,
	io_wrAddrPorts_bits(0) => MC_addr_out_dataInArray_3,
	io_wrDataPorts_ready(0) => MC_addr_out_readyArray_4,
	io_wrDataPorts_valid(0) => MC_addr_out_pValidArray_4,
	io_wrDataPorts_bits(0) => MC_addr_out_dataInArray_4,
	io_rdPortsNext_ready(0) => MC_addr_out_nReadyArray_0,
	io_rdPortsNext_ready(1) => MC_addr_out_nReadyArray_1,
	io_rdPortsNext_valid(0) => MC_addr_out_validArray_0,
	io_rdPortsNext_valid(1) => MC_addr_out_validArray_1,
	io_rdPortsNext_bits(0) => MC_addr_out_dataOutArray_0,
	io_rdPortsNext_bits(1) => MC_addr_out_dataOutArray_1,
	io_Empty_Valid => MC_addr_out_validArray_2,
	io_Empty_Ready => MC_addr_out_nReadyArray_2

);

sink_1: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

sink_6: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_6_clk,
	rst => sink_6_rst,
	dataInArray(0) => sink_6_dataInArray_0,
	pValidArray(0) => sink_6_pValidArray_0,
	readyArray(0) => sink_6_readyArray_0
);

sink_7: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_7_clk,
	rst => sink_7_rst,
	dataInArray(0) => sink_7_dataInArray_0,
	pValidArray(0) => sink_7_pValidArray_0,
	readyArray(0) => sink_7_readyArray_0
);

sink_8: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_8_clk,
	rst => sink_8_rst,
	dataInArray(0) => sink_8_dataInArray_0,
	pValidArray(0) => sink_8_pValidArray_0,
	readyArray(0) => sink_8_readyArray_0
);

sink_9: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_9_clk,
	rst => sink_9_rst,
	dataInArray(0) => sink_9_dataInArray_0,
	pValidArray(0) => sink_9_pValidArray_0,
	readyArray(0) => sink_9_readyArray_0
);

sink_10: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_10_clk,
	rst => sink_10_rst,
	dataInArray(0) => sink_10_dataInArray_0,
	pValidArray(0) => sink_10_pValidArray_0,
	readyArray(0) => sink_10_readyArray_0
);

end_0: entity work.end_node(arch) generic map (1,6,1,32,32)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_6,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	eValidArray(2) => end_0_pValidArray_2,
	eValidArray(3) => end_0_pValidArray_3,
	eValidArray(4) => end_0_pValidArray_4,
	eValidArray(5) => end_0_pValidArray_5,
	pValidArray(0) => end_0_pValidArray_6,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	eReadyArray(2) => end_0_readyArray_2,
	eReadyArray(3) => end_0_readyArray_3,
	eReadyArray(4) => end_0_readyArray_4,
	eReadyArray(5) => end_0_readyArray_5,
	readyArray(0) => end_0_readyArray_6,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

end behavioral; 
