// Seed: 2951970840
module module_0 (
    output wor id_0,
    output wire id_1,
    output wire id_2,
    input wand id_3,
    input supply0 id_4,
    output wand id_5,
    output tri id_6,
    input tri1 id_7
    , id_21,
    input tri0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply1 id_11,
    output tri0 id_12,
    input tri0 id_13,
    output tri1 id_14,
    input tri0 id_15,
    input tri id_16,
    output tri id_17,
    input supply1 id_18,
    input tri1 id_19
);
  wire id_22;
endmodule
module module_1 (
    output supply0 id_0,
    inout tri1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output tri id_6,
    input supply1 id_7,
    input tri1 module_1,
    input uwire id_9,
    input supply1 id_10,
    input tri0 id_11
    , id_14,
    output supply0 id_12
);
  wire id_15 = 1'd0;
  tri1 id_16;
  module_0(
      id_0,
      id_2,
      id_12,
      id_3,
      id_9,
      id_0,
      id_6,
      id_3,
      id_1,
      id_4,
      id_1,
      id_10,
      id_6,
      id_7,
      id_6,
      id_1,
      id_3,
      id_2,
      id_3,
      id_4
  );
  assign id_16 = 1'b0;
  always @(negedge 1 or posedge 1'b0) release id_2;
endmodule
