SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE device xc5vlx110t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package ff1136
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatSquareBracketNotRipped
SET_PREFERENCE outputdirectory /home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/
SET_PREFERENCE workingdirectory /home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/tmp/
SET_PREFERENCE subworkingdirectory /home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/tmp/_cg/
SET_PREFERENCE transientdirectory /home/cc/cs150/fa013/class/cs150-ba/project/hardware/src/shift_reg/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name shift_ram
SET_PARAMETER ShiftRegType Variable_Length_Lossless
SET_PARAMETER OptGoal Resources
SET_PARAMETER RegLastBit true
SET_PARAMETER CE true
SET_PARAMETER Width 16
SET_PARAMETER Depth 800
SET_PARAMETER DefaultDataRadix 2
SET_PARAMETER DefaultData 0000000000000000
SET_PARAMETER ReadMifFile false
SET_PARAMETER MemInitFile no_coe_file_loaded
SET_PARAMETER AsyncInitRadix 2
SET_PARAMETER AsyncInitVal 0000000000000000
SET_PARAMETER SSET false
SET_PARAMETER SCLR true
SET_PARAMETER SINIT false
SET_PARAMETER SyncInitRadix 2
SET_PARAMETER SyncInitVal 0000000000000000
SET_PARAMETER SyncCtrlPriority Reset_Overrides_Set
SET_PARAMETER CEPriority CE_Overrides_Sync
SET_CORE_NAME RAM-based Shift Register
SET_CORE_VERSION 11.0
SET_CORE_VLNV xilinx.com:ip:c_shift_ram:11.0
SET_CORE_CLASS com.xilinx.ip.c_shift_ram_v11_0.c_shift_ram_v11_0
SET_CORE_PATH /opt/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_shift_ram_v11_0
SET_CORE_GUIPATH /opt/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_shift_ram_v11_0/gui/c_shift_ram_v11_0.tcl
SET_CORE_DATASHEET /opt/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_shift_ram_v11_0/doc/ds228_shift_ram.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_shift_ram_v11_0/doc/c_shift_ram_v11_0_readme.txt><c_shift_ram_v11_0_readme.txt>
ADD_CORE_DOCUMENT </opt/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_shift_ram_v11_0/doc/c_shift_ram_v11_0_vinfo.html><c_shift_ram_v11_0_vinfo.html>
ADD_CORE_DOCUMENT </opt/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_shift_ram_v11_0/doc/ds228_shift_ram.pdf><ds228_shift_ram.pdf>
