

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Oct 31 15:29:31 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.108|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   23|   23|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |                                                                                 |                                                                       |  Latency  |  Interval | Pipeline |
        |                                     Instance                                    |                                 Module                                | min | max | min | max |   Type   |
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config4_0_0_0_0_0_fu_55          |dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config4_0_0_0_0_0          |    5|    5|    1|    1| function |
        |grp_dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67  |dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0  |    3|    3|    1|    1| function |
        |grp_dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0_fu_73    |dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0    |    4|    4|    1|    1| function |
        |call_ret1_relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s_fu_81    |relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s          |    0|    0|    1|    1| function |
        |grp_sigmoid_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_sigmoid_config7_s_fu_93    |sigmoid_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_sigmoid_config7_s    |    3|    3|    1|    1| function |
        |call_ret3_relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config5_s_fu_100   |relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config5_s          |    0|    0|    1|    1| function |
        +---------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_2_V_read = call i64 @_ssdm_op_Read.ap_vld.i64P(i64* %input_2_V)"   --->   Operation 25 'read' 'input_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [5/5] (4.10ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)"   --->   Operation 26 'call' 'call_ret' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 27 [4/5] (4.10ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)"   --->   Operation 27 'call' 'call_ret' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 28 [3/5] (4.10ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)"   --->   Operation 28 'call' 'call_ret' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 29 [2/5] (4.10ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)"   --->   Operation 29 'call' 'call_ret' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.00>
ST_5 : Operation 30 [1/5] (3.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)"   --->   Operation 30 'call' 'call_ret' <Predicate = true> <Delay = 3.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%layer2_out_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0"   --->   Operation 31 'extractvalue' 'layer2_out_0_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%layer2_out_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1"   --->   Operation 32 'extractvalue' 'layer2_out_1_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%layer2_out_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2"   --->   Operation 33 'extractvalue' 'layer2_out_2_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%layer2_out_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3"   --->   Operation 34 'extractvalue' 'layer2_out_3_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%layer2_out_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4"   --->   Operation 35 'extractvalue' 'layer2_out_4_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%layer2_out_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5"   --->   Operation 36 'extractvalue' 'layer2_out_5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%layer2_out_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6"   --->   Operation 37 'extractvalue' 'layer2_out_6_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%layer2_out_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7"   --->   Operation 38 'extractvalue' 'layer2_out_7_V' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.11>
ST_6 : Operation 39 [1/1] (2.11ns)   --->   "%call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @"relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config3>"(i32 %layer2_out_0_V, i32 %layer2_out_1_V, i32 %layer2_out_2_V, i32 %layer2_out_3_V, i32 %layer2_out_4_V, i32 %layer2_out_5_V, i32 %layer2_out_6_V, i32 %layer2_out_7_V)" [firmware/myproject.cpp:43]   --->   Operation 39 'call' 'call_ret1' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%layer3_out_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 0" [firmware/myproject.cpp:43]   --->   Operation 40 'extractvalue' 'layer3_out_0_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%layer3_out_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 1" [firmware/myproject.cpp:43]   --->   Operation 41 'extractvalue' 'layer3_out_1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%layer3_out_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 2" [firmware/myproject.cpp:43]   --->   Operation 42 'extractvalue' 'layer3_out_2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%layer3_out_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 3" [firmware/myproject.cpp:43]   --->   Operation 43 'extractvalue' 'layer3_out_3_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%layer3_out_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 4" [firmware/myproject.cpp:43]   --->   Operation 44 'extractvalue' 'layer3_out_4_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%layer3_out_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 5" [firmware/myproject.cpp:43]   --->   Operation 45 'extractvalue' 'layer3_out_5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%layer3_out_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 6" [firmware/myproject.cpp:43]   --->   Operation 46 'extractvalue' 'layer3_out_6_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%layer3_out_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 7" [firmware/myproject.cpp:43]   --->   Operation 47 'extractvalue' 'layer3_out_7_V' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.10>
ST_7 : Operation 48 [7/7] (4.10ns)   --->   "%call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 48 'call' 'call_ret2' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.10>
ST_8 : Operation 49 [6/7] (4.10ns)   --->   "%call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 49 'call' 'call_ret2' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.10>
ST_9 : Operation 50 [5/7] (4.10ns)   --->   "%call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 50 'call' 'call_ret2' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.10>
ST_10 : Operation 51 [4/7] (4.10ns)   --->   "%call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 51 'call' 'call_ret2' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.10>
ST_11 : Operation 52 [3/7] (4.10ns)   --->   "%call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 52 'call' 'call_ret2' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.10>
ST_12 : Operation 53 [2/7] (4.10ns)   --->   "%call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 53 'call' 'call_ret2' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.76>
ST_13 : Operation 54 [1/7] (3.76ns)   --->   "%call_ret2 = call fastcc { i32, i32, i32, i32 } @"dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"(i32 %layer3_out_0_V, i32 %layer3_out_1_V, i32 %layer3_out_2_V, i32 %layer3_out_3_V, i32 %layer3_out_4_V, i32 %layer3_out_5_V, i32 %layer3_out_6_V, i32 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 54 'call' 'call_ret2' <Predicate = true> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%layer4_out_0_V = extractvalue { i32, i32, i32, i32 } %call_ret2, 0" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 55 'extractvalue' 'layer4_out_0_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%layer4_out_1_V = extractvalue { i32, i32, i32, i32 } %call_ret2, 1" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 56 'extractvalue' 'layer4_out_1_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%layer4_out_2_V = extractvalue { i32, i32, i32, i32 } %call_ret2, 2" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 57 'extractvalue' 'layer4_out_2_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%layer4_out_3_V = extractvalue { i32, i32, i32, i32 } %call_ret2, 3" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 58 'extractvalue' 'layer4_out_3_V' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.11>
ST_14 : Operation 59 [1/1] (2.11ns)   --->   "%call_ret3 = call fastcc { i32, i32, i32, i32 } @"relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config5>"(i32 %layer4_out_0_V, i32 %layer4_out_1_V, i32 %layer4_out_2_V, i32 %layer4_out_3_V)" [firmware/myproject.cpp:51]   --->   Operation 59 'call' 'call_ret3' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%layer5_out_0_V = extractvalue { i32, i32, i32, i32 } %call_ret3, 0" [firmware/myproject.cpp:51]   --->   Operation 60 'extractvalue' 'layer5_out_0_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "%layer5_out_1_V = extractvalue { i32, i32, i32, i32 } %call_ret3, 1" [firmware/myproject.cpp:51]   --->   Operation 61 'extractvalue' 'layer5_out_1_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%layer5_out_2_V = extractvalue { i32, i32, i32, i32 } %call_ret3, 2" [firmware/myproject.cpp:51]   --->   Operation 62 'extractvalue' 'layer5_out_2_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%layer5_out_3_V = extractvalue { i32, i32, i32, i32 } %call_ret3, 3" [firmware/myproject.cpp:51]   --->   Operation 63 'extractvalue' 'layer5_out_3_V' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.10>
ST_15 : Operation 64 [6/6] (4.10ns)   --->   "%layer6_out_0_V = call fastcc i32 @"dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0"(i32 %layer5_out_0_V, i32 %layer5_out_1_V, i32 %layer5_out_2_V, i32 %layer5_out_3_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55]   --->   Operation 64 'call' 'layer6_out_0_V' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 4.10>
ST_16 : Operation 65 [5/6] (4.10ns)   --->   "%layer6_out_0_V = call fastcc i32 @"dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0"(i32 %layer5_out_0_V, i32 %layer5_out_1_V, i32 %layer5_out_2_V, i32 %layer5_out_3_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55]   --->   Operation 65 'call' 'layer6_out_0_V' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 4.10>
ST_17 : Operation 66 [4/6] (4.10ns)   --->   "%layer6_out_0_V = call fastcc i32 @"dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0"(i32 %layer5_out_0_V, i32 %layer5_out_1_V, i32 %layer5_out_2_V, i32 %layer5_out_3_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55]   --->   Operation 66 'call' 'layer6_out_0_V' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 4.10>
ST_18 : Operation 67 [3/6] (4.10ns)   --->   "%layer6_out_0_V = call fastcc i32 @"dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0"(i32 %layer5_out_0_V, i32 %layer5_out_1_V, i32 %layer5_out_2_V, i32 %layer5_out_3_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55]   --->   Operation 67 'call' 'layer6_out_0_V' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 4.10>
ST_19 : Operation 68 [2/6] (4.10ns)   --->   "%layer6_out_0_V = call fastcc i32 @"dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0"(i32 %layer5_out_0_V, i32 %layer5_out_1_V, i32 %layer5_out_2_V, i32 %layer5_out_3_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55]   --->   Operation 68 'call' 'layer6_out_0_V' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.25>
ST_20 : Operation 69 [1/6] (2.25ns)   --->   "%layer6_out_0_V = call fastcc i32 @"dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0"(i32 %layer5_out_0_V, i32 %layer5_out_1_V, i32 %layer5_out_2_V, i32 %layer5_out_3_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55]   --->   Operation 69 'call' 'layer6_out_0_V' <Predicate = true> <Delay = 2.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.65>
ST_21 : Operation 70 [4/4] (3.65ns)   --->   "%call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, sigmoid_config7>"(i32 %layer6_out_0_V)" [firmware/myproject.cpp:57]   --->   Operation 70 'call' 'call_ret4' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.85>
ST_22 : Operation 71 [3/4] (3.85ns)   --->   "%call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, sigmoid_config7>"(i32 %layer6_out_0_V)" [firmware/myproject.cpp:57]   --->   Operation 71 'call' 'call_ret4' <Predicate = true> <Delay = 3.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.85>
ST_23 : Operation 72 [2/4] (3.85ns)   --->   "%call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, sigmoid_config7>"(i32 %layer6_out_0_V)" [firmware/myproject.cpp:57]   --->   Operation 72 'call' 'call_ret4' <Predicate = true> <Delay = 3.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 2.26>
ST_24 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %layer7_out_0_V), !map !130"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_2_V), !map !136"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 75 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input_2_V, [7 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %layer7_out_0_V, [7 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:14]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:15]   --->   Operation 78 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 79 [1/4] (2.26ns)   --->   "%call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, sigmoid_config7>"(i32 %layer6_out_0_V)" [firmware/myproject.cpp:57]   --->   Operation 79 'call' 'call_ret4' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 80 [1/1] (0.00ns)   --->   "%p_trunc_ext = zext i14 %call_ret4 to i32" [firmware/myproject.cpp:57]   --->   Operation 80 'zext' 'p_trunc_ext' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 81 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i32P(i32* %layer7_out_0_V, i32 %p_trunc_ext)" [firmware/myproject.cpp:57]   --->   Operation 81 'write' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:59]   --->   Operation 82 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer7_out_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sigmoid_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_2_V_read (read         ) [ 0111110000000000000000000]
call_ret       (call         ) [ 0000000000000000000000000]
layer2_out_0_V (extractvalue ) [ 0100001000000000000000000]
layer2_out_1_V (extractvalue ) [ 0100001000000000000000000]
layer2_out_2_V (extractvalue ) [ 0100001000000000000000000]
layer2_out_3_V (extractvalue ) [ 0100001000000000000000000]
layer2_out_4_V (extractvalue ) [ 0100001000000000000000000]
layer2_out_5_V (extractvalue ) [ 0100001000000000000000000]
layer2_out_6_V (extractvalue ) [ 0100001000000000000000000]
layer2_out_7_V (extractvalue ) [ 0100001000000000000000000]
call_ret1      (call         ) [ 0000000000000000000000000]
layer3_out_0_V (extractvalue ) [ 0100000111111100000000000]
layer3_out_1_V (extractvalue ) [ 0100000111111100000000000]
layer3_out_2_V (extractvalue ) [ 0100000111111100000000000]
layer3_out_3_V (extractvalue ) [ 0100000111111100000000000]
layer3_out_4_V (extractvalue ) [ 0100000111111100000000000]
layer3_out_5_V (extractvalue ) [ 0100000111111100000000000]
layer3_out_6_V (extractvalue ) [ 0100000111111100000000000]
layer3_out_7_V (extractvalue ) [ 0100000111111100000000000]
call_ret2      (call         ) [ 0000000000000000000000000]
layer4_out_0_V (extractvalue ) [ 0100000000000010000000000]
layer4_out_1_V (extractvalue ) [ 0100000000000010000000000]
layer4_out_2_V (extractvalue ) [ 0100000000000010000000000]
layer4_out_3_V (extractvalue ) [ 0100000000000010000000000]
call_ret3      (call         ) [ 0000000000000000000000000]
layer5_out_0_V (extractvalue ) [ 0100000000000001111110000]
layer5_out_1_V (extractvalue ) [ 0100000000000001111110000]
layer5_out_2_V (extractvalue ) [ 0100000000000001111110000]
layer5_out_3_V (extractvalue ) [ 0100000000000001111110000]
layer6_out_0_V (call         ) [ 0100000000000000000001000]
StgValue_73    (specbitsmap  ) [ 0000000000000000000000000]
StgValue_74    (specbitsmap  ) [ 0000000000000000000000000]
StgValue_75    (spectopmodule) [ 0000000000000000000000000]
StgValue_76    (specinterface) [ 0000000000000000000000000]
StgValue_77    (specinterface) [ 0000000000000000000000000]
StgValue_78    (specpipeline ) [ 0000000000000000000000000]
call_ret4      (call         ) [ 0000000000000000000000000]
p_trunc_ext    (zext         ) [ 0000000000000000000000000]
StgValue_81    (write        ) [ 0000000000000000000000000]
StgValue_82    (ret          ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_2_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer7_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer7_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sigmoid_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i64P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config3>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed<32,18,5,3,0>,config4>.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config5>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, config6>.0.0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, sigmoid_config7>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="input_2_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_2_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="StgValue_81_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="14" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_81/24 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config4_0_0_0_0_0_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="128" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="1"/>
<pin id="58" dir="0" index="2" bw="32" slack="1"/>
<pin id="59" dir="0" index="3" bw="32" slack="1"/>
<pin id="60" dir="0" index="4" bw="32" slack="1"/>
<pin id="61" dir="0" index="5" bw="32" slack="1"/>
<pin id="62" dir="0" index="6" bw="32" slack="1"/>
<pin id="63" dir="0" index="7" bw="32" slack="1"/>
<pin id="64" dir="0" index="8" bw="32" slack="1"/>
<pin id="65" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/7 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="256" slack="0"/>
<pin id="69" dir="0" index="1" bw="64" slack="0"/>
<pin id="70" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="1"/>
<pin id="76" dir="0" index="2" bw="32" slack="1"/>
<pin id="77" dir="0" index="3" bw="32" slack="1"/>
<pin id="78" dir="0" index="4" bw="32" slack="1"/>
<pin id="79" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="layer6_out_0_V/15 "/>
</bind>
</comp>

<comp id="81" class="1004" name="call_ret1_relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="256" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="1"/>
<pin id="84" dir="0" index="2" bw="32" slack="1"/>
<pin id="85" dir="0" index="3" bw="32" slack="1"/>
<pin id="86" dir="0" index="4" bw="32" slack="1"/>
<pin id="87" dir="0" index="5" bw="32" slack="1"/>
<pin id="88" dir="0" index="6" bw="32" slack="1"/>
<pin id="89" dir="0" index="7" bw="32" slack="1"/>
<pin id="90" dir="0" index="8" bw="32" slack="1"/>
<pin id="91" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_sigmoid_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_sigmoid_config7_s_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="0" index="2" bw="10" slack="0"/>
<pin id="97" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/21 "/>
</bind>
</comp>

<comp id="100" class="1004" name="call_ret3_relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config5_s_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="128" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="0" index="2" bw="32" slack="1"/>
<pin id="104" dir="0" index="3" bw="32" slack="1"/>
<pin id="105" dir="0" index="4" bw="32" slack="1"/>
<pin id="106" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/14 "/>
</bind>
</comp>

<comp id="108" class="1004" name="layer2_out_0_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="256" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_0_V/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="layer2_out_1_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="256" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_1_V/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="layer2_out_2_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="256" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_2_V/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="layer2_out_3_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="256" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_3_V/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="layer2_out_4_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="256" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_4_V/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="layer2_out_5_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="256" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_5_V/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="layer2_out_6_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="256" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_6_V/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="layer2_out_7_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="256" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_7_V/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="layer3_out_0_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="256" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_0_V/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="layer3_out_1_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="256" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_1_V/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="layer3_out_2_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="256" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_2_V/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="layer3_out_3_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="256" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_3_V/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="layer3_out_4_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="256" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_4_V/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="layer3_out_5_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="256" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_5_V/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="layer3_out_6_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="256" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_6_V/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="layer3_out_7_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="256" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_7_V/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="layer4_out_0_V_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="128" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_0_V/13 "/>
</bind>
</comp>

<comp id="176" class="1004" name="layer4_out_1_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="128" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_1_V/13 "/>
</bind>
</comp>

<comp id="180" class="1004" name="layer4_out_2_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_2_V/13 "/>
</bind>
</comp>

<comp id="184" class="1004" name="layer4_out_3_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="128" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_3_V/13 "/>
</bind>
</comp>

<comp id="188" class="1004" name="layer5_out_0_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="128" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_0_V/14 "/>
</bind>
</comp>

<comp id="192" class="1004" name="layer5_out_1_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="128" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_1_V/14 "/>
</bind>
</comp>

<comp id="196" class="1004" name="layer5_out_2_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="128" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_2_V/14 "/>
</bind>
</comp>

<comp id="200" class="1004" name="layer5_out_3_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="128" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_3_V/14 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_trunc_ext_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_trunc_ext/24 "/>
</bind>
</comp>

<comp id="209" class="1005" name="input_2_V_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_read "/>
</bind>
</comp>

<comp id="214" class="1005" name="layer2_out_0_V_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_0_V "/>
</bind>
</comp>

<comp id="219" class="1005" name="layer2_out_1_V_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_1_V "/>
</bind>
</comp>

<comp id="224" class="1005" name="layer2_out_2_V_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_2_V "/>
</bind>
</comp>

<comp id="229" class="1005" name="layer2_out_3_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_3_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="layer2_out_4_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_4_V "/>
</bind>
</comp>

<comp id="239" class="1005" name="layer2_out_5_V_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_5_V "/>
</bind>
</comp>

<comp id="244" class="1005" name="layer2_out_6_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_6_V "/>
</bind>
</comp>

<comp id="249" class="1005" name="layer2_out_7_V_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_7_V "/>
</bind>
</comp>

<comp id="254" class="1005" name="layer3_out_0_V_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_0_V "/>
</bind>
</comp>

<comp id="259" class="1005" name="layer3_out_1_V_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_1_V "/>
</bind>
</comp>

<comp id="264" class="1005" name="layer3_out_2_V_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_2_V "/>
</bind>
</comp>

<comp id="269" class="1005" name="layer3_out_3_V_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_3_V "/>
</bind>
</comp>

<comp id="274" class="1005" name="layer3_out_4_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_4_V "/>
</bind>
</comp>

<comp id="279" class="1005" name="layer3_out_5_V_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_5_V "/>
</bind>
</comp>

<comp id="284" class="1005" name="layer3_out_6_V_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_6_V "/>
</bind>
</comp>

<comp id="289" class="1005" name="layer3_out_7_V_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_7_V "/>
</bind>
</comp>

<comp id="294" class="1005" name="layer4_out_0_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_0_V "/>
</bind>
</comp>

<comp id="299" class="1005" name="layer4_out_1_V_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_1_V "/>
</bind>
</comp>

<comp id="304" class="1005" name="layer4_out_2_V_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_2_V "/>
</bind>
</comp>

<comp id="309" class="1005" name="layer4_out_3_V_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_3_V "/>
</bind>
</comp>

<comp id="314" class="1005" name="layer5_out_0_V_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_0_V "/>
</bind>
</comp>

<comp id="319" class="1005" name="layer5_out_1_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_1_V "/>
</bind>
</comp>

<comp id="324" class="1005" name="layer5_out_2_V_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_2_V "/>
</bind>
</comp>

<comp id="329" class="1005" name="layer5_out_3_V_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_3_V "/>
</bind>
</comp>

<comp id="334" class="1005" name="layer6_out_0_V_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer6_out_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="40" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="42" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="67" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="67" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="67" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="67" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="67" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="67" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="67" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="67" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="81" pin="9"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="81" pin="9"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="81" pin="9"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="81" pin="9"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="81" pin="9"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="81" pin="9"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="81" pin="9"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="81" pin="9"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="55" pin="9"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="55" pin="9"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="55" pin="9"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="55" pin="9"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="100" pin="5"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="100" pin="5"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="100" pin="5"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="100" pin="5"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="93" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="212"><net_src comp="42" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="217"><net_src comp="108" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="222"><net_src comp="112" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="227"><net_src comp="116" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="81" pin=3"/></net>

<net id="232"><net_src comp="120" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="81" pin=4"/></net>

<net id="237"><net_src comp="124" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="81" pin=5"/></net>

<net id="242"><net_src comp="128" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="81" pin=6"/></net>

<net id="247"><net_src comp="132" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="81" pin=7"/></net>

<net id="252"><net_src comp="136" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="81" pin=8"/></net>

<net id="257"><net_src comp="140" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="262"><net_src comp="144" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="267"><net_src comp="148" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="55" pin=3"/></net>

<net id="272"><net_src comp="152" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="55" pin=4"/></net>

<net id="277"><net_src comp="156" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="55" pin=5"/></net>

<net id="282"><net_src comp="160" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="55" pin=6"/></net>

<net id="287"><net_src comp="164" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="55" pin=7"/></net>

<net id="292"><net_src comp="168" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="55" pin=8"/></net>

<net id="297"><net_src comp="172" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="302"><net_src comp="176" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="307"><net_src comp="180" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="100" pin=3"/></net>

<net id="312"><net_src comp="184" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="100" pin=4"/></net>

<net id="317"><net_src comp="188" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="322"><net_src comp="192" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="327"><net_src comp="196" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="73" pin=3"/></net>

<net id="332"><net_src comp="200" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="73" pin=4"/></net>

<net id="337"><net_src comp="73" pin="5"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="93" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer7_out_0_V | {24 }
 - Input state : 
	Port: myproject : input_2_V | {1 }
	Port: myproject : sigmoid_table1 | {23 24 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		layer2_out_0_V : 1
		layer2_out_1_V : 1
		layer2_out_2_V : 1
		layer2_out_3_V : 1
		layer2_out_4_V : 1
		layer2_out_5_V : 1
		layer2_out_6_V : 1
		layer2_out_7_V : 1
	State 6
		layer3_out_0_V : 1
		layer3_out_1_V : 1
		layer3_out_2_V : 1
		layer3_out_3_V : 1
		layer3_out_4_V : 1
		layer3_out_5_V : 1
		layer3_out_6_V : 1
		layer3_out_7_V : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		layer4_out_0_V : 1
		layer4_out_1_V : 1
		layer4_out_2_V : 1
		layer4_out_3_V : 1
	State 14
		layer5_out_0_V : 1
		layer5_out_1_V : 1
		layer5_out_2_V : 1
		layer5_out_3_V : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		p_trunc_ext : 1
		StgValue_81 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |     grp_dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config4_0_0_0_0_0_fu_55     |    62   |  26.35  |   7387  |   2941  |
|          | grp_dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67 |    32   |   13.6  |   3390  |   1452  |
|   call   |  grp_dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0_fu_73  |    8    |   3.4   |   1072  |   360   |
|          |  call_ret1_relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s_fu_81  |    0    |    0    |    0    |   392   |
|          |  grp_sigmoid_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_sigmoid_config7_s_fu_93  |    0    |   0.85  |    45   |   237   |
|          |  call_ret3_relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config5_s_fu_100 |    0    |    0    |    0    |   196   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                            input_2_V_read_read_fu_42                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                             StgValue_81_write_fu_48                             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              layer2_out_0_V_fu_108                              |    0    |    0    |    0    |    0    |
|          |                              layer2_out_1_V_fu_112                              |    0    |    0    |    0    |    0    |
|          |                              layer2_out_2_V_fu_116                              |    0    |    0    |    0    |    0    |
|          |                              layer2_out_3_V_fu_120                              |    0    |    0    |    0    |    0    |
|          |                              layer2_out_4_V_fu_124                              |    0    |    0    |    0    |    0    |
|          |                              layer2_out_5_V_fu_128                              |    0    |    0    |    0    |    0    |
|          |                              layer2_out_6_V_fu_132                              |    0    |    0    |    0    |    0    |
|          |                              layer2_out_7_V_fu_136                              |    0    |    0    |    0    |    0    |
|          |                              layer3_out_0_V_fu_140                              |    0    |    0    |    0    |    0    |
|          |                              layer3_out_1_V_fu_144                              |    0    |    0    |    0    |    0    |
|          |                              layer3_out_2_V_fu_148                              |    0    |    0    |    0    |    0    |
|extractvalue|                              layer3_out_3_V_fu_152                              |    0    |    0    |    0    |    0    |
|          |                              layer3_out_4_V_fu_156                              |    0    |    0    |    0    |    0    |
|          |                              layer3_out_5_V_fu_160                              |    0    |    0    |    0    |    0    |
|          |                              layer3_out_6_V_fu_164                              |    0    |    0    |    0    |    0    |
|          |                              layer3_out_7_V_fu_168                              |    0    |    0    |    0    |    0    |
|          |                              layer4_out_0_V_fu_172                              |    0    |    0    |    0    |    0    |
|          |                              layer4_out_1_V_fu_176                              |    0    |    0    |    0    |    0    |
|          |                              layer4_out_2_V_fu_180                              |    0    |    0    |    0    |    0    |
|          |                              layer4_out_3_V_fu_184                              |    0    |    0    |    0    |    0    |
|          |                              layer5_out_0_V_fu_188                              |    0    |    0    |    0    |    0    |
|          |                              layer5_out_1_V_fu_192                              |    0    |    0    |    0    |    0    |
|          |                              layer5_out_2_V_fu_196                              |    0    |    0    |    0    |    0    |
|          |                              layer5_out_3_V_fu_200                              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                                p_trunc_ext_fu_204                               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                 |   102   |   44.2  |  11894  |   5578  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|sigmoid_table1|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    1   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|input_2_V_read_reg_209|   64   |
|layer2_out_0_V_reg_214|   32   |
|layer2_out_1_V_reg_219|   32   |
|layer2_out_2_V_reg_224|   32   |
|layer2_out_3_V_reg_229|   32   |
|layer2_out_4_V_reg_234|   32   |
|layer2_out_5_V_reg_239|   32   |
|layer2_out_6_V_reg_244|   32   |
|layer2_out_7_V_reg_249|   32   |
|layer3_out_0_V_reg_254|   32   |
|layer3_out_1_V_reg_259|   32   |
|layer3_out_2_V_reg_264|   32   |
|layer3_out_3_V_reg_269|   32   |
|layer3_out_4_V_reg_274|   32   |
|layer3_out_5_V_reg_279|   32   |
|layer3_out_6_V_reg_284|   32   |
|layer3_out_7_V_reg_289|   32   |
|layer4_out_0_V_reg_294|   32   |
|layer4_out_1_V_reg_299|   32   |
|layer4_out_2_V_reg_304|   32   |
|layer4_out_3_V_reg_309|   32   |
|layer5_out_0_V_reg_314|   32   |
|layer5_out_1_V_reg_319|   32   |
|layer5_out_2_V_reg_324|   32   |
|layer5_out_3_V_reg_329|   32   |
|layer6_out_0_V_reg_334|   32   |
+----------------------+--------+
|         Total        |   864  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Comp                                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67 |  p1  |   2  |  64  |   128  ||    9    |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Total                                      |      |      |      |   128  ||   0.85  ||    9    |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   102  |   44   |  11894 |  5578  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   864  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   102  |   45   |  12758 |  5587  |
+-----------+--------+--------+--------+--------+--------+
