/*********************************************************************************************************
**
**                                    中国软件开源组织
**
**                                   嵌入式实时操作系统
**
**                                SylixOS(TM)  LW : long wing
**
**                               Copyright All Rights Reserved
**
**--------------文件信息--------------------------------------------------------------------------------
**
** 文   件   名: mipsBranch.c
**
** 创   建   人: Jiao.JinXing (焦进星)
**
** 文件创建日期: 2015 年 12 月 25 日
**
** 描        述: MIPS 分支预测.
*********************************************************************************************************/
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 1996, 97, 2000, 2001 by Ralf Baechle
 * Copyright (C) 2001 MIPS Technologies, Inc.
 */
#define  __SYLIXOS_KERNEL
#include "SylixOS.h"
#include <linux/compat.h>
#include "arch/mips/inc/config.h"
#include "arch/mips/inc/porting.h"
#include "arch/mips/inc/inst.h"
#include "arch/mips/inc/branch.h"

#define cp0_epc         REG_ulCP0Epc
#define regs            REG_ulReg

/**
 * __compute_return_epc_for_insn - Computes the return address and do emulate
 *                  branch simulation, if required.
 *
 * @regs:   Pointer to pt_regs
 * @insn:   branch instruction to decode
 * @returns:    -EFAULT on error and forces SIGILL, and on success
 *      returns 0 or BRANCH_LIKELY_TAKEN as appropriate after
 *      evaluating the branch.
 *
 * MIPS R6 Compact branches and forbidden slots:
 *  Compact branches do not throw exceptions because they do
 *  not have delay slots. The forbidden slot instruction ($PC+4)
 *  is only executed if the branch was not taken. Otherwise the
 *  forbidden slot is skipped entirely. This means that the
 *  only possible reason to be here because of a MIPS R6 compact
 *  branch instruction is that the forbidden slot has thrown one.
 *  In that case the branch was not taken, so the EPC can be safely
 *  set to EPC + 8.
 */
int __compute_return_epc_for_insn(ARCH_REG_CTX *regs,
                   union mips_instruction insn)
{
    unsigned int bit, fcr31, dspcontrol, __maybe_unused reg;
    long epc = regs->cp0_epc;
    int ret = 0;

    switch (insn.i_format.opcode) {
    /*
     * jr and jalr are in r_format format.
     */
    case spec_op:
        switch (insn.r_format.func) {
        case jalr_op:
            regs->regs[insn.r_format.rd] = epc + 8;
            /* Fall through */
        case jr_op:
            if (NO_R6EMU && insn.r_format.func == jr_op)
                goto sigill_r2r6;
            regs->cp0_epc = regs->regs[insn.r_format.rs];
            break;
        }
        break;

    /*
     * This group contains:
     * bltz_op, bgez_op, bltzl_op, bgezl_op,
     * bltzal_op, bgezal_op, bltzall_op, bgezall_op.
     */
    case bcond_op:
        switch (insn.i_format.rt) {
        case bltzl_op:
            if (NO_R6EMU)
                goto sigill_r2r6;
        case bltz_op:
            if ((long)regs->regs[insn.i_format.rs] < 0) {
                epc = epc + 4 + (insn.i_format.simmediate << 2);
                if (insn.i_format.rt == bltzl_op)
                    ret = BRANCH_LIKELY_TAKEN;
            } else
                epc += 8;
            regs->cp0_epc = epc;
            break;

        case bgezl_op:
            if (NO_R6EMU)
                goto sigill_r2r6;
        case bgez_op:
            if ((long)regs->regs[insn.i_format.rs] >= 0) {
                epc = epc + 4 + (insn.i_format.simmediate << 2);
                if (insn.i_format.rt == bgezl_op)
                    ret = BRANCH_LIKELY_TAKEN;
            } else
                epc += 8;
            regs->cp0_epc = epc;
            break;

        case bltzal_op:
        case bltzall_op:
            if (NO_R6EMU && (insn.i_format.rs ||
                insn.i_format.rt == bltzall_op))
                goto sigill_r2r6;
            regs->regs[31] = epc + 8;
            /*
             * OK we are here either because we hit a NAL
             * instruction or because we are emulating an
             * old bltzal{,l} one. Let's figure out what the
             * case really is.
             */
            if (!insn.i_format.rs) {
                /*
                 * NAL or BLTZAL with rs == 0
                 * Doesn't matter if we are R6 or not. The
                 * result is the same
                 */
                regs->cp0_epc += 4 +
                    (insn.i_format.simmediate << 2);
                break;
            }
            /* Now do the real thing for non-R6 BLTZAL{,L} */
            if ((long)regs->regs[insn.i_format.rs] < 0) {
                epc = epc + 4 + (insn.i_format.simmediate << 2);
                if (insn.i_format.rt == bltzall_op)
                    ret = BRANCH_LIKELY_TAKEN;
            } else
                epc += 8;
            regs->cp0_epc = epc;
            break;

        case bgezal_op:
        case bgezall_op:
            if (NO_R6EMU && (insn.i_format.rs ||
                insn.i_format.rt == bgezall_op))
                goto sigill_r2r6;
            regs->regs[31] = epc + 8;
            /*
             * OK we are here either because we hit a BAL
             * instruction or because we are emulating an
             * old bgezal{,l} one. Let's figure out what the
             * case really is.
             */
            if (!insn.i_format.rs) {
                /*
                 * BAL or BGEZAL with rs == 0
                 * Doesn't matter if we are R6 or not. The
                 * result is the same
                 */
                regs->cp0_epc += 4 +
                    (insn.i_format.simmediate << 2);
                break;
            }
            /* Now do the real thing for non-R6 BGEZAL{,L} */
            if ((long)regs->regs[insn.i_format.rs] >= 0) {
                epc = epc + 4 + (insn.i_format.simmediate << 2);
                if (insn.i_format.rt == bgezall_op)
                    ret = BRANCH_LIKELY_TAKEN;
            } else
                epc += 8;
            regs->cp0_epc = epc;
            break;

        case bposge32_op:
            if (!cpu_has_dsp)
                goto sigill_dsp;

            dspcontrol = rddsp(0x01);

            if (dspcontrol >= 32) {
                epc = epc + 4 + (insn.i_format.simmediate << 2);
            } else
                epc += 8;
            regs->cp0_epc = epc;
            break;
        }
        break;

    /*
     * These are unconditional and in j_format.
     */
    case jalx_op:
    case jal_op:
        regs->regs[31] = regs->cp0_epc + 8;
    case j_op:
        epc += 4;
        epc >>= 28;
        epc <<= 28;
        epc |= (insn.j_format.target << 2);
        regs->cp0_epc = epc;
        if (insn.i_format.opcode == jalx_op)
            set_isa16_mode(regs->cp0_epc);
        break;

    /*
     * These are conditional and in i_format.
     */
    case beql_op:
        if (NO_R6EMU)
            goto sigill_r2r6;
    case beq_op:
        if (regs->regs[insn.i_format.rs] ==
            regs->regs[insn.i_format.rt]) {
            epc = epc + 4 + (insn.i_format.simmediate << 2);
            if (insn.i_format.opcode == beql_op)
                ret = BRANCH_LIKELY_TAKEN;
        } else
            epc += 8;
        regs->cp0_epc = epc;
        break;

    case bnel_op:
        if (NO_R6EMU)
            goto sigill_r2r6;
    case bne_op:
        if (regs->regs[insn.i_format.rs] !=
            regs->regs[insn.i_format.rt]) {
            epc = epc + 4 + (insn.i_format.simmediate << 2);
            if (insn.i_format.opcode == bnel_op)
                ret = BRANCH_LIKELY_TAKEN;
        } else
            epc += 8;
        regs->cp0_epc = epc;
        break;

    case blezl_op: /* not really i_format */
        if (!insn.i_format.rt && NO_R6EMU)
            goto sigill_r2r6;
    case blez_op:
        /*
         * Compact branches for R6 for the
         * blez and blezl opcodes.
         * BLEZ  | rs = 0 | rt != 0  == BLEZALC
         * BLEZ  | rs = rt != 0      == BGEZALC
         * BLEZ  | rs != 0 | rt != 0 == BGEUC
         * BLEZL | rs = 0 | rt != 0  == BLEZC
         * BLEZL | rs = rt != 0      == BGEZC
         * BLEZL | rs != 0 | rt != 0 == BGEC
         *
         * For real BLEZ{,L}, rt is always 0.
         */

        if (cpu_has_mips_r6 && insn.i_format.rt) {
            if ((insn.i_format.opcode == blez_op) &&
                ((!insn.i_format.rs && insn.i_format.rt) ||
                 (insn.i_format.rs == insn.i_format.rt)))
                regs->regs[31] = epc + 4;
            regs->cp0_epc += 8;
            break;
        }
        /* rt field assumed to be zero */
        if ((long)regs->regs[insn.i_format.rs] <= 0) {
            epc = epc + 4 + (insn.i_format.simmediate << 2);
            if (insn.i_format.opcode == blezl_op)
                ret = BRANCH_LIKELY_TAKEN;
        } else
            epc += 8;
        regs->cp0_epc = epc;
        break;

    case bgtzl_op:
        if (!insn.i_format.rt && NO_R6EMU)
            goto sigill_r2r6;
    case bgtz_op:
        /*
         * Compact branches for R6 for the
         * bgtz and bgtzl opcodes.
         * BGTZ  | rs = 0 | rt != 0  == BGTZALC
         * BGTZ  | rs = rt != 0      == BLTZALC
         * BGTZ  | rs != 0 | rt != 0 == BLTUC
         * BGTZL | rs = 0 | rt != 0  == BGTZC
         * BGTZL | rs = rt != 0      == BLTZC
         * BGTZL | rs != 0 | rt != 0 == BLTC
         *
         * *ZALC varint for BGTZ &&& rt != 0
         * For real GTZ{,L}, rt is always 0.
         */
        if (cpu_has_mips_r6 && insn.i_format.rt) {
            if ((insn.i_format.opcode == blez_op) &&
                ((!insn.i_format.rs && insn.i_format.rt) ||
                (insn.i_format.rs == insn.i_format.rt)))
                regs->regs[31] = epc + 4;
            regs->cp0_epc += 8;
            break;
        }

        /* rt field assumed to be zero */
        if ((long)regs->regs[insn.i_format.rs] > 0) {
            epc = epc + 4 + (insn.i_format.simmediate << 2);
            if (insn.i_format.opcode == bgtzl_op)
                ret = BRANCH_LIKELY_TAKEN;
        } else
            epc += 8;
        regs->cp0_epc = epc;
        break;

    /*
     * And now the FPA/cp1 branch instructions.
     */
    case cop1_op:
#ifndef SYLIXOS
        if (cpu_has_mips_r6 &&
            ((insn.i_format.rs == bc1eqz_op) ||
             (insn.i_format.rs == bc1nez_op))) {
            if (!used_math()) { /* First time FPU user */
                ret = init_fpu();
                if (ret && NO_R6EMU) {
                    ret = -ret;
                    break;
                }
                ret = 0;
                set_used_math();
            }
            lose_fpu(1);    /* Save FPU state for the emulator. */
            reg = insn.i_format.rt;
            bit = get_fpr32(&current->thread.fpu.fpr[reg], 0) & 0x1;
            if (insn.i_format.rs == bc1eqz_op)
                bit = !bit;
            own_fpu(1);
            if (bit)
                epc = epc + 4 +
                    (insn.i_format.simmediate << 2);
            else
                epc += 8;
            regs->cp0_epc = epc;

            break;
        } else {
            preempt_disable();
            if (is_fpu_owner())
                    fcr31 = read_32bit_cp1_register(CP1_STATUS);
            else
                fcr31 = current->thread.fpu.fcr31;
            preempt_enable();
#else
            LW_NONSCHED_MODE_PROC(
                BOOL  bEnabled = read_c0_status() & ST0_CU1;

                if (!bEnabled) {
                    __ARCH_FPU_ENABLE();
                }

                fcr31 = read_32bit_cp1_register(CP1_STATUS);

                if (!bEnabled) {
                    __ARCH_FPU_DISABLE();
                }
            );
#endif
            bit = (insn.i_format.rt >> 2);
            bit += (bit != 0);
            bit += 23;
            switch (insn.i_format.rt & 3) {
            case 0: /* bc1f */
            case 2: /* bc1fl */
                if (~fcr31 & (1 << bit)) {
                    epc = epc + 4 +
                        (insn.i_format.simmediate << 2);
                    if (insn.i_format.rt == 2)
                        ret = BRANCH_LIKELY_TAKEN;
                } else
                    epc += 8;
                regs->cp0_epc = epc;
                break;

            case 1: /* bc1t */
            case 3: /* bc1tl */
                if (fcr31 & (1 << bit)) {
                    epc = epc + 4 +
                        (insn.i_format.simmediate << 2);
                    if (insn.i_format.rt == 3)
                        ret = BRANCH_LIKELY_TAKEN;
                } else
                    epc += 8;
                regs->cp0_epc = epc;
                break;
            }
            break;
#ifndef SYLIXOS
        }
#endif
#ifdef CONFIG_CPU_CAVIUM_OCTEON
    case lwc2_op: /* This is bbit0 on Octeon */
        if ((regs->regs[insn.i_format.rs] & (1ull<<insn.i_format.rt))
             == 0)
            epc = epc + 4 + (insn.i_format.simmediate << 2);
        else
            epc += 8;
        regs->cp0_epc = epc;
        break;
    case ldc2_op: /* This is bbit032 on Octeon */
        if ((regs->regs[insn.i_format.rs] &
            (1ull<<(insn.i_format.rt+32))) == 0)
            epc = epc + 4 + (insn.i_format.simmediate << 2);
        else
            epc += 8;
        regs->cp0_epc = epc;
        break;
    case swc2_op: /* This is bbit1 on Octeon */
        if (regs->regs[insn.i_format.rs] & (1ull<<insn.i_format.rt))
            epc = epc + 4 + (insn.i_format.simmediate << 2);
        else
            epc += 8;
        regs->cp0_epc = epc;
        break;
    case sdc2_op: /* This is bbit132 on Octeon */
        if (regs->regs[insn.i_format.rs] &
            (1ull<<(insn.i_format.rt+32)))
            epc = epc + 4 + (insn.i_format.simmediate << 2);
        else
            epc += 8;
        regs->cp0_epc = epc;
        break;
#else
    case bc6_op:
        /* Only valid for MIPS R6 */
        if (!cpu_has_mips_r6)
            goto sigill_r6;
        regs->cp0_epc += 8;
        break;
    case balc6_op:
        if (!cpu_has_mips_r6)
            goto sigill_r6;
        /* Compact branch: BALC */
        regs->regs[31] = epc + 4;
        epc += 4 + (insn.i_format.simmediate << 2);
        regs->cp0_epc = epc;
        break;
    case pop66_op:
        if (!cpu_has_mips_r6)
            goto sigill_r6;
        /* Compact branch: BEQZC || JIC */
        regs->cp0_epc += 8;
        break;
    case pop76_op:
        if (!cpu_has_mips_r6)
            goto sigill_r6;
        /* Compact branch: BNEZC || JIALC */
        if (!insn.i_format.rs) {
            /* JIALC: set $31/ra */
            regs->regs[31] = epc + 4;
        }
        regs->cp0_epc += 8;
        break;
#endif
    case pop10_op:
    case pop30_op:
        /* Only valid for MIPS R6 */
        if (!cpu_has_mips_r6)
            goto sigill_r6;
        /*
         * Compact branches:
         * bovc, beqc, beqzalc, bnvc, bnec, bnezlac
         */
        if (insn.i_format.rt && !insn.i_format.rs)
            regs->regs[31] = epc + 4;
        regs->cp0_epc += 8;
        break;
    }

    return ret;

sigill_dsp:
    printk(KERN_ERR "%s: DSP branch but not DSP ASE - sending SIGILL.\n",
            __func__);
    return -EFAULT;
sigill_r2r6:
    printk(KERN_ERR "%s: R2 branch but r2-to-r6 emulator is not present - sending SIGILL.\n",
            __func__);
    return -EFAULT;
sigill_r6:
    printk(KERN_ERR "%s: R6 branch but no MIPSr6 ISA support - sending SIGILL.\n",
            __func__);
    return -EFAULT;
}

int __compute_return_epc(ARCH_REG_CTX *regs)
{
    unsigned int __user *addr;
    long epc;
    union mips_instruction insn;

    epc = regs->cp0_epc;
    if (epc & 3)
        goto unaligned;

    /*
     * Read the instruction
     */
    addr = (unsigned int __user *) epc;
    if (__get_user(insn.word, addr)) {
        return -EFAULT;
    }

    return __compute_return_epc_for_insn(regs, insn);

unaligned:
    printk(KERN_ERR "%s: unaligned epc - sending SIGBUS.\n", __func__);
    return -EFAULT;
}
/*********************************************************************************************************
  END
*********************************************************************************************************/
