// Seed: 1260329279
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    output wor id_3,
    input wor id_4,
    output supply1 id_5,
    input wire id_6,
    input tri1 id_7,
    output tri id_8,
    output supply1 id_9
);
  id_11 :
  assert property (@(id_7 == 1 or 1) 1)
  else;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    inout wand id_7,
    input wor id_8,
    input tri id_9,
    output uwire id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_8,
      id_10,
      id_6,
      id_7,
      id_5,
      id_7,
      id_10,
      id_7
  );
endmodule
