/*
 *  Copyright (c) 2007-2016,
 *  Commissariat a l'Energie Atomique (CEA)
 *  All rights reserved.
 *
 *  Redistribution and use in source and binary forms, with or without modification,
 *  are permitted provided that the following conditions are met:
 *
 *   - Redistributions of source code must retain the above copyright notice, this
 *     list of conditions and the following disclaimer.
 *
 *   - Redistributions in binary form must reproduce the above copyright notice,
 *     this list of conditions and the following disclaimer in the documentation
 *     and/or other materials provided with the distribution.
 *
 *   - Neither the name of CEA nor the names of its contributors may be used to
 *     endorse or promote products derived from this software without specific prior
 *     written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 *  ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 *  WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 *  DISCLAIMED.
 *  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
 *  INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 *  BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
 *  OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 *  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 *  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * Authors: Yves Lhuillier (yves.lhuillier@cea.fr), Daniel Gracia Perez (daniel.gracia-perez@cea.fr)
 */
 
/**********************************************

        ARM32 NEON INSTRUCTIONS

**********************************************/

op vaba_s8d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vaba_s8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vaba_s8d.disasm = {
  buffer << "vaba.s8\td" << vd << ", d" << vn << ", d" << vm;
};

op vaba_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vaba_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vaba_s16d.disasm = {
  buffer << "vaba.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vaba_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vaba_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vaba_s32d.disasm = {
  buffer << "vaba.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vaba_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vaba_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vaba_u8d.disasm = {
  buffer << "vaba.u8\td" << vd << ", d" << vn << ", d" << vm;
};

op vaba_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vaba_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vaba_u16d.disasm = {
  buffer << "vaba.u16\td" << vd << ", d" << vn << ", d" << vm;
};

op vaba_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vaba_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vaba_u32d.disasm = {
  buffer << "vaba.u32\td" << vd << ", d" << vn << ", d" << vm;
};

op vaba_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vaba_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaba_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vaba_s8q.disasm = {
  buffer << "vaba.s8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vaba_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vaba_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaba_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vaba_s16q.disasm = {
  buffer << "vaba.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vaba_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vaba_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaba_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vaba_s32q.disasm = {
  buffer << "vaba.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vaba_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vaba_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaba_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vaba_u8q.disasm = {
  buffer << "vaba.u8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vaba_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vaba_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaba_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vaba_u16q.disasm = {
  buffer << "vaba.u16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vaba_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vaba_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaba_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vaba_u32q.disasm = {
  buffer << "vaba.u32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vabal_s8qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabal_s8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vabal_s8qd.var reject : {Reject} = {vd0 & 1};

vabal_s8qd.disasm = {
  buffer << "vabal.s8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vabal_s16qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabal_s16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vabal_s16qd.var reject : {Reject} = {vd0 & 1};

vabal_s16qd.disasm = {
  buffer << "vabal.s16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vabal_s32qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabal_s32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vabal_s32qd.var reject : {Reject} = {vd0 & 1};

vabal_s32qd.disasm = {
  buffer << "vabal.s32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vabal_u8qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabal_u8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vabal_u8qd.var reject : {Reject} = {vd0 & 1};

vabal_u8qd.disasm = {
  buffer << "vabal.u8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vabal_u16qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabal_u16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vabal_u16qd.var reject : {Reject} = {vd0 & 1};

vabal_u16qd.disasm = {
  buffer << "vabal.u16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vabal_u32qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabal_u32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vabal_u32qd.var reject : {Reject} = {vd0 & 1};

vabal_u32qd.disasm = {
  buffer << "vabal.u32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vabd_s8d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_s8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vabd_s8d.disasm = {
  buffer << "vabd.s8\td" << vd << ", d" << vn << ", d" << vm;
};

op vabd_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vabd_s16d.disasm = {
  buffer << "vabd.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vabd_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vabd_s32d.disasm = {
  buffer << "vabd.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vabd_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vabd_u8d.disasm = {
  buffer << "vabd.u8\td" << vd << ", d" << vn << ", d" << vm;
};

op vabd_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vabd_u16d.disasm = {
  buffer << "vabd.u16\td" << vd << ", d" << vn << ", d" << vm;
};

op vabd_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vabd_u32d.disasm = {
  buffer << "vabd.u32\td" << vd << ", d" << vn << ", d" << vm;
};

op vabd_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vabd_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vabd_s8q.disasm = {
  buffer << "vabd.s8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vabd_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vabd_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vabd_s16q.disasm = {
  buffer << "vabd.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vabd_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vabd_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vabd_s32q.disasm = {
  buffer << "vabd.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vabd_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vabd_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vabd_u8q.disasm = {
  buffer << "vabd.u8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vabd_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vabd_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vabd_u16q.disasm = {
  buffer << "vabd.u16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vabd_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vabd_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vabd_u32q.disasm = {
  buffer << "vabd.u32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vabdl_s8qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabdl_s8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vabdl_s8qd.var reject : {Reject} = {vd0 & 1};

vabdl_s8qd.disasm = {
  buffer << "vabdl.s8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vabdl_s16qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabdl_s16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vabdl_s16qd.var reject : {Reject} = {vd0 & 1};

vabdl_s16qd.disasm = {
  buffer << "vabdl.s16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vabdl_s32qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabdl_s32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vabdl_s32qd.var reject : {Reject} = {vd0 & 1};

vabdl_s32qd.disasm = {
  buffer << "vabdl.s32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vabdl_u8qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabdl_u8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vabdl_u8qd.var reject : {Reject} = {vd0 & 1};

vabdl_u8qd.disasm = {
  buffer << "vabdl.u8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vabdl_u16qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabdl_u16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vabdl_u16qd.var reject : {Reject} = {vd0 & 1};

vabdl_u16qd.disasm = {
  buffer << "vabdl.u16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vabdl_u32qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabdl_u32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vabdl_u32qd.var reject : {Reject} = {vd0 & 1};

vabdl_u32qd.disasm = {
  buffer << "vabdl.u32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vabd_f32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vabd_f32d.disasm = {
  buffer << "vabd.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vabd_f32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabd_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vabd_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vabd_f32q.disasm = {
  buffer << "vabd.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vabs_s8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b00[2]: 0b01[2]: vd0[4]: 0b0011[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabs_s8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vabs_s8d.disasm = {
  buffer << "vabs.s8\td" << vd << ", d" << vm;
};

op vabs_s16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b01[2]: 0b01[2]: vd0[4]: 0b0011[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabs_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vabs_s16d.disasm = {
  buffer << "vabs.s16\td" << vd << ", d" << vm;
};

op vabs_s32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b10[2]: 0b01[2]: vd0[4]: 0b0011[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabs_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vabs_s32d.disasm = {
  buffer << "vabs.s32\td" << vd << ", d" << vm;
};

op vabs_s8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b00[2]: 0b01[2]: vd0[4]: 0b0011[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabs_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vabs_s8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vabs_s8q.disasm = {
  buffer << "vabs.s8\tq" << vd << ", q" << vm;
};

op vabs_s16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b01[2]: 0b01[2]: vd0[4]: 0b0011[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabs_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vabs_s16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vabs_s16q.disasm = {
  buffer << "vabs.s16\tq" << vd << ", q" << vm;
};

op vabs_s32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b10[2]: 0b01[2]: vd0[4]: 0b0011[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabs_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vabs_s32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vabs_s32q.disasm = {
  buffer << "vabs.s32\tq" << vd << ", q" << vm;
};

op vabs_f32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b10[2]: 0b01[2]: vd0[4]: 0b0111[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabs_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vabs_f32d.disasm = {
  buffer << "vabs.f32\td" << vd << ", d" << vm;
};

op vabs_f32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b10[2]: 0b01[2]: vd0[4]: 0b0111[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vabs_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vabs_f32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vabs_f32q.disasm = {
  buffer << "vabs.f32\tq" << vd << ", q" << vm;
};

op vacge_f32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vacge_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vacge_f32d.disasm = {
  buffer << "vacge.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vacgt_f32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vacgt_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vacgt_f32d.disasm = {
  buffer << "vacgt.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vacge_f32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vacge_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vacge_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vacge_f32q.disasm = {
  buffer << "vacge.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vacgt_f32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vacgt_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vacgt_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vacgt_f32q.disasm = {
  buffer << "vacgt.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vadd_f32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vadd_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vadd_f32d.disasm = {
  buffer << "vadd.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vadd_f32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vadd_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vadd_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vadd_f32q.disasm = {
  buffer << "vadd.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vadd_i8d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vadd_i8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vadd_i8d.disasm = {
  buffer << "vadd.i8\td" << vd << ", d" << vn << ", d" << vm;
};

vadd_i8d.execute = {
  typedef typename ARCH::U8 U8;
  
  // CheckAdvSIMDEnabled();
  for (unsigned idx = 0; idx < 8; ++idx)
    cpu.SetVDE( vd, idx, cpu.GetVDE( vn, idx, U8() ) + cpu.GetVDE( vm, idx, U8() ) );
};

op vadd_i16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vadd_i16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vadd_i16d.disasm = {
  buffer << "vadd.i16\td" << vd << ", d" << vn << ", d" << vm;
};

vadd_i16d.execute = {
  typedef typename ARCH::U16 U16;
  
  // CheckAdvSIMDEnabled();
  for (unsigned idx = 0; idx < 4; ++idx)
    cpu.SetVDE( vd, idx, cpu.GetVDE( vn, idx, U16() ) + cpu.GetVDE( vm, idx, U16() ) );
};

op vadd_i32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vadd_i32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vadd_i32d.disasm = {
  buffer << "vadd.i32\td" << vd << ", d" << vn << ", d" << vm;
};

vadd_i32d.execute = {
  typedef typename ARCH::U32 U32;
  
  // CheckAdvSIMDEnabled();
  for (unsigned idx = 0; idx < 2; ++idx)
    cpu.SetVDE( vd, idx, cpu.GetVDE( vn, idx, U32() ) + cpu.GetVDE( vm, idx, U32() ) );
};

op vadd_i64d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vadd_i64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vadd_i64d.disasm = {
  buffer << "vadd.i64\td" << vd << ", d" << vn << ", d" << vm;
};

vadd_i64d.execute = {
  // CheckAdvSIMDEnabled();
  cpu.SetVDU( vd, cpu.GetVDU( vn ) + cpu.GetVDU( vm ) );
};

op vadd_i8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vadd_i8q.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};
vadd_i8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vadd_i8q.disasm = {
  buffer << "vadd.i8\tq" << (vd>>1) << ", q" << (vn>>1) << ", q" << (vm>>1);
};

vadd_i8q.execute = {
  typedef typename ARCH::U8 U8;
  
  // CheckAdvSIMDEnabled();
  for (unsigned dd = 0; dd < 2; ++dd)
    for (unsigned idx = 0; idx < 8; ++idx)
      cpu.SetVDE( vd+dd, idx, cpu.GetVDE( vn+dd, idx, U8() ) + cpu.GetVDE( vm+dd, idx, U8() ) );
};

op vadd_i16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vadd_i16q.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};
vadd_i16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vadd_i16q.disasm = {
  buffer << "vadd.i16\tq" << (vd>>1) << ", q" << (vn>>1) << ", q" << (vm>>1);
};

vadd_i16q.execute = {
  typedef typename ARCH::U16 U16;
  
  // CheckAdvSIMDEnabled();
  for (unsigned dd = 0; dd < 2; ++dd)
    for (unsigned idx = 0; idx < 4; ++idx)
      cpu.SetVDE( vd+dd, idx, cpu.GetVDE( vn+dd, idx, U16() ) + cpu.GetVDE( vm+dd, idx, U16() ) );
};

op vadd_i32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vadd_i32q.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};
vadd_i32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vadd_i32q.disasm = {
  buffer << "vadd.i32\tq" << (vd>>1) << ", q" << (vn>>1) << ", q" << (vm>>1);
};

vadd_i32q.execute = {
  typedef typename ARCH::U32 U32;
  
  // CheckAdvSIMDEnabled();
  for (unsigned dd = 0; dd < 2; ++dd)
    for (unsigned idx = 0; idx < 2; ++idx)
      cpu.SetVDE( vd+dd, idx, cpu.GetVDE( vn+dd, idx, U32() ) + cpu.GetVDE( vm+dd, idx, U32() ) );
};

op vadd_i64q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vadd_i64q.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};
vadd_i64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vadd_i64q.disasm = {
  buffer << "vadd.i64\tq" << (vd>>1) << ", q" << (vn>>1) << ", q" << (vm>>1);
};

vadd_i64q.execute = {
  // CheckAdvSIMDEnabled();
  for (unsigned dd = 0; dd < 2; ++dd)
    cpu.SetVDU( vd+dd, cpu.GetVDU( vn+dd ) + cpu.GetVDU( vm+dd ) );
};

op vaddhn_i16dq( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddhn_i16dq.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaddhn_i16dq.var reject : {Reject} = {(vm0 | vn0) & 1};

vaddhn_i16dq.disasm = {
  buffer << "vaddhn.i16\td" << vd << ", q" << vn << ", q" << vm;
};

op vaddhn_i32dq( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddhn_i32dq.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaddhn_i32dq.var reject : {Reject} = {(vm0 | vn0) & 1};

vaddhn_i32dq.disasm = {
  buffer << "vaddhn.i32\td" << vd << ", q" << vn << ", q" << vm;
};

op vaddhn_i64dq( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddhn_i64dq.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaddhn_i64dq.var reject : {Reject} = {(vm0 | vn0) & 1};

vaddhn_i64dq.disasm = {
  buffer << "vaddhn.i64\td" << vd << ", q" << vn << ", q" << vm;
};

op vaddl_s8qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddl_s8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vaddl_s8qd.var reject : {Reject} = {vd0 & 1};

vaddl_s8qd.disasm = {
  buffer << "vaddl.s8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vaddl_s16qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddl_s16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vaddl_s16qd.var reject : {Reject} = {vd0 & 1};

vaddl_s16qd.disasm = {
  buffer << "vaddl.s16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vaddl_s32qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddl_s32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vaddl_s32qd.var reject : {Reject} = {vd0 & 1};

vaddl_s32qd.disasm = {
  buffer << "vaddl.s32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vaddl_u8qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddl_u8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vaddl_u8qd.var reject : {Reject} = {vd0 & 1};

vaddl_u8qd.disasm = {
  buffer << "vaddl.u8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vaddl_u16qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddl_u16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vaddl_u16qd.var reject : {Reject} = {vd0 & 1};

vaddl_u16qd.disasm = {
  buffer << "vaddl.u16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vaddl_u32qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddl_u32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};
vaddl_u32qd.var reject : {Reject} = {vd0 & 1};

vaddl_u32qd.disasm = {
  buffer << "vaddl.u32\tq" << (vd>>1) << ", d" << vn << ", d" << vm;
};

vaddl_u32qd.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;
  
  // CheckAdvSIMDEnabled();
  for (unsigned idx = 0; idx < 2; ++idx)
    {
      U64 op1( cpu.GetVDE( vn, idx, U32() ) ), op2( cpu.GetVDE( vm, idx, U32() ) ), res = op1 + op2;
      cpu.SetVDE( vd + idx, 0, res );
    }
};

op vaddw_s8( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddw_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaddw_s8.var reject : {Reject} = {(vd0|vn0) & 1};

vaddw_s8.disasm = {
  buffer << "vaddw.s8\tq" << vd << ", q" << vn << ", d" << vm;
};

op vaddw_s16( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddw_s16.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaddw_s16.var reject : {Reject} = {(vd0|vn0) & 1};

vaddw_s16.disasm = {
  buffer << "vaddw.s16\tq" << vd << ", q" << vn << ", d" << vm;
};

op vaddw_s32( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddw_s32.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaddw_s32.var reject : {Reject} = {(vd0|vn0) & 1};

vaddw_s32.disasm = {
  buffer << "vaddw.s32\tq" << vd << ", q" << vn << ", d" << vm;
};

op vaddw_u8( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddw_u8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaddw_u8.var reject : {Reject} = {(vd0|vn0) & 1};

vaddw_u8.disasm = {
  buffer << "vaddw.u8\tq" << vd << ", q" << vn << ", d" << vm;
};

op vaddw_u16( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddw_u16.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaddw_u16.var reject : {Reject} = {(vd0|vn0) & 1};

vaddw_u16.disasm = {
  buffer << "vaddw.u16\tq" << vd << ", q" << vn << ", d" << vm;
};

op vaddw_u32( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vaddw_u32.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vaddw_u32.var reject : {Reject} = {(vd0|vn0) & 1};

vaddw_u32.disasm = {
  buffer << "vaddw.u32\tq" << vd << ", q" << vn << ", d" << vm;
};

op vand( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vand.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vand.disasm = {
  buffer << "vand\td" << vd << ", d" << vn << ", d" << vm;
};

op vand_q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vand_q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vand_q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vand_q.disasm = {
  buffer << "vand\tq" << vd << ", q" << vn << ", q" << vm;
};

op vbic_d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vbic_d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vbic_d.disasm = {
  buffer << "vbic\td" << vd << ", d" << vn << ", d" << vm;
};

op vbic_i16di( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b10[2]: shl<3> shift[1]: 0b1[1]: 0b0011[4]: imm0[4] );
vbic_i16di.var vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};

vbic_i16di.disasm = {
  buffer << "vbic.i16\td" << vd << ", " << DisasmI(imm);
};

op vbic_i16qi( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b10[2]: shl<3> shift[1]: 0b1[1]: 0b0111[4]: imm0[4] );
vbic_i16qi.var vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};
vbic_i16qi.var reject : {Reject} = {vd0 & 1};

vbic_i16qi.disasm = {
  buffer << "vbic.i16\tq" << vd << ", " << DisasmI(imm);
};

op vbic_i32di( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b0[1]: shl<3> shift[2]: 0b1[1]: 0b0011[4]: imm0[4] );
vbic_i32di.var vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};

vbic_i32di.disasm = {
  buffer << "vbic.i32\td" << vd << ", " << DisasmI(imm);
};

op vbic_i32qi( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b0[1]: shl<3> shift[2]: 0b1[1]: 0b0111[4]: imm0[4] );
vbic_i32qi.var vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};
vbic_i32qi.var reject : {Reject} = {vd0 & 1};

vbic_i32qi.disasm = {
  buffer << "vbic.i32\tq" << vd << ", " << DisasmI(imm);
};

op vbic_q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vbic_q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vbic_q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vbic_q.disasm = {
  buffer << "vbic\tq" << vd << ", q" << vn << ", q" << vm;
};

op vbif_d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vbif_d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vbif_d.disasm = {
  buffer << "vbif\td" << vd << ", d" << vn << ", d" << vm;
};

op vbif_q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vbif_q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vbif_q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vbif_q.disasm = {
  buffer << "vbif\tq" << vd << ", q" << vn << ", q" << vm;
};

op vbit_d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vbit_d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vbit_d.disasm = {
  buffer << "vbit\td" << vd << ", d" << vn << ", d" << vm;
};

op vbit_q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vbit_q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vbit_q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vbit_q.disasm = {
  buffer << "vbit\tq" << vd << ", q" << vn << ", q" << vm;
};

op vbsl_d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vbsl_d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vbsl_d.disasm = {
  buffer << "vbsl\td" << vd << ", d" << vn << ", d" << vm;
};

op vbsl_q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vbsl_q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vbsl_q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vbsl_q.disasm = {
  buffer << "vbsl\tq" << vd << ", q" << vn << ", q" << vm;
};

op vceq_f32( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_f32.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vceq_f32.disasm = {
  buffer << "vceq.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vceq_f8di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0101[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_f8di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vceq_f8di0.disasm = {
  buffer << "vceq.f8\td" << vd << ", d" << vm << ", #0";
};

op vceq_f8qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0101[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_f8qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vceq_f8qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vceq_f8qi0.disasm = {
  buffer << "vceq.f8\tq" << vd << ", q" << vm << ", #0";
};

op vceq_f16di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0101[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_f16di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vceq_f16di0.disasm = {
  buffer << "vceq.f16\td" << vd << ", d" << vm << ", #0";
};

op vceq_f16qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0101[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_f16qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vceq_f16qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vceq_f16qi0.disasm = {
  buffer << "vceq.f16\tq" << vd << ", q" << vm << ", #0";
};

op vceq_f32di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0101[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_f32di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vceq_f32di0.disasm = {
  buffer << "vceq.f32\td" << vd << ", d" << vm << ", #0";
};

op vceq_f32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vceq_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vceq_f32q.disasm = {
  buffer << "vceq.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vceq_f32qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0101[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_f32qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vceq_f32qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vceq_f32qi0.disasm = {
  buffer << "vceq.f32\tq" << vd << ", q" << vm << ", #0";
};

op vceq_i8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vceq_i8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vceq_i8d.disasm = {
  buffer << "vceq.i8\td" << vd << ", d" << vn << ", d" << vm;
};

op vceq_i8di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_i8di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vceq_i8di0.disasm = {
  buffer << "vceq.i8\td" << vd << ", d" << vm << ", #0";
};

op vceq_i8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vceq_i8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vceq_i8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vceq_i8q.disasm = {
  buffer << "vceq.i8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vceq_i8qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_i8qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vceq_i8qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vceq_i8qi0.disasm = {
  buffer << "vceq.i8\tq" << vd << ", q" << vm << ", #0";
};

op vceq_i16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vceq_i16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vceq_i16d.disasm = {
  buffer << "vceq.i16\td" << vd << ", d" << vn << ", d" << vm;
};

op vceq_i16di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_i16di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vceq_i16di0.disasm = {
  buffer << "vceq.i16\td" << vd << ", d" << vm << ", #0";
};

op vceq_i16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vceq_i16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vceq_i16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vceq_i16q.disasm = {
  buffer << "vceq.i16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vceq_i16qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_i16qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vceq_i16qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vceq_i16qi0.disasm = {
  buffer << "vceq.i16\tq" << vd << ", q" << vm << ", #0";
};

op vceq_i32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vceq_i32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vceq_i32d.disasm = {
  buffer << "vceq.i32\td" << vd << ", d" << vn << ", d" << vm;
};

op vceq_i32di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_i32di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vceq_i32di0.disasm = {
  buffer << "vceq.i32\td" << vd << ", d" << vm << ", #0";
};

op vceq_i32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vceq_i32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vceq_i32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vceq_i32q.disasm = {
  buffer << "vceq.i32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vceq_i32qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vceq_i32qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vceq_i32qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vceq_i32qi0.disasm = {
  buffer << "vceq.i32\tq" << vd << ", q" << vm << ", #0";
};

op vcge_f8di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0100[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_f8di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcge_f8di0.disasm = {
  buffer << "vcge.f8\td" << vd << ", d" << vm << ", #0";
};

op vcge_f8qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0100[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_f8qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcge_f8qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcge_f8qi0.disasm = {
  buffer << "vcge.f8\tq" << vd << ", q" << vm << ", #0";
};

op vcge_f16di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0100[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_f16di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcge_f16di0.disasm = {
  buffer << "vcge.f16\td" << vd << ", d" << vm << ", #0";
};

op vcge_f16qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0100[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_f16qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcge_f16qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcge_f16qi0.disasm = {
  buffer << "vcge.f16\tq" << vd << ", q" << vm << ", #0";
};

op vcge_f32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcge_f32d.disasm = {
  buffer << "vcge.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vcge_f32di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0100[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_f32di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcge_f32di0.disasm = {
  buffer << "vcge.f32\td" << vd << ", d" << vm << ", #0";
};

op vcge_f32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcge_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcge_f32q.disasm = {
  buffer << "vcge.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcge_f32qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0100[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_f32qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcge_f32qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcge_f32qi0.disasm = {
  buffer << "vcge.f32\tq" << vd << ", q" << vm << ", #0";
};

op vcge_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcge_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcge_s8.disasm = {
  buffer << "vcge.s8\td" << vd << ", d" << vn << ", d" << vm;
};

op vcge_s8di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0000[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_s8di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcge_s8di0.disasm = {
  buffer << "vcge.s8\td" << vd << ", d" << vm << ", #0";
};

op vcge_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcge_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcge_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcge_s8q.disasm = {
  buffer << "vcge.s8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcge_s8qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0000[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_s8qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcge_s8qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcge_s8qi0.disasm = {
  buffer << "vcge.s8\tq" << vd << ", q" << vm << ", #0";
};

op vcge_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcge_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcge_s16d.disasm = {
  buffer << "vcge.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vcge_s16di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0000[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_s16di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcge_s16di0.disasm = {
  buffer << "vcge.s16\td" << vd << ", d" << vm << ", #0";
};

op vcge_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcge_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcge_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcge_s16q.disasm = {
  buffer << "vcge.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcge_s16qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0000[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_s16qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcge_s16qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcge_s16qi0.disasm = {
  buffer << "vcge.s16\tq" << vd << ", q" << vm << ", #0";
};

op vcge_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcge_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcge_s32d.disasm = {
  buffer << "vcge.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vcge_s32di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0000[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_s32di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcge_s32di0.disasm = {
  buffer << "vcge.s32\td" << vd << ", d" << vm << ", #0";
};

op vcge_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcge_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcge_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcge_s32q.disasm = {
  buffer << "vcge.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcge_s32qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0000[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcge_s32qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcge_s32qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcge_s32qi0.disasm = {
  buffer << "vcge.s32\tq" << vd << ", q" << vm << ", #0";
};

op vcge_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcge_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcge_u8d.disasm = {
  buffer << "vcge.u8\td" << vd << ", d" << vn << ", d" << vm;
};

op vcge_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcge_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcge_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcge_u8q.disasm = {
  buffer << "vcge.u8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcge_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcge_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcge_u16d.disasm = {
  buffer << "vcge.u16\td" << vd << ", d" << vn << ", d" << vm;
};

op vcge_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcge_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcge_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcge_u16q.disasm = {
  buffer << "vcge.u16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcge_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcge_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcge_u32d.disasm = {
  buffer << "vcge.u32\td" << vd << ", d" << vn << ", d" << vm;
};

op vcge_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcge_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcge_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcge_u32q.disasm = {
  buffer << "vcge.u32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcgt_f8di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0100[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_f8di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcgt_f8di0.disasm = {
  buffer << "vcgt.f8\td" << vd << ", d" << vm << ", #0";
};

op vcgt_f8qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0100[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_f8qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcgt_f8qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcgt_f8qi0.disasm = {
  buffer << "vcgt.f8\tq" << vd << ", q" << vm << ", #0";
};

op vcgt_f16di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0100[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_f16di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcgt_f16di0.disasm = {
  buffer << "vcgt.f16\td" << vd << ", d" << vm << ", #0";
};

op vcgt_f16qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0100[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_f16qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcgt_f16qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcgt_f16qi0.disasm = {
  buffer << "vcgt.f16\tq" << vd << ", q" << vm << ", #0";
};

op vcgt_f32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcgt_f32d.disasm = {
  buffer << "vcgt.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vcgt_f32di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0100[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_f32di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcgt_f32di0.disasm = {
  buffer << "vcgt.f32\td" << vd << ", d" << vm << ", #0";
};

op vcgt_f32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcgt_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcgt_f32q.disasm = {
  buffer << "vcgt.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcgt_f32qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0100[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_f32qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcgt_f32qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcgt_f32qi0.disasm = {
  buffer << "vcgt.f32\tq" << vd << ", q" << vm << ", #0";
};

op vcgt_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcgt_s8.disasm = {
  buffer << "vcgt.s8\td" << vd << ", d" << vn << ", d" << vm;
};

op vcgt_s8di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0000[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_s8di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcgt_s8di0.disasm = {
  buffer << "vcgt.s8\td" << vd << ", d" << vm << ", #0";
};

op vcgt_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcgt_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcgt_s8q.disasm = {
  buffer << "vcgt.s8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcgt_s8qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0000[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_s8qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcgt_s8qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcgt_s8qi0.disasm = {
  buffer << "vcgt.s8\tq" << vd << ", q" << vm << ", #0";
};

op vcgt_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcgt_s16d.disasm = {
  buffer << "vcgt.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vcgt_s16di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0000[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_s16di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcgt_s16di0.disasm = {
  buffer << "vcgt.s16\td" << vd << ", d" << vm << ", #0";
};

op vcgt_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcgt_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcgt_s16q.disasm = {
  buffer << "vcgt.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcgt_s16qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0000[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_s16qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcgt_s16qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcgt_s16qi0.disasm = {
  buffer << "vcgt.s16\tq" << vd << ", q" << vm << ", #0";
};

op vcgt_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcgt_s32d.disasm = {
  buffer << "vcgt.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vcgt_s32di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0000[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_s32di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcgt_s32di0.disasm = {
  buffer << "vcgt.s32\td" << vd << ", d" << vm << ", #0";
};

op vcgt_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcgt_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcgt_s32q.disasm = {
  buffer << "vcgt.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcgt_s32qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0000[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_s32qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcgt_s32qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcgt_s32qi0.disasm = {
  buffer << "vcgt.s32\tq" << vd << ", q" << vm << ", #0";
};

op vcgt_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcgt_u8d.disasm = {
  buffer << "vcgt.u8\td" << vd << ", d" << vn << ", d" << vm;
};

op vcgt_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcgt_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcgt_u8q.disasm = {
  buffer << "vcgt.u8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcgt_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcgt_u16d.disasm = {
  buffer << "vcgt.u16\td" << vd << ", d" << vn << ", d" << vm;
};

op vcgt_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcgt_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcgt_u16q.disasm = {
  buffer << "vcgt.u16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcgt_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vcgt_u32d.disasm = {
  buffer << "vcgt.u32\td" << vd << ", d" << vn << ", d" << vm;
};

op vcgt_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcgt_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vcgt_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vcgt_u32q.disasm = {
  buffer << "vcgt.u32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vcle_f8di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0101[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcle_f8di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcle_f8di0.disasm = {
  buffer << "vcle.f8\td" << vd << ", d" << vm << ", #0";
};

op vcle_f8qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0101[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcle_f8qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcle_f8qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcle_f8qi0.disasm = {
  buffer << "vcle.f8\tq" << vd << ", q" << vm << ", #0";
};

op vcle_f16di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0101[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcle_f16di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcle_f16di0.disasm = {
  buffer << "vcle.f16\td" << vd << ", d" << vm << ", #0";
};

op vcle_f16qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0101[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcle_f16qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcle_f16qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcle_f16qi0.disasm = {
  buffer << "vcle.f16\tq" << vd << ", q" << vm << ", #0";
};

op vcle_f32di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0101[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcle_f32di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcle_f32di0.disasm = {
  buffer << "vcle.f32\td" << vd << ", d" << vm << ", #0";
};

op vcle_f32qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0101[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcle_f32qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcle_f32qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcle_f32qi0.disasm = {
  buffer << "vcle.f32\tq" << vd << ", q" << vm << ", #0";
};

op vcle_s8di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0001[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcle_s8di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcle_s8di0.disasm = {
  buffer << "vcle.s8\td" << vd << ", d" << vm << ", #0";
};

op vcle_s8qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0001[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcle_s8qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcle_s8qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcle_s8qi0.disasm = {
  buffer << "vcle.s8\tq" << vd << ", q" << vm << ", #0";
};

op vcle_s16di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0001[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcle_s16di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcle_s16di0.disasm = {
  buffer << "vcle.s16\td" << vd << ", d" << vm << ", #0";
};

op vcle_s16qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0001[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcle_s16qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcle_s16qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcle_s16qi0.disasm = {
  buffer << "vcle.s16\tq" << vd << ", q" << vm << ", #0";
};

op vcle_s32di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0001[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcle_s32di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcle_s32di0.disasm = {
  buffer << "vcle.s32\td" << vd << ", d" << vm << ", #0";
};

op vcle_s32qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0001[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcle_s32qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcle_s32qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vcle_s32qi0.disasm = {
  buffer << "vcle.s32\tq" << vd << ", q" << vm << ", #0";
};

op vcls_s8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0100[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcls_s8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcls_s8d.disasm = {
  buffer << "vcls.s8\td" << vd << ", d" << vm;
};

op vcls_s8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0100[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcls_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcls_s8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vcls_s8q.disasm = {
  buffer << "vcls.s8\tq" << vd << ", q" << vm;
};

op vcls_s16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0100[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcls_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcls_s16d.disasm = {
  buffer << "vcls.s16\td" << vd << ", d" << vm;
};

op vcls_s16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0100[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcls_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcls_s16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vcls_s16q.disasm = {
  buffer << "vcls.s16\tq" << vd << ", q" << vm;
};

op vcls_s32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0100[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcls_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcls_s32d.disasm = {
  buffer << "vcls.s32\td" << vd << ", d" << vm;
};

op vcls_s32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0100[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcls_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcls_s32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vcls_s32q.disasm = {
  buffer << "vcls.s32\tq" << vd << ", q" << vm;
};

op vclt_f8di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0110[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclt_f8di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vclt_f8di0.disasm = {
  buffer << "vclt.f8\td" << vd << ", d" << vm << ", #0";
};

op vclt_f8qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0110[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclt_f8qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vclt_f8qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vclt_f8qi0.disasm = {
  buffer << "vclt.f8\tq" << vd << ", q" << vm << ", #0";
};

op vclt_f16di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0110[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclt_f16di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vclt_f16di0.disasm = {
  buffer << "vclt.f16\td" << vd << ", d" << vm << ", #0";
};

op vclt_f16qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0110[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclt_f16qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vclt_f16qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vclt_f16qi0.disasm = {
  buffer << "vclt.f16\tq" << vd << ", q" << vm << ", #0";
};

op vclt_f32di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0110[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclt_f32di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vclt_f32di0.disasm = {
  buffer << "vclt.f32\td" << vd << ", d" << vm << ", #0";
};

op vclt_f32qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0110[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclt_f32qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vclt_f32qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vclt_f32qi0.disasm = {
  buffer << "vclt.f32\tq" << vd << ", q" << vm << ", #0";
};

op vclt_s8di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclt_s8di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vclt_s8di0.disasm = {
  buffer << "vclt.s8\td" << vd << ", d" << vm << ", #0";
};

op vclt_s8qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclt_s8qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vclt_s8qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vclt_s8qi0.disasm = {
  buffer << "vclt.s8\tq" << vd << ", q" << vm << ", #0";
};

op vclt_s16di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclt_s16di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vclt_s16di0.disasm = {
  buffer << "vclt.s16\td" << vd << ", d" << vm << ", #0";
};

op vclt_s16qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclt_s16qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vclt_s16qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vclt_s16qi0.disasm = {
  buffer << "vclt.s16\tq" << vd << ", q" << vm << ", #0";
};

op vclt_s32di0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclt_s32di0.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vclt_s32di0.disasm = {
  buffer << "vclt.s32\td" << vd << ", d" << vm << ", #0";
};

op vclt_s32qi0( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclt_s32qi0.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vclt_s32qi0.var reject : {Reject} = {(vd0 | vm0) & 1};

vclt_s32qi0.disasm = {
  buffer << "vclt.s32\tq" << vd << ", q" << vm << ", #0";
};

op vclz_i8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0100[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclz_i8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vclz_i8d.disasm = {
  buffer << "vclz.i8\td" << vd << ", d" << vm;
};

op vclz_i8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0100[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclz_i8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vclz_i8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vclz_i8q.disasm = {
  buffer << "vclz.i8\tq" << vd << ", q" << vm;
};

op vclz_i16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0100[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclz_i16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vclz_i16d.disasm = {
  buffer << "vclz.i16\td" << vd << ", d" << vm;
};

op vclz_i16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0100[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclz_i16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vclz_i16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vclz_i16q.disasm = {
  buffer << "vclz.i16\tq" << vd << ", q" << vm;
};

op vclz_i32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0100[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclz_i32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vclz_i32d.disasm = {
  buffer << "vclz.i32\td" << vd << ", d" << vm;
};

op vclz_i32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0100[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vclz_i32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vclz_i32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vclz_i32q.disasm = {
  buffer << "vclz.i32\tq" << vd << ", q" << vm;
};

op vcnt_8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0101[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcnt_8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcnt_8d.disasm = {
  buffer << "vcnt.8\td" << vd << ", d" << vm;
};

op vcnt_8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0101[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcnt_8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcnt_8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vcnt_8q.disasm = {
  buffer << "vcnt.8\tq" << vd << ", q" << vm;
};

op vcvt_f16f32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0110[4]: vd0[4]: 0b0110[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcvt_f16f32d.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0};
vcvt_f16f32d.var reject : {Reject} = {vm0 & 1};

vcvt_f16f32d.disasm = {
  buffer << "vcvt.f16.f32\td" << vd << ", q" << vm;
};

op vcvt_f32_s32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0110[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcvt_f32_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcvt_f32_s32d.disasm = {
  buffer << "vcvt.f32.s32\td" << vd << ", d" << vm;
};

op vcvt_f32_s32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0110[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcvt_f32_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcvt_f32_s32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vcvt_f32_s32q.disasm = {
  buffer << "vcvt.f32.s32\tq" << vd << ", q" << vm;
};

op vcvt_f32f16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0110[4]: vd0[4]: 0b0111[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcvt_f32f16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcvt_f32f16d.var reject : {Reject} = {vd0 & 1};

vcvt_f32f16d.disasm = {
  buffer << "vcvt.f32.f16\tq" << vd << ", d" << vm;
};

/* VCVTB, VCVTT (Convert between halfword precision (Bottom or Top) and single precision) */

op vcvtb_f16f32( cond[4]: 0b1110[4]: 0b1[1]: vd0[1]: 0b11[2]: 0b0011[4]: shl<1> vd1[4]: 0b1010[4]: t[1]: 0b1[1]: vm0[1]: 0b0[1]: shl<1> vm1[4] );
vcvtb_f16f32.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcvtb_f16f32.disasm = {
  buffer << "vcvt" << (t?"t":"b") << DisasmCondition(cond) << ".f16.f32\ts" << vd << ", s" << vm;
};

op vcvtb_f32f16( cond[4]: 0b1110[4]: 0b1[1]: vd0[1]: 0b11[2]: 0b0010[4]: shl<1> vd1[4]: 0b1010[4]: t[1]: 0b1[1]: vm0[1]: 0b0[1]: shl<1> vm1[4] );
vcvtb_f32f16.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcvtb_f32f16.disasm = {
  buffer << "vcvt" << (t?"t":"b") << DisasmCondition(cond) << ".f32.f16\ts" << vd << ", s" << vm;
};

op vcvt_f32s32di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1110[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcvt_f32s32di.var imm : {int32_t} = {32-imm_}, vd : {uint32_t} = {vd1|vd0}, vm : {uint32_t} = {vm1|vm0};

vcvt_f32s32di.disasm = {
  buffer << "vcvt.f32.s32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vcvt_f32s32qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1110[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcvt_f32s32qi.var imm : {int32_t} = {32-imm_}, vd : {uint32_t} = {(vd1|vd0)>>1}, vm : {uint32_t} = {(vm1|vm0)>>1};
vcvt_f32s32qi.var reject : {Reject} = {(vd0 | vm0) & 1};

vcvt_f32s32qi.disasm = {
  buffer << "vcvt.f32.s32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vcvt_f32u32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0110[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcvt_f32u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcvt_f32u32d.disasm = {
  buffer << "vcvt.f32.u32\td" << vd << ", d" << vm;
};

op vcvt_f32u32di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1110[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcvt_f32u32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};

vcvt_f32u32di.disasm = {
  buffer << "vcvt.f32.u32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vcvt_f32u32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0110[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcvt_f32u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcvt_f32u32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vcvt_f32u32q.disasm = {
  buffer << "vcvt.f32.u32\tq" << vd << ", q" << vm;
};

op vcvt_f32u32qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1110[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcvt_f32u32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {32-imm_};
vcvt_f32u32qi.var reject : {Reject} = {(vd0 | vm0) & 1};

vcvt_f32u32qi.disasm = {
  buffer << "vcvt.f32.u32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vcvt_s32_f32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0111[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcvt_s32_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcvt_s32_f32d.disasm = {
  buffer << "vcvt.s32.f32\td" << vd << ", d" << vm;
};

op vcvt_s32_f32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0111[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcvt_s32_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcvt_s32_f32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vcvt_s32_f32q.disasm = {
  buffer << "vcvt.s32.f32\tq" << vd << ", q" << vm;
};

op vcvt_s32f32di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1111[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcvt_s32f32di.var imm : {int32_t} = {32-imm_}, vd : {uint32_t} = {vd1|vd0}, vm : {uint32_t} = {vm1|vm0};

vcvt_s32f32di.disasm = {
  buffer << "vcvt.s32.f32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vcvt_s32f32qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1111[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcvt_s32f32qi.var imm : {int32_t} = {32-imm_}, vd : {uint32_t} = {(vd1|vd0)>>1}, vm : {uint32_t} = {(vm1|vm0)>>1};
vcvt_s32f32qi.var reject : {Reject} = {(vd0 | vm0) & 1};

vcvt_s32f32qi.disasm = {
  buffer << "vcvt.s32.f32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vcvt_u32f32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0111[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcvt_u32f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vcvt_u32f32d.disasm = {
  buffer << "vcvt.u32.f32\td" << vd << ", d" << vm;
};

op vcvt_u32f32di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1111[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcvt_u32f32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};

vcvt_u32f32di.disasm = {
  buffer << "vcvt.u32.f32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vcvt_u32f32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0111[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vcvt_u32f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vcvt_u32f32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vcvt_u32f32q.disasm = {
  buffer << "vcvt.u32.f32\tq" << vd << ", q" << vm;
};

op vcvt_u32f32qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1111[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vcvt_u32f32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {32-imm_};
vcvt_u32f32qi.var reject : {Reject} = {(vd0 | vm0) & 1};

vcvt_u32f32qi.disasm = {
  buffer << "vcvt.u32.f32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vdup_8dp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: part[3]: 0b1[1]: vd0[4]: 0b1100[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vdup_8dp.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vdup_8dp.disasm = {
  buffer << "vdup.8\td" << vd << ", d" << vm << "[" << part << "]";
};

op vdup_8qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: part[3]: 0b1[1]: vd0[4]: 0b1100[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vdup_8qdp.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1};
vdup_8qdp.var reject : {Reject} = {vd0 & 1};

vdup_8qdp.disasm = {
  buffer << "vdup.8\tq" << vd << ", d" << vm << "[" << part << "]";
};

op vdup_16dp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: part[2]: 0b10[2]: vd0[4]: 0b1100[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vdup_16dp.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vdup_16dp.disasm = {
  buffer << "vdup.16\td" << vd << ", d" << vm << "[" << part << "]";
};

op vdup_16qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: part[2]: 0b10[2]: vd0[4]: 0b1100[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vdup_16qdp.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1};
vdup_16qdp.var reject : {Reject} = {vd0 & 1};

vdup_16qdp.disasm = {
  buffer << "vdup.16\tq" << vd << ", d" << vm << "[" << part << "]";
};

op vdup_32dp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: part[1]: 0b100[3]: vd0[4]: 0b1100[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vdup_32dp.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vdup_32dp.disasm = {
  buffer << "vdup.32\td" << vd << ", d" << vm << "[" << part << "]";
};

op vdup_32qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: part[1]: 0b100[3]: vd0[4]: 0b1100[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vdup_32qdp.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1};
vdup_32qdp.var reject : {Reject} = {vd0 & 1};

vdup_32qdp.disasm = {
  buffer << "vdup.32\tq" << vd << ", d" << vm << "[" << part << "]";
};

op vdup8_dr( cond[4]: 0b1110[4]: 0b1100[4]: vd0[4]: r0[4]: 0b1011[4]: shl<4> vd1[1]: 0b001[3]: ?[4] );
vdup8_dr.var vd : {uint32_t} = {vd1|vd0};

vdup8_dr.disasm = {
  buffer << "vdup" << DisasmCondition(cond) << ".8\td" << vd << ", " << DisasmRegister(r0);
};

op vdup16_dr( cond[4]: 0b1110[4]: 0b1000[4]: vd0[4]: r0[4]: 0b1011[4]: shl<4> vd1[1]: 0b011[3]: ?[4] );
vdup16_dr.var vd : {uint32_t} = {vd1|vd0};

vdup16_dr.disasm = {
  buffer << "vdup" << DisasmCondition(cond) << ".16\td" << vd << ", " << DisasmRegister(r0);
};

op vdup32_dr( cond[4]: 0b1110[4]: 0b1000[4]: vd0[4]: r0[4]: 0b1011[4]: shl<4> vd1[1]: 0b001[3]: ?[4] );
vdup32_dr.var vd : {uint32_t} = {vd1|vd0};

vdup32_dr.disasm = {
  buffer << "vdup" << DisasmCondition(cond) << ".32\td" << vd << ", " << DisasmRegister(r0);
};

op vdup8_qr( cond[4]: 0b1110[4]: 0b1110[4]: vd0[4]: r0[4]: 0b1011[4]: shl<4> vd1[1]: 0b001[3]: ?[4] );
vdup8_qr.var vd : {uint32_t} = {(vd1|vd0)>>1};
vdup8_qr.var reject : {Reject} = {vd0 & 1};

vdup8_qr.disasm = {
  buffer << "vdup" << DisasmCondition(cond) << ".8\tq" << vd << ", " << DisasmRegister(r0);
};

op vdup16_qr( cond[4]: 0b1110[4]: 0b1010[4]: vd0[4]: r0[4]: 0b1011[4]: shl<4> vd1[1]: 0b011[3]: ?[4] );
vdup16_qr.var vd : {uint32_t} = {(vd1|vd0)>>1};
vdup16_qr.var reject : {Reject} = {vd0 & 1};

vdup16_qr.disasm = {
  buffer << "vdup" << DisasmCondition(cond) << ".16\tq" << vd << ", " << DisasmRegister(r0);
};

op vdup32_qr( cond[4]: 0b1110[4]: 0b1010[4]: vd0[4]: r0[4]: 0b1011[4]: shl<4> vd1[1]: 0b001[3]: ?[4] );
vdup32_qr.var vd : {uint32_t} = {(vd1|vd0)>>1};
vdup32_qr.var reject : {Reject} = {vd0 & 1};

vdup32_qr.disasm = {
  buffer << "vdup" << DisasmCondition(cond) << ".32\tq" << vd << ", " << DisasmRegister(r0);
};

op veor_d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
veor_d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

veor_d.disasm = {
  buffer << "veor\td" << vd << ", d" << vn << ", d" << vm;
};

op veor_q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
veor_q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
veor_q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

veor_q.disasm = {
  buffer << "veor\tq" << vd << ", q" << vn << ", q" << vm;
};

op vext_8di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0[1]: imm[3]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vext_8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vext_8di.disasm = {
  buffer << "vext.8\td" << vd << ", d" << vn << ", d" << vm << ", " << DisasmI(imm);
};

op vext_8qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: imm[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vext_8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vext_8qi.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vext_8qi.disasm = {
  buffer << "vext.8\tq" << vd << ", q" << vn << ", q" << vm << ", " << DisasmI(imm);
};

op vfma_f32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vfma_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vfma_f32d.disasm = {
  buffer << "vfma.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vfma_f32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vfma_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vfma_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vfma_f32q.disasm = {
  buffer << "vfma.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vfms_f32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vfms_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vfms_f32d.disasm = {
  buffer << "vfms.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vfms_f32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vfms_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vfms_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vfms_f32q.disasm = {
  buffer << "vfms.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vhadd_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhadd_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vhadd_s8.disasm = {
  buffer << "vhadd.s8\td" << vd << ", d" << vn << ", d" << vm;
};

op vhadd_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhadd_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vhadd_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vhadd_s8q.disasm = {
  buffer << "vhadd.s8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vhadd_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhadd_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vhadd_s16d.disasm = {
  buffer << "vhadd.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vhadd_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhadd_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vhadd_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vhadd_s16q.disasm = {
  buffer << "vhadd.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vhadd_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhadd_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vhadd_s32d.disasm = {
  buffer << "vhadd.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vhadd_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhadd_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vhadd_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vhadd_s32q.disasm = {
  buffer << "vhadd.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vhadd_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhadd_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vhadd_u8d.disasm = {
  buffer << "vhadd.u8\td" << vd << ", d" << vn << ", d" << vm;
};

op vhadd_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhadd_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vhadd_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vhadd_u8q.disasm = {
  buffer << "vhadd.u8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vhadd_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhadd_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vhadd_u16d.disasm = {
  buffer << "vhadd.u16\td" << vd << ", d" << vn << ", d" << vm;
};

op vhadd_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhadd_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vhadd_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vhadd_u16q.disasm = {
  buffer << "vhadd.u16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vhadd_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhadd_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vhadd_u32d.disasm = {
  buffer << "vhadd.u32\td" << vd << ", d" << vn << ", d" << vm;
};

op vhadd_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhadd_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vhadd_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vhadd_u32q.disasm = {
  buffer << "vhadd.u32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vhsub_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhsub_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vhsub_s8.disasm = {
  buffer << "vhsub.s8\td" << vd << ", d" << vn << ", d" << vm;
};

op vhsub_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhsub_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vhsub_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vhsub_s8q.disasm = {
  buffer << "vhsub.s8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vhsub_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhsub_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vhsub_s16d.disasm = {
  buffer << "vhsub.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vhsub_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhsub_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vhsub_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vhsub_s16q.disasm = {
  buffer << "vhsub.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vhsub_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhsub_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vhsub_s32d.disasm = {
  buffer << "vhsub.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vhsub_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhsub_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vhsub_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vhsub_s32q.disasm = {
  buffer << "vhsub.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vhsub_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhsub_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vhsub_u8d.disasm = {
  buffer << "vhsub.u8\td" << vd << ", d" << vn << ", d" << vm;
};

op vhsub_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhsub_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vhsub_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vhsub_u8q.disasm = {
  buffer << "vhsub.u8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vhsub_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhsub_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vhsub_u16d.disasm = {
  buffer << "vhsub.u16\td" << vd << ", d" << vn << ", d" << vm;
};

op vhsub_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhsub_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vhsub_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vhsub_u16q.disasm = {
  buffer << "vhsub.u16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vhsub_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhsub_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vhsub_u32d.disasm = {
  buffer << "vhsub.u32\td" << vd << ", d" << vn << ", d" << vm;
};

op vhsub_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vhsub_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vhsub_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vhsub_u32q.disasm = {
  buffer << "vhsub.u32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vld1_8( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b001000[6]: len[2]: ra[4] );
vld1_8.var vm : {uint32_t} = {vm1|vm0};

vld1_8.disasm = {
  buffer << "vld1.8\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_16( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b001001[6]: len[2]: ra[4] );
vld1_16.var vm : {uint32_t} = {vm1|vm0};

vld1_16.disasm = {
  buffer << "vld1.16\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_32( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b001010[6]: len[2]: ra[4] );
vld1_32.var vm : {uint32_t} = {vm1|vm0};

vld1_32.disasm = {
  buffer << "vld1.32\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_64( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b001011[6]: len[2]: ra[4] );
vld1_64.var vm : {uint32_t} = {vm1|vm0};

vld1_64.disasm = {
  buffer << "vld1.64\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_bep( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b1100[4]: w[2]: 0b0[1]: aln[1]: ra[4] );
vld1_bep.var vm : {uint32_t} = {vm1|vm0}, width : {uint32_t} = {8<<w};

vld1_bep.disasm = {
  if (width != 64)     buffer << "vld1." << width << "\t";
  else                 buffer << "vld1.<illegal width 64>\t";
  buffer << "{d" << vm << "[]}, ";
  if (not aln)         buffer << "[" << DisasmRegister(rb) << "]";
  else if (width != 8) buffer << "[" << DisasmRegister(rb) << " :" << width << "]";
  else                 buffer << "[" << DisasmRegister(rb) << " :<bad align 8>]";
  if      (ra == 13)   buffer << "!";
  else if (ra != 15)   buffer << ", " << DisasmRegister(ra);
};

op vld1_bep2( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b1100[4]: w[2]: 0b1[1]: aln[1]: ra[4] );
vld1_bep2.var vm : {uint32_t} = {vm1|vm0}, width : {uint32_t} = {8<<w};

vld1_bep2.disasm = {
  if (width != 64)     buffer << "vld1." << width << "\t";
  else                 buffer << "vld1.<illegal width 64>\t";
  buffer << "{d" << vm << "[]-d" << (vm+1) << "[]}, ";
  if (not aln)         buffer << "[" << DisasmRegister(rb) << "]";
  else if (width != 8) buffer << "[" << DisasmRegister(rb) << " :" << width << "]";
  else                 buffer << "[" << DisasmRegister(rb) << " :<bad align 8>]";
  if      (ra == 13)   buffer << "!";
  else if (ra != 15)   buffer << ", " << DisasmRegister(ra);
};

op vld1_8_s2t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b011100[6]: len[2]: ra[4] );
vld1_8_s2t.var vm : {uint32_t} = {vm1|vm0};

vld1_8_s2t.disasm = {
  buffer << "vld1.8\t{d" << vm << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_8bp( 0b1111[4]: 0b0100[4]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b00[2]: 0b00[2]: part[3]: x[1]: ra[4] );
vld1_8bp.var vm : {uint32_t} = {vm1|vm0};
vld1_8bp.var reject : {Reject} = {x};

vld1_8bp.disasm = {
  buffer << "vld1.8\t{d" << vm << "[" << part << "]}, [" << DisasmRegister(rb) << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_8d( 0b11110100[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: rn[4]: vd0[4]: 0b101000[6]: len[2]: rm[4] );
vld1_8d.var vd : {uint32_t} = {vd1|vd0};

vld1_8d.disasm = {
  buffer << "vld1.8\t{d" << vd << "-d" << (vd+1) << "}, [" << DisasmRegister(rn);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (rm == 13) buffer << "!";
  else if (rm != 15) buffer << ", " << DisasmRegister(rm);
};

vld1_8d.execute = {
  typedef typename ARCH::U8 U8;
  typedef typename ARCH::U32 U32;
  
  U32 addr = cpu.GetGPR( rn );
  if (rm != 15)
    cpu.SetGPR( rn, addr + (rm == 13 ? U32(16) : cpu.GetGPR(rm)) );

  for (unsigned dd = 0; dd < 2; ++dd)
    for (unsigned idx = 0; idx < 8; ++idx)
      cpu.SetVDE( vd + dd, idx, U8(cpu.MemRead8( addr + U32( dd*8+idx ) )) );
};                      

op vld1_8t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b011000[6]: len[2]: ra[4] );
vld1_8t.var vm : {uint32_t} = {vm1|vm0};

vld1_8t.disasm = {
  buffer << "vld1.8\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_16_s2t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b011101[6]: len[2]: ra[4] );
vld1_16_s2t.var vm : {uint32_t} = {vm1|vm0};

vld1_16_s2t.disasm = {
  buffer << "vld1.16\t{d" << vm << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_16bp( 0b1111[4]: 0b0100[4]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b01[2]: 0b00[2]: part[2]: y[1]: x[1]: ra[4] );
vld1_16bp.var vm : {uint32_t} = {vm1|vm0};
vld1_16bp.var reject : {Reject} = {y};

vld1_16bp.disasm = {
  buffer << "vld1.16\t{d" << vm << "[" << part << "]}, [" << DisasmRegister(rb) << (x?" :16":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_16d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b101001[6]: len[2]: ra[4] );
vld1_16d.var vm : {uint32_t} = {vm1|vm0};

vld1_16d.disasm = {
  buffer << "vld1.16\t{d" << vm << "-d" << (vm+1) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_16t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b011001[6]: len[2]: ra[4] );
vld1_16t.var vm : {uint32_t} = {vm1|vm0};

vld1_16t.disasm = {
  buffer << "vld1.16\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_32_s2t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b011110[6]: len[2]: ra[4] );
vld1_32_s2t.var vm : {uint32_t} = {vm1|vm0};

vld1_32_s2t.disasm = {
  buffer << "vld1.32\t{d" << vm << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_32bp( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b1000[4]: part[1]: len[3]: ra[4] );
vld1_32bp.var vm : {uint32_t} = {vm1|vm0};
vld1_32bp.var reject : {Reject} = {(len != 0) and (len != 3)};

vld1_32bp.disasm = {
  buffer << "vld1.32\t{d" << vm << "[" << part << "]}, [" << DisasmRegister(rb) << (len?" :32":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_32d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b101010[6]: len[2]: ra[4] );
vld1_32d.var vm : {uint32_t} = {vm1|vm0};

vld1_32d.disasm = {
  buffer << "vld1.32\t{d" << vm << "-d" << (vm+1) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_32t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b011010[6]: len[2]: ra[4] );
vld1_32t.var vm : {uint32_t} = {vm1|vm0};

vld1_32t.disasm = {
  buffer << "vld1.32\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_64_s2t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b011111[6]: len[2]: ra[4] );
vld1_64_s2t.var vm : {uint32_t} = {vm1|vm0};

vld1_64_s2t.disasm = {
  buffer << "vld1.64\t{d" << vm << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_64d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b101011[6]: len[2]: ra[4] );
vld1_64d.var vm : {uint32_t} = {vm1|vm0};

vld1_64d.disasm = {
  buffer << "vld1.64\t{d" << vm << "-d" << (vm+1) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld1_64t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b011011[6]: len[2]: ra[4] );
vld1_64t.var vm : {uint32_t} = {vm1|vm0};

vld1_64t.disasm = {
  buffer << "vld1.64\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld2_8( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b001100[6]: len[2]: ra[4] );
vld2_8.var vm : {uint32_t} = {vm1|vm0};

vld2_8.disasm = {
  buffer << "vld2.8\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld2_16( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b001101[6]: len[2]: ra[4] );
vld2_16.var vm : {uint32_t} = {vm1|vm0};

vld2_16.disasm = {
  buffer << "vld2.16\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld2_32( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b001110[6]: len[2]: ra[4] );
vld2_32.var vm : {uint32_t} = {vm1|vm0};

vld2_32.disasm = {
  buffer << "vld2.32\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld2_bep( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b1101[4]: w[2]: 0b0[1]: aln[1]: ra[4] );
vld2_bep.var vm : {uint32_t} = {vm1|vm0}, width : {uint32_t} = {8<<w};

vld2_bep.disasm = {
  if (width != 64)     buffer << "vld2." << width << "\t";
  else                 buffer << "vld2.<illegal width 64>\t";
  buffer << "{d" << vm << "[]-d" << (vm+1) << "[]}, ";
  if (not aln)         buffer << "[" << DisasmRegister(rb) << "]";
  else                 buffer << "[" << DisasmRegister(rb) << " :" << (width * 2) << "]";
  if      (ra == 13)   buffer << "!";
  else if (ra != 15)   buffer << ", " << DisasmRegister(ra);
};

op vld2_bep2( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b1101[4]: w[2]: 0b1[1]: aln[1]: ra[4] );
vld2_bep2.var vm : {uint32_t} = {vm1|vm0}, width : {uint32_t} = {8<<w};

vld2_bep2.disasm = {
  if (width != 64)     buffer << "vld2." << width << "\t";
  else                 buffer << "vld2.<illegal width 64>\t";
  buffer << "{d" << vm << "[],d" << (vm+2) << "[]}, ";
  if (not aln)         buffer << "[" << DisasmRegister(rb) << "]";
  else                 buffer << "[" << DisasmRegister(rb) << " :" << (width * 2) << "]";
  if      (ra == 13)   buffer << "!";
  else if (ra != 15)   buffer << ", " << DisasmRegister(ra);
};

op vld2_8_s2d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b100100[6]: len[2]: ra[4] );
vld2_8_s2d.var vm : {uint32_t} = {vm1|vm0};

vld2_8_s2d.disasm = {
  buffer << "vld2.8\t{d" << vm << ",d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld2_8bp( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b0001[4]: part[3]: x[1]: ra[4] );
vld2_8bp.var vm : {uint32_t} = {vm1|vm0};

vld2_8bp.disasm = {
  buffer << "vld2.8\t";
  buffer << "{d" << vm << "[" << part << "],d" << (vm+1) << "[" << part << "]}, [" << DisasmRegister(rb) << (x?" :16":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld2_8d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b100000[6]: len[2]: ra[4] );
vld2_8d.var vm : {uint32_t} = {vm1|vm0};

vld2_8d.disasm = {
  buffer << "vld2.8\t{d" << vm << "-d" << (vm+1) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld2_16_s2d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b100101[6]: len[2]: ra[4] );
vld2_16_s2d.var vm : {uint32_t} = {vm1|vm0};

vld2_16_s2d.disasm = {
  buffer << "vld2.16\t{d" << vm << ",d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld2_16bp( 0b1111[4]: 0b0100[4]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b01[2]: 0b01[2]: part[2]: y[1]: x[1]: ra[4] );
vld2_16bp.var vm : {uint32_t} = {vm1|vm0};

vld2_16bp.disasm = {
  buffer << "vld2.16\t";
  buffer << "{d" << vm << "[" << part << "],d" << (vm+1+y) << "[" << part << "]}, [" << DisasmRegister(rb) << (x?" :32":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld2_16d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b100001[6]: len[2]: ra[4] );
vld2_16d.var vm : {uint32_t} = {vm1|vm0};

vld2_16d.disasm = {
  buffer << "vld2.16\t{d" << vm << "-d" << (vm+1) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld2_32_s2d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b100110[6]: len[2]: ra[4] );
vld2_32_s2d.var vm : {uint32_t} = {vm1|vm0};

vld2_32_s2d.disasm = {
  buffer << "vld2.32\t{d" << vm << ",d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld2_32bp( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b1001[4]: part[1]: z[1]: y[1]: x[1]: ra[4] );
vld2_32bp.var vm : {uint32_t} = {vm1|vm0};
vld2_32bp.var reject : {Reject} = {y};

vld2_32bp.disasm = {
  buffer << "vld2.32\t";
  buffer << "{d" << vm << "[" << part << "],d" << (vm+1+z) << "[" << part << "]}, [" << DisasmRegister(rb) << (x?" :64":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld2_32d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b100010[6]: len[2]: ra[4] );
vld2_32d.var vm : {uint32_t} = {vm1|vm0};

vld2_32d.disasm = {
  buffer << "vld2.32\t{d" << vm << "-d" << (vm+1) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld3_8( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b010000[6]: len[2]: ra[4] );
vld3_8.var vm : {uint32_t} = {vm1|vm0};

vld3_8.disasm = {
  buffer << "vld3.8\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld3_16( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b010001[6]: len[2]: ra[4] );
vld3_16.var vm : {uint32_t} = {vm1|vm0};

vld3_16.disasm = {
  buffer << "vld3.16\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld3_32( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b010010[6]: len[2]: ra[4] );
vld3_32.var vm : {uint32_t} = {vm1|vm0};

vld3_32.disasm = {
  buffer << "vld3.32\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld3_bep( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b1110[4]: w[2]: 0b0[1]: aln[1]: ra[4] );
vld3_bep.var vm : {uint32_t} = {vm1|vm0}, width : {uint32_t} = {8<<w};

vld3_bep.disasm = {
  if (width != 64)     buffer << "vld3." << width << "\t";
  else                 buffer << "vld3.<illegal width 64>\t";
  buffer << "{d" << vm << "[]-d" << (vm+2) << "[]}, ";
  if (not aln)         buffer << "[" << DisasmRegister(rb) << "]";
  else                 buffer << "[" << DisasmRegister(rb) << " :<bad align " << (width * 3) << ">]";
  if      (ra == 13)   buffer << "!";
  else if (ra != 15)   buffer << ", " << DisasmRegister(ra);
};

op vld3_bep2( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b1110[4]: w[2]: 0b1[1]: aln[1]: ra[4] );
vld3_bep2.var vm : {uint32_t} = {vm1|vm0}, width : {uint32_t} = {8<<w};

vld3_bep2.disasm = {
  if (width != 64)     buffer << "vld3." << width << "\t";
  else                 buffer << "vld3.<illegal width 64>\t";
  buffer << "{d" << vm << "[],d" << (vm+2) << "[],d" << (vm+4) << "[]}, ";
  if (not aln)         buffer << "[" << DisasmRegister(rb) << "]";
  else                 buffer << "[" << DisasmRegister(rb) << " :<bad align " << (width * 3) << ">]";
  if      (ra == 13)   buffer << "!";
  else if (ra != 15)   buffer << ", " << DisasmRegister(ra);
};

op vld3_8_s2( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b010100[6]: len[2]: ra[4] );
vld3_8_s2.var vm : {uint32_t} = {vm1|vm0};

vld3_8_s2.disasm = {
  buffer << "vld3.8\t{d" << vm << ",d" << (vm+2) << ",d" << (vm+4) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld3_8bp( 0b1111[4]: 0b0100[4]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b00[2]: 0b10[2]: part[3]: x[1]: ra[4] );
vld3_8bp.var vm : {uint32_t} = {vm1|vm0};
vld3_8bp.var reject : {Reject} = {x};

vld3_8bp.disasm = {
  buffer << "vld3.8\t{d" << vm << "[" << part << "],d" << (vm+1) << "[" << part << "],d" << (vm+2) << "[" << part << "]}, [" << DisasmRegister(rb) << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld3_16_s2( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b010101[6]: len[2]: ra[4] );
vld3_16_s2.var vm : {uint32_t} = {vm1|vm0};

vld3_16_s2.disasm = {
  buffer << "vld3.16\t{d" << vm << ",d" << (vm+2) << ",d" << (vm+4) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld3_16bp( 0b1111[4]: 0b0100[4]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b01[2]: 0b10[2]: part[2]: y[1]: x[1]: ra[4] );
vld3_16bp.var vm : {uint32_t} = {vm1|vm0};
vld3_16bp.var reject : {Reject} = {x};

vld3_16bp.disasm = {
  buffer << "vld3.16\t{d" << vm << "[" << part << "],d" << (vm+(1+y)) << "[" << part << "],d" << (vm+2*(1+y)) << "[" << part << "]}, [" << DisasmRegister(rb) << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld3_32_s2( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b010110[6]: len[2]: ra[4] );
vld3_32_s2.var vm : {uint32_t} = {vm1|vm0};

vld3_32_s2.disasm = {
  buffer << "vld3.32\t{d" << vm << ",d" << (vm+2) << ",d" << (vm+4) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld3_32bp( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b1010[4]: part[1]: y[1]: x[2]: ra[4] );
vld3_32bp.var vm : {uint32_t} = {vm1|vm0};
vld3_32bp.var reject : {Reject} = {x};

vld3_32bp.disasm = {
  buffer << "vld3.32\t";
  buffer << "{d" << vm << "[" << part << "],d" << (vm+(1+y)) << "[" << part << "],d" << (vm+2*(1+y)) << "[" << part << "]}, [" << DisasmRegister(rb) << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld4_8( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b000000[6]: len[2]: ra[4] );
vld4_8.var vm : {uint32_t} = {vm1|vm0};

vld4_8.disasm = {
  buffer << "vld4.8\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld4_16( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b000001[6]: len[2]: ra[4] );
vld4_16.var vm : {uint32_t} = {vm1|vm0};

vld4_16.disasm = {
  buffer << "vld4.16\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld4_32( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b000010[6]: len[2]: ra[4] );
vld4_32.var vm : {uint32_t} = {vm1|vm0};

vld4_32.disasm = {
  buffer << "vld4.32\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld4_bep( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b1111[4]: w[2]: 0b0[1]: aln[1]: ra[4] );
vld4_bep.var vm : {uint32_t} = {vm1|vm0}, width : {uint32_t} = {8<<w};

vld4_bep.disasm = {
  if (width != 64)     buffer << "vld4." << width << "\t";
  else                 buffer << "vld4.32\t";
  buffer << "{d" << vm << "[]-d" << (vm+3) << "[]}, ";
  if (not aln)         buffer << "[" << DisasmRegister(rb) << "]";
  else if (width < 32) buffer << "[" << DisasmRegister(rb) << " :" << (width * 4) << "]";
  else                 buffer << "[" << DisasmRegister(rb) << " :" << (width * 2) << "]";
  if      (ra == 13)   buffer << "!";
  else if (ra != 15)   buffer << ", " << DisasmRegister(ra);
};

op vld4_bep2( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b1111[4]: w[2]: 0b1[1]: aln[1]: ra[4] );
vld4_bep2.var vm : {uint32_t} = {vm1|vm0}, width : {uint32_t} = {8<<w};

vld4_bep2.disasm = {
  if (width != 64)     buffer << "vld4." << width << "\t";
  else                 buffer << "vld4.32\t";
  buffer << "{d" << vm << "[],d" << (vm+2) << "[],d" << (vm+4) << "[],d" << (vm+6) << "[]}, ";
  if (not aln)         buffer << "[" << DisasmRegister(rb) << "]";
  else if (width < 32) buffer << "[" << DisasmRegister(rb) << " :" << (width * 4) << "]";
  else                 buffer << "[" << DisasmRegister(rb) << " :" << (width * 2) << "]";
  if      (ra == 13)   buffer << "!";
  else if (ra != 15)   buffer << ", " << DisasmRegister(ra);
};


op vld4_8_s2( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b000100[6]: len[2]: ra[4] );
vld4_8_s2.var vm : {uint32_t} = {vm1|vm0};

vld4_8_s2.disasm = {
  buffer << "vld4.8\t{d" << vm << ",d" << (vm+2) << ",d" << (vm+4) << ",d" << (vm+6) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld4_8bp( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b0011[4]: part[3]: x[1]: ra[4] );
vld4_8bp.var vm : {uint32_t} = {vm1|vm0};

vld4_8bp.disasm = {
  buffer << "vld4.8\t";
  buffer << "{d" << vm << "[" << part << "],d" << (vm+1) << "[" << part << "],d" << (vm+2) << "[" << part << "],d" << (vm+3) << "[" << part << "]}, [" << DisasmRegister(rb) << (x?" :32":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld4_16_s2( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b000101[6]: len[2]: ra[4] );
vld4_16_s2.var vm : {uint32_t} = {vm1|vm0};

vld4_16_s2.disasm = {
  buffer << "vld4.16\t{d" << vm << ",d" << (vm+2) << ",d" << (vm+4) << ",d" << (vm+6) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld4_16bp( 0b1111[4]: 0b0100[4]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b01[2]: 0b11[2]: part[2]: y[1]: x[1]: ra[4] );
vld4_16bp.var vm : {uint32_t} = {vm1|vm0};

vld4_16bp.disasm = {
  buffer << "vld4.16\t";
  buffer << "{d" << vm << "[" << part << "],d" << (vm+(1+y)) << "[" << part << "],d" << (vm+2*(1+y)) << "[" << part << "],d" << (vm+3*(1+y)) << "[" << part << "]}, [" << DisasmRegister(rb) << (x?" :64":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld4_32_s2( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b000110[6]: len[2]: ra[4] );
vld4_32_s2.var vm : {uint32_t} = {vm1|vm0};

vld4_32_s2.disasm = {
  buffer << "vld4.32\t{d" << vm << ",d" << (vm+2) << ",d" << (vm+4) << ",d" << (vm+6) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vld4_32bp( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b10[2]: rb[4]: vm0[4]: 0b1011[4]: part[1]: y[1]: x[2]: ra[4] );
vld4_32bp.var vm : {uint32_t} = {vm1|vm0};
vld4_32bp.var reject : {Reject} = {x == 3};

vld4_32bp.disasm = {
  buffer << "vld4.32\t";
  buffer << "{d" << vm << "[" << part << "],d" << (vm+(1+y)) << "[" << part << "],d" << (vm+2*(1+y)) << "[" << part << "],d" << (vm+3*(1+y)) << "[" << part << "]}, [" << DisasmRegister(rb) << ((x==0)?"":(x==1)?" :64":" :128") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vmax_f32( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_f32.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmax_f32.disasm = {
  buffer << "vmax.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vmax_f32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmax_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmax_f32q.disasm = {
  buffer << "vmax.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmax_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmax_s8.disasm = {
  buffer << "vmax.s8\td" << vd << ", d" << vn << ", d" << vm;
};

op vmax_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmax_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmax_s8q.disasm = {
  buffer << "vmax.s8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmax_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmax_s16d.disasm = {
  buffer << "vmax.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vmax_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmax_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmax_s16q.disasm = {
  buffer << "vmax.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmax_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmax_s32d.disasm = {
  buffer << "vmax.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vmax_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmax_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmax_s32q.disasm = {
  buffer << "vmax.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmax_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmax_u8d.disasm = {
  buffer << "vmax.u8\td" << vd << ", d" << vn << ", d" << vm;
};

op vmax_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmax_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmax_u8q.disasm = {
  buffer << "vmax.u8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmax_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmax_u16d.disasm = {
  buffer << "vmax.u16\td" << vd << ", d" << vn << ", d" << vm;
};

op vmax_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmax_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmax_u16q.disasm = {
  buffer << "vmax.u16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmax_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmax_u32d.disasm = {
  buffer << "vmax.u32\td" << vd << ", d" << vn << ", d" << vm;
};

op vmax_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmax_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmax_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmax_u32q.disasm = {
  buffer << "vmax.u32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmin_f32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmin_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmin_f32d.disasm = {
  buffer << "vmin.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vmin_f32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmin_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmin_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmin_f32q.disasm = {
  buffer << "vmin.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmin_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmin_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmin_s8.disasm = {
  buffer << "vmin.s8\td" << vd << ", d" << vn << ", d" << vm;
};

op vmin_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmin_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmin_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmin_s8q.disasm = {
  buffer << "vmin.s8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmin_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmin_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmin_s16d.disasm = {
  buffer << "vmin.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vmin_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmin_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmin_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmin_s16q.disasm = {
  buffer << "vmin.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmin_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmin_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmin_s32d.disasm = {
  buffer << "vmin.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vmin_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmin_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmin_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmin_s32q.disasm = {
  buffer << "vmin.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmin_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmin_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmin_u8d.disasm = {
  buffer << "vmin.u8\td" << vd << ", d" << vn << ", d" << vm;
};

op vmin_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmin_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmin_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmin_u8q.disasm = {
  buffer << "vmin.u8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmin_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmin_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmin_u16d.disasm = {
  buffer << "vmin.u16\td" << vd << ", d" << vn << ", d" << vm;
};

op vmin_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmin_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmin_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmin_u16q.disasm = {
  buffer << "vmin.u16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmin_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmin_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmin_u32d.disasm = {
  buffer << "vmin.u32\td" << vd << ", d" << vn << ", d" << vm;
};

op vmin_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmin_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmin_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmin_u32q.disasm = {
  buffer << "vmin.u32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmla_f32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmla_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmla_f32d.disasm = {
  buffer << "vmla.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vmla_f32dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmla_f32dp.var vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmla_f32dp.disasm = {
  buffer << "vmla.f32\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmla_f32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmla_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmla_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmla_f32q.disasm = {
  buffer << "vmla.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmla_f32qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmla_f32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmla_f32qdp.var reject : {Reject} = {(vd0|vn0) & 1};

vmla_f32qdp.disasm = {
  buffer << "vmla.f32\tq" << vd << ", q" << vn << ", d" << vm << "[" << part << "]";
};

op vmla_i8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmla_i8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmla_i8.disasm = {
  buffer << "vmla.i8\td" << vd << ", d" << vn << ", d" << vm;
};

op vmla_i8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmla_i8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmla_i8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmla_i8q.disasm = {
  buffer << "vmla.i8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmla_i16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmla_i16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmla_i16d.disasm = {
  buffer << "vmla.i16\td" << vd << ", d" << vn << ", d" << vm;
};

op vmla_i16dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vmla_i16dp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmla_i16dp.disasm = {
  buffer << "vmla.i16\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmla_i16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmla_i16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmla_i16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmla_i16q.disasm = {
  buffer << "vmla.i16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmla_i16qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vmla_i16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmla_i16qdp.var reject : {Reject} = {(vd0|vn0) & 1};

vmla_i16qdp.disasm = {
  buffer << "vmla.i16\tq" << vd << ", q" << vn << ", d" << vm << "[" << part << "]";
};

op vmla_i32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmla_i32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmla_i32d.disasm = {
  buffer << "vmla.i32\td" << vd << ", d" << vn << ", d" << vm;
};

op vmla_i32dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmla_i32dp.var vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmla_i32dp.disasm = {
  buffer << "vmla.i32\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmla_i32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmla_i32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmla_i32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmla_i32q.disasm = {
  buffer << "vmla.i32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmla_i32qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmla_i32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmla_i32qdp.var reject : {Reject} = {(vd0|vn0) & 1};

vmla_i32qdp.disasm = {
  buffer << "vmla.i32\tq" << vd << ", q" << vn << ", d" << vm << "[" << part << "]";
};

op vmlal_s8qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmlal_s8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlal_s8qd.var reject : {Reject} = {vd0 & 1};

vmlal_s8qd.disasm = {
  buffer << "vmlal.s8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmlal_s16qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmlal_s16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};
vmlal_s16qd.var reject : {Reject} = {vd0 & 1};

vmlal_s16qd.disasm = {
  buffer << "vmlal.s16\tq" << (vd>>1) << ", d" << vn << ", d" << vm;
};

vmlal_s16qd.execute = {
  typedef typename ARCH::S16 S16;
  typedef typename ARCH::S32 S32;
  // CheckAdvSIMDEnabled();

  for (unsigned idx = 0; idx < 4; ++idx)
    cpu.SetVDE( vd+idx/2, idx%2, cpu.GetVDE( vd+idx/2, idx%2, S32() ) + S32(cpu.GetVDE( vn, idx, S16() )) * S32(cpu.GetVDE( vm, idx, S16() )) );
};

op vmlal_s16qdp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vmlal_s16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlal_s16qdp.var reject : {Reject} = {vd0 & 1};

vmlal_s16qdp.disasm = {
  buffer << "vmlal.s16\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmlal_s32qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmlal_s32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlal_s32qd.var reject : {Reject} = {vd0 & 1};

vmlal_s32qd.disasm = {
  buffer << "vmlal.s32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmlal_s32qdp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmlal_s32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlal_s32qdp.var reject : {Reject} = {vd0 & 1};

vmlal_s32qdp.disasm = {
  buffer << "vmlal.s32\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmlal_u8qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmlal_u8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlal_u8qd.var reject : {Reject} = {vd0 & 1};

vmlal_u8qd.disasm = {
  buffer << "vmlal.u8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmlal_u16qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmlal_u16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlal_u16qd.var reject : {Reject} = {vd0 & 1};

vmlal_u16qd.disasm = {
  buffer << "vmlal.u16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmlal_u16qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vmlal_u16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlal_u16qdp.var reject : {Reject} = {vd0 & 1};

vmlal_u16qdp.disasm = {
  buffer << "vmlal.u16\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmlal_u32qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmlal_u32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlal_u32qd.var reject : {Reject} = {vd0 & 1};

vmlal_u32qd.disasm = {
  buffer << "vmlal.u32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmlal_u32qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmlal_u32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlal_u32qdp.var reject : {Reject} = {vd0 & 1};

vmlal_u32qdp.disasm = {
  buffer << "vmlal.u32\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmls_f16dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vmls_f16dp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmls_f16dp.disasm = {
  buffer << "vmls.f16\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmls_f32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmls_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmls_f32d.disasm = {
  buffer << "vmls.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vmls_f32dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmls_f32dp.var vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmls_f32dp.disasm = {
  buffer << "vmls.f32\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmls_f32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmls_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmls_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmls_f32q.disasm = {
  buffer << "vmls.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmls_f32qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmls_f32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmls_f32qdp.var reject : {Reject} = {(vd0|vn0) & 1};

vmls_f32qdp.disasm = {
  buffer << "vmls.f32\tq" << vd << ", q" << vn << ", d" << vm << "[" << part << "]";
};

op vmls_i8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmls_i8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmls_i8d.disasm = {
  buffer << "vmls.i8\td" << vd << ", d" << vn << ", d" << vm;
};

op vmls_i8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmls_i8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmls_i8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmls_i8q.disasm = {
  buffer << "vmls.i8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmls_i16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmls_i16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmls_i16d.disasm = {
  buffer << "vmls.i16\td" << vd << ", d" << vn << ", d" << vm;
};

op vmls_i16dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vmls_i16dp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmls_i16dp.disasm = {
  buffer << "vmls.i16\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmls_i16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmls_i16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmls_i16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmls_i16q.disasm = {
  buffer << "vmls.i16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmls_i16qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vmls_i16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmls_i16qdp.var reject : {Reject} = {(vd0|vn0) & 1};

vmls_i16qdp.disasm = {
  buffer << "vmls.i16\tq" << vd << ", q" << vn << ", d" << vm << "[" << part << "]";
};

op vmls_i32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmls_i32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmls_i32d.disasm = {
  buffer << "vmls.i32\td" << vd << ", d" << vn << ", d" << vm;
};

op vmls_i32dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmls_i32dp.var vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmls_i32dp.disasm = {
  buffer << "vmls.i32\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmls_i32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmls_i32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmls_i32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmls_i32q.disasm = {
  buffer << "vmls.i32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmls_i32qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmls_i32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmls_i32qdp.var reject : {Reject} = {(vd0|vn0) & 1};

vmls_i32qdp.disasm = {
  buffer << "vmls.i32\tq" << vd << ", q" << vn << ", d" << vm << "[" << part << "]";
};

op vmlsl_s8qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmlsl_s8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlsl_s8qd.var reject : {Reject} = {vd0 & 1};

vmlsl_s8qd.disasm = {
  buffer << "vmlsl.s8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmlsl_s16qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmlsl_s16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlsl_s16qd.var reject : {Reject} = {vd0 & 1};

vmlsl_s16qd.disasm = {
  buffer << "vmlsl.s16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmlsl_s16qdp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vmlsl_s16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlsl_s16qdp.var reject : {Reject} = {vd0 & 1};

vmlsl_s16qdp.disasm = {
  buffer << "vmlsl.s16\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmlsl_s32qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmlsl_s32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlsl_s32qd.var reject : {Reject} = {vd0 & 1};

vmlsl_s32qd.disasm = {
  buffer << "vmlsl.s32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmlsl_s32qdp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmlsl_s32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlsl_s32qdp.var reject : {Reject} = {vd0 & 1};

vmlsl_s32qdp.disasm = {
  buffer << "vmlsl.s32\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmlsl_u8qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmlsl_u8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlsl_u8qd.var reject : {Reject} = {vd0 & 1};

vmlsl_u8qd.disasm = {
  buffer << "vmlsl.u8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmlsl_u16qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmlsl_u16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlsl_u16qd.var reject : {Reject} = {vd0 & 1};

vmlsl_u16qd.disasm = {
  buffer << "vmlsl.u16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmlsl_u16qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vmlsl_u16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlsl_u16qdp.var reject : {Reject} = {vd0 & 1};

vmlsl_u16qdp.disasm = {
  buffer << "vmlsl.u16\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmlsl_u32qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmlsl_u32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlsl_u32qd.var reject : {Reject} = {vd0 & 1};

vmlsl_u32qd.disasm = {
  buffer << "vmlsl.u32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmlsl_u32qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmlsl_u32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmlsl_u32qdp.var reject : {Reject} = {vd0 & 1};

vmlsl_u32qdp.disasm = {
  buffer << "vmlsl.u32\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmov_f32di( 0b1111[4]: 0b001[3]: n[1]: 0b1[1]: shl<4> vd1[1]: 0b000[3]: exp[3]: vd0[4]: 0b1111[4]: 0b0001[4]: man[4] );
vmov_f32di.var vd : {uint32_t} = {vd1|vd0}, fpimm : {float} = {(n?-1:1)*(float((0x10+man)<<(exp^4))/128)};

vmov_f32di.disasm = {
  buffer << "vmov.f32\td" << vd << ", #" << std::setprecision(10) << fpimm;
};

op vmov_f32qi( 0b1111[4]: 0b001[3]: n[1]: 0b1[1]: shl<4> vd1[1]: 0b000[3]: exp[3]: vd0[4]: 0b1111[4]: 0b0101[4]: man[4] );
vmov_f32qi.var vd : {uint32_t} = {(vd1|vd0)>>1}, fpimm : {float} = {(n?-1:1)*(float((0x10+man)<<(exp^4))/128)};
vmov_f32qi.var reject : {Reject} = {vd0 & 1};

vmov_f32qi.disasm = {
  buffer << "vmov.f32\tq" << vd << ", #" << std::setprecision(10) << fpimm;
};

op vmov_i8di( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b11100001[8]: imm0[4] );
vmov_i8di.var vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm2|imm1|imm0};

vmov_i8di.disasm = {
  buffer << "vmov.i8\td" << vd << ", " << DisasmI(imm);
};

op vmov_i8qi( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b11100101[8]: imm0[4] );
vmov_i8qi.var vd : {unsigned} = {vd1|vd0}, imm : {uint32_t} = {imm2|imm1|imm0};
vmov_i8qi.var reject : {Reject} = {vd0 & 1};

vmov_i8qi.disasm = {
  buffer << "vmov.i8\tq" << (vd>>1) << ", " << DisasmI(imm);
};

vmov_i8qi.execute = { 
  typedef typename ARCH::U8 U8;

  for (unsigned dd = 0; dd < 2; ++dd)
    for (unsigned idx = 0; idx < 8; ++idx)
      cpu.SetVDE( vd | dd, idx, U8(imm) );
};
                                          

op vmov_i16di( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b10[2]: shl<3> shift[1]: 0b0[1]: 0b0001[4]: imm0[4] );
vmov_i16di.var vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};

vmov_i16di.disasm = {
  buffer << "vmov.i16\td" << vd << ", " << DisasmI(imm);
};

op vmov_i16qi( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b10[2]: shl<3> shift[1]: 0b0[1]: 0b0101[4]: imm0[4] );
vmov_i16qi.var vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};
vmov_i16qi.var reject : {Reject} = {vd0 & 1};

vmov_i16qi.disasm = {
  buffer << "vmov.i16\tq" << vd << ", " << DisasmI(imm);
};

op vmov_i32di( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b0[1]: shl<3> shift[2]: 0b0[1]: 0b0001[4]: imm0[4] );
vmov_i32di.var vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};

vmov_i32di.disasm = {
  buffer << "vmov.i32\td" << vd << ", " << DisasmI(imm);
};

op vmov_i32din( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b110[3]: shl<3> shift[1]: 0b0001[4]: imm0[4] );
vmov_i32din.var vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {(((imm2|imm1|imm0)+1) << (shift+8))-1};

vmov_i32din.disasm = {
  buffer << "vmov.i32\td" << vd << ", " << DisasmI(imm);
};

op vmov_i32qi( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b0[1]: shl<3> shift[2]: 0b0[1]: 0b0101[4]: imm0[4] );
vmov_i32qi.var vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};
vmov_i32qi.var reject : {Reject} = {vd0 & 1};

vmov_i32qi.disasm = {
  buffer << "vmov.i32\tq" << vd << ", " << DisasmI(imm);
};

op vmov_i32qin( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b110[3]: shl<3> shift[1]: 0b0101[4]: imm0[4] );
vmov_i32qin.var vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {(((imm2|imm1|imm0)+1) << (shift+8))-1};
vmov_i32qin.var reject : {Reject} = {vd0 & 1};

vmov_i32qin.disasm = {
  buffer << "vmov.i32\tq" << vd << ", " << DisasmI(imm);
};

op vmov_i64di( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b11100011[8]: imm0[4] );
vmov_i64di.var vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm2|imm1|imm0};

vmov_i64di.disasm = {
  buffer << "vmov.i64\td" << vd << ", #0x";
  for (int idx = 8; --idx>= 0;) buffer << (((imm>>idx)&1)?"ff":"00");
};

op vmov_i64qi( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b11100111[8]: imm0[4] );
vmov_i64qi.var vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm2|imm1|imm0};
vmov_i64qi.var reject : {Reject} = {vd0 & 1};

vmov_i64qi.disasm = {
  buffer << "vmov.i64\tq" << vd << ", #0x";
  for (int idx = 8; --idx>= 0;) buffer << (((imm>>idx)&1)?"ff":"00");
};

op vmovl_s8qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1000[4]: vd0[4]: 0b1010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmovl_s8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1};
vmovl_s8qd.var reject : {Reject} = {vd0 & 1};

vmovl_s8qd.disasm = {
  buffer << "vmovl.s8\tq" << vd << ", d" << vm;
};

op vmovl_s16qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: 0b0000[4]: vd0[4]: 0b1010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmovl_s16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1};
vmovl_s16qd.var reject : {Reject} = {vd0 & 1};

vmovl_s16qd.disasm = {
  buffer << "vmovl.s16\tq" << vd << ", d" << vm;
};

op vmovl_s32qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: 0b0000[4]: vd0[4]: 0b1010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmovl_s32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1};
vmovl_s32qd.var reject : {Reject} = {vd0 & 1};

vmovl_s32qd.disasm = {
  buffer << "vmovl.s32\tq" << vd << ", d" << vm;
};

op vmovl_u8qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1000[4]: vd0[4]: 0b1010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmovl_u8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1};
vmovl_u8qd.var reject : {Reject} = {vd0 & 1};

vmovl_u8qd.disasm = {
  buffer << "vmovl.u8\tq" << vd << ", d" << vm;
};

op vmovl_u16qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: 0b0000[4]: vd0[4]: 0b1010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmovl_u16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1};
vmovl_u16qd.var reject : {Reject} = {vd0 & 1};

vmovl_u16qd.disasm = {
  buffer << "vmovl.u16\tq" << vd << ", d" << vm;
};

op vmovl_u32qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: 0b0000[4]: vd0[4]: 0b1010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmovl_u32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1};
vmovl_u32qd.var reject : {Reject} = {vd0 & 1};

vmovl_u32qd.disasm = {
  buffer << "vmovl.u32\tq" << vd << ", d" << vm;
};

op vmovn_i16( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0010[4]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmovn_i16.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0};
vmovn_i16.var reject : {Reject} = {vm0 & 1};

vmovn_i16.disasm = {
  buffer << "vmovn.i16\td" << vd << ", q" << vm;
};

op vmovn_i32( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0110[4]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmovn_i32.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0};
vmovn_i32.var reject : {Reject} = {vm0 & 1};

vmovn_i32.disasm = {
  buffer << "vmovn.i32\td" << vd << ", q" << vm;
};

op vmovn_i64( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1010[4]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmovn_i64.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0};
vmovn_i64.var reject : {Reject} = {vm0 & 1};

vmovn_i64.disasm = {
  buffer << "vmovn.i64\td" << vd << ", q" << vm;
};

/* VMOV; move arm core to scalar register */

op vmov32_dr( cond[4]: 0b1110[4]: 0b00[2]: index[1]: 0b0[1]: vd0[4]: rt[4]: 0b1011[4]: shl<4> vd1[1]: 0b001[3]: ?[4] );
vmov32_dr.var vd : {uint32_t} = {vd1|vd0};

vmov32_dr.disasm = {
  buffer << "vmov" << DisasmCondition(cond) << ".32\td" << vd << "[" << int(index) << "], " << DisasmRegister(rt);
};

// { ARCH::Config::neon }:                                                         
op vmov16_dr( cond[4]: 0b1110[4]: 0b00[2]: shl<1> index1[1]: 0b0[1]: vd0[4]: rt[4]: 0b1011[4]: shl<4> vd1[1]: index0[1]: 0b11[2]: ?[4] );
vmov16_dr.var vd : {uint32_t} = {vd1|vd0}, index : {uint32_t} = {index1|index0};

vmov16_dr.disasm = {
  buffer << "vmov" << DisasmCondition(cond) << ".16\td" << vd << "[" << int(index) << "], " << DisasmRegister(rt);
};

// { ARCH::Config::neon }:                                                         
op vmov8_dr( cond[4]: 0b1110[4]: 0b01[2]: shl<2> index1[1]: 0b0[1]: vd0[4]: rt[4]: 0b1011[4]: shl<4> vd1[1]: index0[2]: 0b1[1]: ?[4] );
vmov8_dr.var vd : {uint32_t} = {vd1|vd0}, index : {uint32_t} = {index1|index0};

vmov8_dr.disasm = {
  buffer << "vmov" << DisasmCondition(cond) << ".8\td" << vd << "[" << int(index) << "], " << DisasmRegister(rt);
};

/* VMOV; move scalar to arm core register */

op vmov_32rd( cond[4]: 0b1110[4]: ?[1]: 0b0[1]: index[1]: 0b1[1]: vn0[4]: rt[4]: 0b1011[4]: shl<4> vn1[1]: 0b001[3]: ?[4] );
vmov_32rd.var vn : {uint32_t} = {vn1|vn0};

vmov_32rd.disasm = {
  buffer << "vmov" << DisasmCondition(cond) << ".32\t" << DisasmRegister(rt) << ", d" << vn << "[" << int(index) << "]";
};

vmov_32rd.execute = {
  typedef typename ARCH::U32 U32;
  
  if (unlikely( not CheckCondition(cpu, cond) )) return;

  cpu.SetGPR( rt, cpu.GetVDE( vn, index, U32() ) );
};

// { ARCH::Config::neon }:                                                         
op vmov_s16rd( cond[4]: 0b1110[4]: 0b00[2]: shl<1> index1[1]: 0b1[1]: vn0[4]: rt[4]: 0b1011[4]: shl<4> vn1[1]: index0[1]: 0b11[2]: ?[4] );
vmov_s16rd.var vn : {uint32_t} = {vn1|vn0}, index : {uint32_t} = {index1|index0};

vmov_s16rd.disasm = {
  buffer << "vmov" << DisasmCondition(cond) << ".s16\t" << DisasmRegister(rt) << ", d" << vn << "[" << int(index) << "]";
};

// { ARCH::Config::neon }:                                                         
op vmov_u16rd( cond[4]: 0b1110[4]: 0b10[2]: shl<1> index1[1]: 0b1[1]: vn0[4]: rt[4]: 0b1011[4]: shl<4> vn1[1]: index0[1]: 0b11[2]: ?[4] );
vmov_u16rd.var vn : {uint32_t} = {vn1|vn0}, index : {uint32_t} = {index1|index0};

vmov_u16rd.disasm = {
  buffer << "vmov" << DisasmCondition(cond) << ".u16\t" << DisasmRegister(rt) << ", d" << vn << "[" << int(index) << "]";
};

// { ARCH::Config::neon }:                                                         
op vmov_s8rd( cond[4]: 0b1110[4]: 0b01[2]: shl<2> index1[1]: 0b1[1]: vn0[4]: rt[4]: 0b1011[4]: shl<4> vn1[1]: index0[2]: 0b1[1]: ?[4] );
vmov_s8rd.var vn : {uint32_t} = {vn1|vn0}, index : {uint32_t} = {index1|index0};

vmov_s8rd.disasm = {
  buffer << "vmov" << DisasmCondition(cond) << ".s8\t" << DisasmRegister(rt) << ", d" << vn << "[" << int(index) << "]";
};

// { ARCH::Config::neon }:                                                         
op vmov_u8rd( cond[4]: 0b1110[4]: 0b11[2]: shl<2> index1[1]: 0b1[1]: vn0[4]: rt[4]: 0b1011[4]: shl<4> vn1[1]: index0[2]: 0b1[1]: ?[4] );
vmov_u8rd.var vn : {uint32_t} = {vn1|vn0}, index : {uint32_t} = {index1|index0};

vmov_u8rd.disasm = {
  buffer << "vmov" << DisasmCondition(cond) << ".u8\t" << DisasmRegister(rt) << ", d" << vn << "[" << int(index) << "]";
};

op vmul_f32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmul_f32d.disasm = {
  buffer << "vmul.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vmul_f32dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmul_f32dp.var vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmul_f32dp.disasm = {
  buffer << "vmul.f32\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmul_f32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmul_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmul_f32q.disasm = {
  buffer << "vmul.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmul_f32qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmul_f32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmul_f32qdp.var reject : {Reject} = {(vd0|vn0) & 1};

vmul_f32qdp.disasm = {
  buffer << "vmul.f32\tq" << vd << ", q" << vn << ", d" << vm << "[" << part << "]";
};

op vmul_i8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_i8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmul_i8.disasm = {
  buffer << "vmul.i8\td" << vd << ", d" << vn << ", d" << vm;
};

op vmul_i8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_i8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmul_i8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmul_i8q.disasm = {
  buffer << "vmul.i8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmul_i16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_i16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmul_i16d.disasm = {
  buffer << "vmul.i16\td" << vd << ", d" << vn << ", d" << vm;
};

op vmul_i16dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vmul_i16dp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmul_i16dp.disasm = {
  buffer << "vmul.i16\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmul_i16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_i16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmul_i16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmul_i16q.disasm = {
  buffer << "vmul.i16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmul_i16qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vmul_i16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmul_i16qdp.var reject : {Reject} = {(vd0|vn0) & 1};

vmul_i16qdp.disasm = {
  buffer << "vmul.i16\tq" << vd << ", q" << vn << ", d" << vm << "[" << part << "]";
};

op vmul_i32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_i32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmul_i32d.disasm = {
  buffer << "vmul.i32\td" << vd << ", d" << vn << ", d" << vm;
};

op vmul_i32dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmul_i32dp.var vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmul_i32dp.disasm = {
  buffer << "vmul.i32\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmul_i32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_i32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmul_i32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmul_i32q.disasm = {
  buffer << "vmul.i32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmul_i32qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmul_i32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmul_i32qdp.var reject : {Reject} = {(vd0|vn0) & 1};

vmul_i32qdp.disasm = {
  buffer << "vmul.i32\tq" << vd << ", q" << vn << ", d" << vm << "[" << part << "]";
};

op vmul_p8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_p8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmul_p8d.disasm = {
  buffer << "vmul.p8\td" << vd << ", d" << vn << ", d" << vm;
};

op vmul_p8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_p8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmul_p8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmul_p8q.disasm = {
  buffer << "vmul.p8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmul_p16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_p16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmul_p16d.disasm = {
  buffer << "vmul.p16\td" << vd << ", d" << vn << ", d" << vm;
};

op vmul_p16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_p16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmul_p16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmul_p16q.disasm = {
  buffer << "vmul.p16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmul_p32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_p32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vmul_p32d.disasm = {
  buffer << "vmul.p32\td" << vd << ", d" << vn << ", d" << vm;
};

op vmul_p32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vmul_p32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vmul_p32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vmul_p32q.disasm = {
  buffer << "vmul.p32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vmull_p8qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmull_p8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmull_p8qd.var reject : {Reject} = {vd0 & 1};

vmull_p8qd.disasm = {
  buffer << "vmull.p8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmull_p8qd2( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmull_p8qd2.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmull_p8qd2.var reject : {Reject} = {vd0 & 1};

vmull_p8qd2.disasm = {
  buffer << "vmull.p8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmull_s8qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmull_s8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmull_s8qd.var reject : {Reject} = {vd0 & 1};

vmull_s8qd.disasm = {
  buffer << "vmull.s8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmull_s16qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmull_s16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmull_s16qd.var reject : {Reject} = {vd0 & 1};

vmull_s16qd.disasm = {
  buffer << "vmull.s16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmull_s16qdp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vmull_s16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmull_s16qdp.var reject : {Reject} = {vd0 & 1};

vmull_s16qdp.disasm = {
  buffer << "vmull.s16\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmull_s32qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmull_s32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmull_s32qd.var reject : {Reject} = {vd0 & 1};

vmull_s32qd.disasm = {
  buffer << "vmull.s32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmull_s32qdp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmull_s32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmull_s32qdp.var reject : {Reject} = {vd0 & 1};

vmull_s32qdp.disasm = {
  buffer << "vmull.s32\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmull_u8qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmull_u8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmull_u8qd.var reject : {Reject} = {vd0 & 1};

vmull_u8qd.disasm = {
  buffer << "vmull.u8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmull_u16qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmull_u16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmull_u16qd.var reject : {Reject} = {vd0 & 1};

vmull_u16qd.disasm = {
  buffer << "vmull.u16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmull_u16qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vmull_u16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmull_u16qdp.var reject : {Reject} = {vd0 & 1};

vmull_u16qdp.disasm = {
  buffer << "vmull.u16\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmull_u32qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmull_u32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmull_u32qd.var reject : {Reject} = {vd0 & 1};

vmull_u32qd.disasm = {
  buffer << "vmull.u32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vmull_u32qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vmull_u32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vmull_u32qdp.var reject : {Reject} = {vd0 & 1};

vmull_u32qdp.disasm = {
  buffer << "vmull.u32\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vmvn_d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0101[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmvn_d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vmvn_d.disasm = {
  buffer << "vmvn\td" << vd << ", d" << vm;
};

op vmvn_i16di( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b10[2]: shl<3> shift[1]: 0b0[1]: 0b0011[4]: imm0[4] );
vmvn_i16di.var vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};

vmvn_i16di.disasm = {
  buffer << "vmvn.i16\td" << vd << ", " << DisasmI(imm);
};

op vmvn_i16qi( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b10[2]: shl<3> shift[1]: 0b0[1]: 0b0111[4]: imm0[4] );
vmvn_i16qi.var vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};
vmvn_i16qi.var reject : {Reject} = {vd0 & 1};

vmvn_i16qi.disasm = {
  buffer << "vmvn.i16\tq" << vd << ", " << DisasmI(imm);
};

op vmvn_i32di( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b0[1]: shl<3> shift[2]: 0b0[1]: 0b0011[4]: imm0[4] );
vmvn_i32di.var vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};

vmvn_i32di.disasm = {
  buffer << "vmvn.i32\td" << vd << ", " << DisasmI(imm);
};

op vmvn_i32din( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b110[3]: shl<3> shift[1]: 0b0011[4]: imm0[4] );
vmvn_i32din.var vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {(((imm2|imm1|imm0)+1) << (shift+8))-1};

vmvn_i32din.disasm = {
  buffer << "vmvn.i32\td" << vd << ", " << DisasmI(imm);
};

op vmvn_i32qi( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b0[1]: shl<3> shift[2]: 0b0[1]: 0b0111[4]: imm0[4] );
vmvn_i32qi.var vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};
vmvn_i32qi.var reject : {Reject} = {vd0 & 1};

vmvn_i32qi.disasm = {
  buffer << "vmvn.i32\tq" << vd << ", " << DisasmI(imm);
};

op vmvn_i32qin( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b110[3]: shl<3> shift[1]: 0b0111[4]: imm0[4] );
vmvn_i32qin.var vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {(((imm2|imm1|imm0)+1) << (shift+8))-1};
vmvn_i32qin.var reject : {Reject} = {vd0 & 1};

vmvn_i32qin.disasm = {
  buffer << "vmvn.i32\tq" << vd << ", " << DisasmI(imm);
};

op vmvn_q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0101[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vmvn_q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vmvn_q.var reject : {Reject} = {(vd0 | vm0) & 1};

vmvn_q.disasm = {
  buffer << "vmvn\tq" << vd << ", q" << vm;
};


op vneg_f8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0111[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vneg_f8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vneg_f8d.disasm = {
  buffer << "vneg.f8\td" << vd << ", d" << vm;
};

op vneg_f8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0111[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vneg_f8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vneg_f8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vneg_f8q.disasm = {
  buffer << "vneg.f8\tq" << vd << ", q" << vm;
};

op vneg_f16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0111[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vneg_f16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vneg_f16d.disasm = {
  buffer << "vneg.f16\td" << vd << ", d" << vm;
};

op vneg_f16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0111[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vneg_f16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vneg_f16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vneg_f16q.disasm = {
  buffer << "vneg.f16\tq" << vd << ", q" << vm;
};

op vneg_f32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0111[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vneg_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vneg_f32d.disasm = {
  buffer << "vneg.f32\td" << vd << ", d" << vm;
};

op vneg_f32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0111[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vneg_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vneg_f32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vneg_f32q.disasm = {
  buffer << "vneg.f32\tq" << vd << ", q" << vm;
};

op vneg_s8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0011[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vneg_s8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vneg_s8d.disasm = {
  buffer << "vneg.s8\td" << vd << ", d" << vm;
};

op vneg_s8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0001[4]: vd0[4]: 0b0011[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vneg_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vneg_s8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vneg_s8q.disasm = {
  buffer << "vneg.s8\tq" << vd << ", q" << vm;
};

op vneg_s16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0011[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vneg_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vneg_s16d.disasm = {
  buffer << "vneg.s16\td" << vd << ", d" << vm;
};

op vneg_s16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0101[4]: vd0[4]: 0b0011[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vneg_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vneg_s16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vneg_s16q.disasm = {
  buffer << "vneg.s16\tq" << vd << ", q" << vm;
};

op vneg_s32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0011[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vneg_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vneg_s32d.disasm = {
  buffer << "vneg.s32\td" << vd << ", d" << vm;
};

op vneg_s32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1001[4]: vd0[4]: 0b0011[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vneg_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vneg_s32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vneg_s32q.disasm = {
  buffer << "vneg.s32\tq" << vd << ", q" << vm;
};

op vorn_d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vorn_d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vorn_d.disasm = {
  buffer << "vorn\td" << vd << ", d" << vn << ", d" << vm;
};

op vorn_q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vorn_q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vorn_q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vorn_q.disasm = {
  buffer << "vorn\tq" << vd << ", q" << vn << ", q" << vm;
};

op vorr_d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vorr_d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vorr_d.disasm = {
  buffer << "vorr\td" << vd << ", d" << vn << ", d" << vm;
};

op vorr_i16di( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b10[2]: shl<3> shift[1]: 0b1[1]: 0b0001[4]: imm0[4] );
vorr_i16di.var vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};

vorr_i16di.disasm = {
  buffer << "vorr.i16\td" << vd << ", " << DisasmI(imm);
};

op vorr_i16qi( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b10[2]: shl<3> shift[1]: 0b1[1]: 0b0101[4]: imm0[4] );
vorr_i16qi.var vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};
vorr_i16qi.var reject : {Reject} = {vd0 & 1};

vorr_i16qi.disasm = {
  buffer << "vorr.i16\tq" << vd << ", " << DisasmI(imm);
};

op vorr_i32di( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b0[1]: shl<3> shift[2]: 0b1[1]: 0b0001[4]: imm0[4] );
vorr_i32di.var vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};

vorr_i32di.disasm = {
  buffer << "vorr.i32\td" << vd << ", " << DisasmI(imm);
};

op vorr_i32qi( 0b1111[4]: 0b001[3]: shl<7> imm2[1]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b0[1]: shl <4> imm1[3]: vd0[4]: 0b0[1]: shl<3> shift[2]: 0b1[1]: 0b0101[4]: imm0[4] );
vorr_i32qi.var vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {(imm2|imm1|imm0) << shift};
vorr_i32qi.var reject : {Reject} = {vd0 & 1};

vorr_i32qi.disasm = {
  buffer << "vorr.i32\tq" << vd << ", " << DisasmI(imm);
};

op vorr_q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vorr_q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vorr_q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vorr_q.disasm = {
  buffer << "vorr\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpadal_s8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0110[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadal_s8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vpadal_s8d.disasm = {
  buffer << "vpadal.s8\td" << vd << ", d" << vm;
};

op vpadal_s8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0110[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadal_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vpadal_s8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vpadal_s8q.disasm = {
  buffer << "vpadal.s8\tq" << vd << ", q" << vm;
};

op vpadal_s16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0110[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadal_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vpadal_s16d.disasm = {
  buffer << "vpadal.s16\td" << vd << ", d" << vm;
};

op vpadal_s16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0110[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadal_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vpadal_s16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vpadal_s16q.disasm = {
  buffer << "vpadal.s16\tq" << vd << ", q" << vm;
};

op vpadal_s32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0110[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadal_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vpadal_s32d.disasm = {
  buffer << "vpadal.s32\td" << vd << ", d" << vm;
};

op vpadal_s32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0110[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadal_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vpadal_s32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vpadal_s32q.disasm = {
  buffer << "vpadal.s32\tq" << vd << ", q" << vm;
};

op vpadal_u8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0110[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadal_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vpadal_u8d.disasm = {
  buffer << "vpadal.u8\td" << vd << ", d" << vm;
};

op vpadal_u8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0110[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadal_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vpadal_u8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vpadal_u8q.disasm = {
  buffer << "vpadal.u8\tq" << vd << ", q" << vm;
};

op vpadal_u16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0110[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadal_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vpadal_u16d.disasm = {
  buffer << "vpadal.u16\td" << vd << ", d" << vm;
};

op vpadal_u16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0110[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadal_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vpadal_u16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vpadal_u16q.disasm = {
  buffer << "vpadal.u16\tq" << vd << ", q" << vm;
};

op vpadal_u32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0110[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadal_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vpadal_u32d.disasm = {
  buffer << "vpadal.u32\td" << vd << ", d" << vm;
};

op vpadal_u32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0110[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadal_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vpadal_u32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vpadal_u32q.disasm = {
  buffer << "vpadal.u32\tq" << vd << ", q" << vm;
};

op vpadd_f32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadd_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpadd_f32d.disasm = {
  buffer << "vpadd.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vpadd_f32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpadd_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpadd_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpadd_f32q.disasm = {
  buffer << "vpadd.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpadd_i8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpadd_i8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpadd_i8.disasm = {
  buffer << "vpadd.i8\td" << vd << ", d" << vn << ", d" << vm;
};

op vpadd_i8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpadd_i8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpadd_i8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpadd_i8q.disasm = {
  buffer << "vpadd.i8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpadd_i16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpadd_i16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpadd_i16d.disasm = {
  buffer << "vpadd.i16\td" << vd << ", d" << vn << ", d" << vm;
};

op vpadd_i16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpadd_i16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpadd_i16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpadd_i16q.disasm = {
  buffer << "vpadd.i16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpadd_i32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpadd_i32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpadd_i32d.disasm = {
  buffer << "vpadd.i32\td" << vd << ", d" << vn << ", d" << vm;
};

op vpadd_i32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpadd_i32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpadd_i32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpadd_i32q.disasm = {
  buffer << "vpadd.i32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpaddl_s8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpaddl_s8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vpaddl_s8d.disasm = {
  buffer << "vpaddl.s8\td" << vd << ", d" << vm;
};

op vpaddl_s8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpaddl_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vpaddl_s8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vpaddl_s8q.disasm = {
  buffer << "vpaddl.s8\tq" << vd << ", q" << vm;
};

op vpaddl_s16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpaddl_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vpaddl_s16d.disasm = {
  buffer << "vpaddl.s16\td" << vd << ", d" << vm;
};

op vpaddl_s16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpaddl_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vpaddl_s16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vpaddl_s16q.disasm = {
  buffer << "vpaddl.s16\tq" << vd << ", q" << vm;
};

op vpaddl_s32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpaddl_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vpaddl_s32d.disasm = {
  buffer << "vpaddl.s32\td" << vd << ", d" << vm;
};

op vpaddl_s32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpaddl_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vpaddl_s32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vpaddl_s32q.disasm = {
  buffer << "vpaddl.s32\tq" << vd << ", q" << vm;
};

op vpaddl_u8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0010[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpaddl_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vpaddl_u8d.disasm = {
  buffer << "vpaddl.u8\td" << vd << ", d" << vm;
};

op vpaddl_u8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0010[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpaddl_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vpaddl_u8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vpaddl_u8q.disasm = {
  buffer << "vpaddl.u8\tq" << vd << ", q" << vm;
};

op vpaddl_u16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0010[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpaddl_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vpaddl_u16d.disasm = {
  buffer << "vpaddl.u16\td" << vd << ", d" << vm;
};

op vpaddl_u16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0010[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpaddl_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vpaddl_u16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vpaddl_u16q.disasm = {
  buffer << "vpaddl.u16\tq" << vd << ", q" << vm;
};

op vpaddl_u32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0010[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpaddl_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vpaddl_u32d.disasm = {
  buffer << "vpaddl.u32\td" << vd << ", d" << vm;
};

op vpaddl_u32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0010[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpaddl_u32q.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};
vpaddl_u32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vpaddl_u32q.disasm = {
  buffer << "vpaddl.u32\tq" << (vd>>1) << ", q" << (vm>>1);
};

vpaddl_u32q.execute = {
  typedef typename ARCH::U32 U32;
  typedef typename ARCH::U64 U64;
  
  // CheckAdvSIMDEnabled();
  for (unsigned dd = 0; dd < 2; ++dd)
    cpu.SetVDU( vd+dd, U64(cpu.GetVDE( vm+dd, 0, U32() )) + U64(cpu.GetVDE( vm+dd, 1, U32() )) );
};

op vpmax_f32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmax_f32d.disasm = {
  buffer << "vpmax.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmax_f32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmax_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmax_f32q.disasm = {
  buffer << "vpmax.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpmax_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmax_s8.disasm = {
  buffer << "vpmax.s8\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmax_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmax_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmax_s8q.disasm = {
  buffer << "vpmax.s8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpmax_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmax_s16d.disasm = {
  buffer << "vpmax.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmax_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmax_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmax_s16q.disasm = {
  buffer << "vpmax.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpmax_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmax_s32d.disasm = {
  buffer << "vpmax.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmax_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmax_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmax_s32q.disasm = {
  buffer << "vpmax.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpmax_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmax_u8d.disasm = {
  buffer << "vpmax.u8\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmax_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmax_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmax_u8q.disasm = {
  buffer << "vpmax.u8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpmax_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmax_u16d.disasm = {
  buffer << "vpmax.u16\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmax_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmax_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmax_u16q.disasm = {
  buffer << "vpmax.u16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpmax_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmax_u32d.disasm = {
  buffer << "vpmax.u32\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmax_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmax_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmax_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmax_u32q.disasm = {
  buffer << "vpmax.u32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpmin_f32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmin_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmin_f32d.disasm = {
  buffer << "vpmin.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmin_f32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vpmin_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmin_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmin_f32q.disasm = {
  buffer << "vpmin.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpmin_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpmin_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmin_s8.disasm = {
  buffer << "vpmin.s8\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmin_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpmin_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmin_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmin_s8q.disasm = {
  buffer << "vpmin.s8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpmin_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpmin_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmin_s16d.disasm = {
  buffer << "vpmin.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmin_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpmin_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmin_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmin_s16q.disasm = {
  buffer << "vpmin.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpmin_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpmin_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmin_s32d.disasm = {
  buffer << "vpmin.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmin_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpmin_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmin_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmin_s32q.disasm = {
  buffer << "vpmin.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpmin_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpmin_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmin_u8d.disasm = {
  buffer << "vpmin.u8\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmin_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpmin_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmin_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmin_u8q.disasm = {
  buffer << "vpmin.u8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpmin_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpmin_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmin_u16d.disasm = {
  buffer << "vpmin.u16\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmin_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpmin_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmin_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmin_u16q.disasm = {
  buffer << "vpmin.u16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vpmin_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpmin_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vpmin_u32d.disasm = {
  buffer << "vpmin.u32\td" << vd << ", d" << vn << ", d" << vm;
};

op vpmin_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vpmin_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vpmin_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vpmin_u32q.disasm = {
  buffer << "vpmin.u32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqabs_s8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0111[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqabs_s8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vqabs_s8d.disasm = {
  buffer << "vqabs.s8\td" << vd << ", d" << vm;
};

op vqabs_s8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0111[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqabs_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vqabs_s8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vqabs_s8q.disasm = {
  buffer << "vqabs.s8\tq" << vd << ", q" << vm;
};

op vqabs_s16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0111[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqabs_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vqabs_s16d.disasm = {
  buffer << "vqabs.s16\td" << vd << ", d" << vm;
};

op vqabs_s16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0111[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqabs_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vqabs_s16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vqabs_s16q.disasm = {
  buffer << "vqabs.s16\tq" << vd << ", q" << vm;
};

op vqabs_s32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0111[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqabs_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vqabs_s32d.disasm = {
  buffer << "vqabs.s32\td" << vd << ", d" << vm;
};

op vqabs_s32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0111[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqabs_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vqabs_s32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vqabs_s32q.disasm = {
  buffer << "vqabs.s32\tq" << vd << ", q" << vm;
};

op vqadd_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqadd_s8.disasm = {
  buffer << "vqadd.s8\td" << vd << ", d" << vn << ", d" << vm;
};

op vqadd_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqadd_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqadd_s8q.disasm = {
  buffer << "vqadd.s8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqadd_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqadd_s16d.disasm = {
  buffer << "vqadd.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vqadd_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqadd_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqadd_s16q.disasm = {
  buffer << "vqadd.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqadd_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqadd_s32d.disasm = {
  buffer << "vqadd.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vqadd_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqadd_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqadd_s32q.disasm = {
  buffer << "vqadd.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqadd_s64d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_s64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqadd_s64d.disasm = {
  buffer << "vqadd.s64\td" << vd << ", d" << vn << ", d" << vm;
};

op vqadd_s64q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_s64q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqadd_s64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqadd_s64q.disasm = {
  buffer << "vqadd.s64\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqadd_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqadd_u8d.disasm = {
  buffer << "vqadd.u8\td" << vd << ", d" << vn << ", d" << vm;
};

op vqadd_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqadd_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqadd_u8q.disasm = {
  buffer << "vqadd.u8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqadd_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqadd_u16d.disasm = {
  buffer << "vqadd.u16\td" << vd << ", d" << vn << ", d" << vm;
};

op vqadd_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqadd_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqadd_u16q.disasm = {
  buffer << "vqadd.u16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqadd_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqadd_u32d.disasm = {
  buffer << "vqadd.u32\td" << vd << ", d" << vn << ", d" << vm;
};

op vqadd_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqadd_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqadd_u32q.disasm = {
  buffer << "vqadd.u32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqadd_u64d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_u64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqadd_u64d.disasm = {
  buffer << "vqadd.u64\td" << vd << ", d" << vn << ", d" << vm;
};

op vqadd_u64q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqadd_u64q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqadd_u64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqadd_u64q.disasm = {
  buffer << "vqadd.u64\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqdmlal_s16qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqdmlal_s16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vqdmlal_s16qd.var reject : {Reject} = {vd0 & 1};

vqdmlal_s16qd.disasm = {
  buffer << "vqdmlal.s16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vqdmlal_s16qdp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vqdmlal_s16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vqdmlal_s16qdp.var reject : {Reject} = {vd0 & 1};

vqdmlal_s16qdp.disasm = {
  buffer << "vqdmlal.s16\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vqdmlal_s32qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqdmlal_s32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vqdmlal_s32qd.var reject : {Reject} = {vd0 & 1};

vqdmlal_s32qd.disasm = {
  buffer << "vqdmlal.s32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vqdmlal_s32qdp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vqdmlal_s32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vqdmlal_s32qdp.var reject : {Reject} = {vd0 & 1};

vqdmlal_s32qdp.disasm = {
  buffer << "vqdmlal.s32\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vqdmlsl_s16qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqdmlsl_s16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vqdmlsl_s16qd.var reject : {Reject} = {vd0 & 1};

vqdmlsl_s16qd.disasm = {
  buffer << "vqdmlsl.s16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vqdmlsl_s16qdp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vqdmlsl_s16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vqdmlsl_s16qdp.var reject : {Reject} = {vd0 & 1};

vqdmlsl_s16qdp.disasm = {
  buffer << "vqdmlsl.s16\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vqdmlsl_s32qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqdmlsl_s32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vqdmlsl_s32qd.var reject : {Reject} = {vd0 & 1};

vqdmlsl_s32qd.disasm = {
  buffer << "vqdmlsl.s32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vqdmlsl_s32qdp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0111[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vqdmlsl_s32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vqdmlsl_s32qdp.var reject : {Reject} = {vd0 & 1};

vqdmlsl_s32qdp.disasm = {
  buffer << "vqdmlsl.s32\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vqdmulh_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqdmulh_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqdmulh_s16d.disasm = {
  buffer << "vqdmulh.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vqdmulh_s16dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vqdmulh_s16dp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqdmulh_s16dp.disasm = {
  buffer << "vqdmulh.s16\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vqdmulh_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqdmulh_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqdmulh_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqdmulh_s16q.disasm = {
  buffer << "vqdmulh.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqdmulh_s16qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vqdmulh_s16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqdmulh_s16qdp.var reject : {Reject} = {(vd0|vn0) & 1};

vqdmulh_s16qdp.disasm = {
  buffer << "vqdmulh.s16\tq" << vd << ", q" << vn << ", d" << vm << "[" << part << "]";
};

op vqdmulh_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqdmulh_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqdmulh_s32d.disasm = {
  buffer << "vqdmulh.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vqdmulh_s32dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vqdmulh_s32dp.var vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqdmulh_s32dp.disasm = {
  buffer << "vqdmulh.s32\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vqdmulh_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqdmulh_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqdmulh_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqdmulh_s32q.disasm = {
  buffer << "vqdmulh.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqdmulh_s32qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1100[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vqdmulh_s32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqdmulh_s32qdp.var reject : {Reject} = {(vd0|vn0) & 1};

vqdmulh_s32qdp.disasm = {
  buffer << "vqdmulh.s32\tq" << vd << ", q" << vn << ", d" << vm << "[" << part << "]";
};

op vqdmull_s16qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqdmull_s16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vqdmull_s16qd.var reject : {Reject} = {vd0 & 1};

vqdmull_s16qd.disasm = {
  buffer << "vqdmull.s16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vqdmull_s16qdp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vqdmull_s16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vqdmull_s16qdp.var reject : {Reject} = {vd0 & 1};

vqdmull_s16qdp.disasm = {
  buffer << "vqdmull.s16\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vqdmull_s32qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqdmull_s32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vqdmull_s32qd.var reject : {Reject} = {vd0 & 1};

vqdmull_s32qd.disasm = {
  buffer << "vqdmull.s32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vqdmull_s32qdp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vqdmull_s32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vqdmull_s32qdp.var reject : {Reject} = {vd0 & 1};

vqdmull_s32qdp.disasm = {
  buffer << "vqdmull.s32\tq" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vqmovn_s16( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0010[4]: vd0[4]: 0b0010[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqmovn_s16.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0};
vqmovn_s16.var reject : {Reject} = {vm0 & 1};

vqmovn_s16.disasm = {
  buffer << "vqmovn.s16\td" << vd << ", q" << vm;
};

op vqmovn_s32( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0110[4]: vd0[4]: 0b0010[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqmovn_s32.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0};
vqmovn_s32.var reject : {Reject} = {vm0 & 1};

vqmovn_s32.disasm = {
  buffer << "vqmovn.s32\td" << vd << ", q" << vm;
};

op vqmovn_s64( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1010[4]: vd0[4]: 0b0010[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqmovn_s64.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0};
vqmovn_s64.var reject : {Reject} = {vm0 & 1};

vqmovn_s64.disasm = {
  buffer << "vqmovn.s64\td" << vd << ", q" << vm;
};

op vqmovn_u16( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0010[4]: vd0[4]: 0b0010[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqmovn_u16.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0};
vqmovn_u16.var reject : {Reject} = {vm0 & 1};

vqmovn_u16.disasm = {
  buffer << "vqmovn.u16\td" << vd << ", q" << vm;
};

op vqmovn_u32( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0110[4]: vd0[4]: 0b0010[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqmovn_u32.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0};
vqmovn_u32.var reject : {Reject} = {vm0 & 1};

vqmovn_u32.disasm = {
  buffer << "vqmovn.u32\td" << vd << ", q" << vm;
};

op vqmovn_u64( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1010[4]: vd0[4]: 0b0010[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqmovn_u64.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0};
vqmovn_u64.var reject : {Reject} = {vm0 & 1};

vqmovn_u64.disasm = {
  buffer << "vqmovn.u64\td" << vd << ", q" << vm;
};

op vqmovun_s16( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0010[4]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqmovun_s16.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0};
vqmovun_s16.var reject : {Reject} = {vm0 & 1};

vqmovun_s16.disasm = {
  buffer << "vqmovun.s16\td" << vd << ", q" << vm;
};

op vqmovun_s32( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0110[4]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqmovun_s32.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0};
vqmovun_s32.var reject : {Reject} = {vm0 & 1};

vqmovun_s32.disasm = {
  buffer << "vqmovun.s32\td" << vd << ", q" << vm;
};

op vqmovun_s64( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1010[4]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqmovun_s64.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0};
vqmovun_s64.var reject : {Reject} = {vm0 & 1};

vqmovun_s64.disasm = {
  buffer << "vqmovun.s64\td" << vd << ", q" << vm;
};

op vqneg_s8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0111[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqneg_s8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vqneg_s8d.disasm = {
  buffer << "vqneg.s8\td" << vd << ", d" << vm;
};

op vqneg_s8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0111[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqneg_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vqneg_s8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vqneg_s8q.disasm = {
  buffer << "vqneg.s8\tq" << vd << ", q" << vm;
};

op vqneg_s16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0111[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqneg_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vqneg_s16d.disasm = {
  buffer << "vqneg.s16\td" << vd << ", d" << vm;
};

op vqneg_s16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0111[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqneg_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vqneg_s16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vqneg_s16q.disasm = {
  buffer << "vqneg.s16\tq" << vd << ", q" << vm;
};

op vqneg_s32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0111[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqneg_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vqneg_s32d.disasm = {
  buffer << "vqneg.s32\td" << vd << ", d" << vm;
};

op vqneg_s32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0111[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqneg_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vqneg_s32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vqneg_s32q.disasm = {
  buffer << "vqneg.s32\tq" << vd << ", q" << vm;
};

op vqrdmulh_s16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqrdmulh_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqrdmulh_s16d.disasm = {
  buffer << "vqrdmulh.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vqrdmulh_s16dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vqrdmulh_s16dp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqrdmulh_s16dp.disasm = {
  buffer << "vqrdmulh.s16\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vqrdmulh_s16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqrdmulh_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqrdmulh_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqrdmulh_s16q.disasm = {
  buffer << "vqrdmulh.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqrdmulh_s16qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b1[1]: shl<1> part1[1]: 0b0[1]: part0[1]: vm[3] );
vqrdmulh_s16qdp.var part : {uint32_t} = {part1|part0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqrdmulh_s16qdp.var reject : {Reject} = {(vd0|vn0) & 1};

vqrdmulh_s16qdp.disasm = {
  buffer << "vqrdmulh.s16\tq" << vd << ", q" << vn << ", d" << vm << "[" << part << "]";
};

op vqrdmulh_s32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqrdmulh_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqrdmulh_s32d.disasm = {
  buffer << "vqrdmulh.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vqrdmulh_s32dp( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vqrdmulh_s32dp.var vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqrdmulh_s32dp.disasm = {
  buffer << "vqrdmulh.s32\td" << vd << ", d" << vn << ", d" << vm << "[" << part << "]";
};

op vqrdmulh_s32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1011[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vqrdmulh_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqrdmulh_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqrdmulh_s32q.disasm = {
  buffer << "vqrdmulh.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqrdmulh_s32qdp( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b1[1]: part[1]: 0b0[1]: vm[4] );
vqrdmulh_s32qdp.var vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqrdmulh_s32qdp.var reject : {Reject} = {(vd0|vn0) & 1};

vqrdmulh_s32qdp.disasm = {
  buffer << "vqrdmulh.s32\tq" << vd << ", q" << vn << ", d" << vm << "[" << part << "]";
};

op vqrshl_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqrshl_s8.disasm = {
  buffer << "vqrshl.s8\td" << vd << ", d" << vm << ", d" << vn;
};

op vqrshl_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqrshl_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqrshl_s8q.disasm = {
  buffer << "vqrshl.s8\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqrshl_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqrshl_s16d.disasm = {
  buffer << "vqrshl.s16\td" << vd << ", d" << vm << ", d" << vn;
};

op vqrshl_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqrshl_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqrshl_s16q.disasm = {
  buffer << "vqrshl.s16\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqrshl_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqrshl_s32d.disasm = {
  buffer << "vqrshl.s32\td" << vd << ", d" << vm << ", d" << vn;
};

op vqrshl_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqrshl_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqrshl_s32q.disasm = {
  buffer << "vqrshl.s32\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqrshl_s64d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_s64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqrshl_s64d.disasm = {
  buffer << "vqrshl.s64\td" << vd << ", d" << vm << ", d" << vn;
};

op vqrshl_s64q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_s64q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqrshl_s64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqrshl_s64q.disasm = {
  buffer << "vqrshl.s64\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqrshl_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqrshl_u8d.disasm = {
  buffer << "vqrshl.u8\td" << vd << ", d" << vm << ", d" << vn;
};

op vqrshl_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqrshl_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqrshl_u8q.disasm = {
  buffer << "vqrshl.u8\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqrshl_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqrshl_u16d.disasm = {
  buffer << "vqrshl.u16\td" << vd << ", d" << vm << ", d" << vn;
};

op vqrshl_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqrshl_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqrshl_u16q.disasm = {
  buffer << "vqrshl.u16\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqrshl_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqrshl_u32d.disasm = {
  buffer << "vqrshl.u32\td" << vd << ", d" << vm << ", d" << vn;
};

op vqrshl_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqrshl_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqrshl_u32q.disasm = {
  buffer << "vqrshl.u32\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqrshl_u64d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_u64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqrshl_u64d.disasm = {
  buffer << "vqrshl.u64\td" << vd << ", d" << vm << ", d" << vn;
};

op vqrshl_u64q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshl_u64q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqrshl_u64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqrshl_u64q.disasm = {
  buffer << "vqrshl.u64\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqrshrn_s16dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b1001[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshrn_s16dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};
vqrshrn_s16dqi.var reject : {Reject} = {vm0 & 1};

vqrshrn_s16dqi.disasm = {
  buffer << "vqrshrn.s16\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqrshrn_s32dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b1001[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshrn_s32dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};
vqrshrn_s32dqi.var reject : {Reject} = {vm0 & 1};

vqrshrn_s32dqi.disasm = {
  buffer << "vqrshrn.s32\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqrshrn_s64dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1001[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshrn_s64dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};
vqrshrn_s64dqi.var reject : {Reject} = {vm0 & 1};

vqrshrn_s64dqi.disasm = {
  buffer << "vqrshrn.s64\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqrshrn_u16dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b1001[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshrn_u16dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};
vqrshrn_u16dqi.var reject : {Reject} = {vm0 & 1};

vqrshrn_u16dqi.disasm = {
  buffer << "vqrshrn.u16\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqrshrn_u32dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b1001[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshrn_u32dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};
vqrshrn_u32dqi.var reject : {Reject} = {vm0 & 1};

vqrshrn_u32dqi.disasm = {
  buffer << "vqrshrn.u32\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqrshrn_u64dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1001[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshrn_u64dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};
vqrshrn_u64dqi.var reject : {Reject} = {vm0 & 1};

vqrshrn_u64dqi.disasm = {
  buffer << "vqrshrn.u64\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqrshrun_s16dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b1000[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshrun_s16dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};
vqrshrun_s16dqi.var reject : {Reject} = {vm0 & 1};

vqrshrun_s16dqi.disasm = {
  buffer << "vqrshrun.s16\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqrshrun_s32dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b1000[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshrun_s32dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};
vqrshrun_s32dqi.var reject : {Reject} = {vm0 & 1};

vqrshrun_s32dqi.disasm = {
  buffer << "vqrshrun.s32\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqrshrun_s64dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1000[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqrshrun_s64dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};
vqrshrun_s64dqi.var reject : {Reject} = {vm0 & 1};

vqrshrun_s64dqi.disasm = {
  buffer << "vqrshrun.s64\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshl_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqshl_s8.disasm = {
  buffer << "vqshl.s8\td" << vd << ", d" << vm << ", d" << vn;
};

op vqshl_s8di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0111[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vqshl_s8di.disasm = {
  buffer << "vqshl.s8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vqshl_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqshl_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqshl_s8q.disasm = {
  buffer << "vqshl.s8\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqshl_s8qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0111[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vqshl_s8qi.var reject : {Reject} = {(vd0|vm0) & 1};

vqshl_s8qi.disasm = {
  buffer << "vqshl.s8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshl_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqshl_s16d.disasm = {
  buffer << "vqshl.s16\td" << vd << ", d" << vm << ", d" << vn;
};

op vqshl_s16di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0111[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vqshl_s16di.disasm = {
  buffer << "vqshl.s16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vqshl_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqshl_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqshl_s16q.disasm = {
  buffer << "vqshl.s16\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqshl_s16qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0111[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vqshl_s16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vqshl_s16qi.disasm = {
  buffer << "vqshl.s16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshl_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqshl_s32d.disasm = {
  buffer << "vqshl.s32\td" << vd << ", d" << vm << ", d" << vn;
};

op vqshl_s32di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0111[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vqshl_s32di.disasm = {
  buffer << "vqshl.s32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vqshl_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqshl_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqshl_s32q.disasm = {
  buffer << "vqshl.s32\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqshl_s32qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0111[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vqshl_s32qi.var reject : {Reject} = {(vd0|vm0) & 1};

vqshl_s32qi.disasm = {
  buffer << "vqshl.s32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshl_s64d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqshl_s64d.disasm = {
  buffer << "vqshl.s64\td" << vd << ", d" << vm << ", d" << vn;
};

op vqshl_s64di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0111[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vqshl_s64di.disasm = {
  buffer << "vqshl.s64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vqshl_s64q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s64q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqshl_s64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqshl_s64q.disasm = {
  buffer << "vqshl.s64\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqshl_s64qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0111[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_s64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vqshl_s64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vqshl_s64qi.disasm = {
  buffer << "vqshl.s64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshl_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqshl_u8d.disasm = {
  buffer << "vqshl.u8\td" << vd << ", d" << vm << ", d" << vn;
};

op vqshl_u8di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0111[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vqshl_u8di.disasm = {
  buffer << "vqshl.u8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vqshl_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqshl_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqshl_u8q.disasm = {
  buffer << "vqshl.u8\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqshl_u8qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0111[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vqshl_u8qi.var reject : {Reject} = {(vd0|vm0) & 1};

vqshl_u8qi.disasm = {
  buffer << "vqshl.u8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};


op vqshl_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqshl_u16d.disasm = {
  buffer << "vqshl.u16\td" << vd << ", d" << vm << ", d" << vn;
};

op vqshl_u16di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0111[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vqshl_u16di.disasm = {
  buffer << "vqshl.u16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vqshl_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqshl_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqshl_u16q.disasm = {
  buffer << "vqshl.u16\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqshl_u16qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0111[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vqshl_u16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vqshl_u16qi.disasm = {
  buffer << "vqshl.u16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshl_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqshl_u32d.disasm = {
  buffer << "vqshl.u32\td" << vd << ", d" << vm << ", d" << vn;
};

op vqshl_u32di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0111[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vqshl_u32di.disasm = {
  buffer << "vqshl.u32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vqshl_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqshl_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqshl_u32q.disasm = {
  buffer << "vqshl.u32\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqshl_u32qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0111[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vqshl_u32qi.var reject : {Reject} = {(vd0|vm0) & 1};

vqshl_u32qi.disasm = {
  buffer << "vqshl.u32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshl_u64d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqshl_u64d.disasm = {
  buffer << "vqshl.u64\td" << vd << ", d" << vm << ", d" << vn;
};

op vqshl_u64di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0111[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vqshl_u64di.disasm = {
  buffer << "vqshl.u64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vqshl_u64q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u64q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqshl_u64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqshl_u64q.disasm = {
  buffer << "vqshl.u64\tq" << vd << ", q" << vm << ", q" << vn;
};

op vqshl_u64qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0111[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshl_u64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vqshl_u64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vqshl_u64qi.disasm = {
  buffer << "vqshl.u64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshlu_s8di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0110[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshlu_s8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vqshlu_s8di.disasm = {
  buffer << "vqshlu.s8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vqshlu_s8qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0110[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshlu_s8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vqshlu_s8qi.var reject : {Reject} = {(vd0|vm0) & 1};

vqshlu_s8qi.disasm = {
  buffer << "vqshlu.s8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshlu_s16di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0110[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshlu_s16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vqshlu_s16di.disasm = {
  buffer << "vqshlu.s16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vqshlu_s16qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0110[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshlu_s16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vqshlu_s16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vqshlu_s16qi.disasm = {
  buffer << "vqshlu.s16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshlu_s32di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0110[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshlu_s32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vqshlu_s32di.disasm = {
  buffer << "vqshlu.s32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vqshlu_s32qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0110[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshlu_s32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vqshlu_s32qi.var reject : {Reject} = {(vd0|vm0) & 1};

vqshlu_s32qi.disasm = {
  buffer << "vqshlu.s32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshlu_s64di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0110[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshlu_s64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vqshlu_s64di.disasm = {
  buffer << "vqshlu.s64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vqshlu_s64qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0110[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshlu_s64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vqshlu_s64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vqshlu_s64qi.disasm = {
  buffer << "vqshlu.s64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshrn_s16dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b1001[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshrn_s16dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};
vqshrn_s16dqi.var reject : {Reject} = {vm0 & 1};

vqshrn_s16dqi.disasm = {
  buffer << "vqshrn.s16\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshrn_s32dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b1001[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshrn_s32dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};
vqshrn_s32dqi.var reject : {Reject} = {vm0 & 1};

vqshrn_s32dqi.disasm = {
  buffer << "vqshrn.s32\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshrn_s64dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1001[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshrn_s64dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};
vqshrn_s64dqi.var reject : {Reject} = {vm0 & 1};

vqshrn_s64dqi.disasm = {
  buffer << "vqshrn.s64\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshrn_u16dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b1001[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshrn_u16dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};
vqshrn_u16dqi.var reject : {Reject} = {vm0 & 1};

vqshrn_u16dqi.disasm = {
  buffer << "vqshrn.u16\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshrn_u32dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b1001[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshrn_u32dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};
vqshrn_u32dqi.var reject : {Reject} = {vm0 & 1};

vqshrn_u32dqi.disasm = {
  buffer << "vqshrn.u32\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshrn_u64dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1001[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshrn_u64dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};
vqshrn_u64dqi.var reject : {Reject} = {vm0 & 1};

vqshrn_u64dqi.disasm = {
  buffer << "vqshrn.u64\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshrun_s16dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b1000[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshrun_s16dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};
vqshrun_s16dqi.var reject : {Reject} = {vm0 & 1};

vqshrun_s16dqi.disasm = {
  buffer << "vqshrun.s16\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshrun_s32dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b1000[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshrun_s32dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};
vqshrun_s32dqi.var reject : {Reject} = {vm0 & 1};

vqshrun_s32dqi.disasm = {
  buffer << "vqshrun.s32\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqshrun_s64dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1000[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqshrun_s64dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};
vqshrun_s64dqi.var reject : {Reject} = {vm0 & 1};

vqshrun_s64dqi.disasm = {
  buffer << "vqshrun.s64\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vqsub_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqsub_s8.disasm = {
  buffer << "vqsub.s8\td" << vd << ", d" << vn << ", d" << vm;
};

op vqsub_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqsub_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqsub_s8q.disasm = {
  buffer << "vqsub.s8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqsub_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqsub_s16d.disasm = {
  buffer << "vqsub.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vqsub_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqsub_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqsub_s16q.disasm = {
  buffer << "vqsub.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqsub_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqsub_s32d.disasm = {
  buffer << "vqsub.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vqsub_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqsub_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqsub_s32q.disasm = {
  buffer << "vqsub.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqsub_s64d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_s64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqsub_s64d.disasm = {
  buffer << "vqsub.s64\td" << vd << ", d" << vn << ", d" << vm;
};

op vqsub_s64q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_s64q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqsub_s64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqsub_s64q.disasm = {
  buffer << "vqsub.s64\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqsub_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqsub_u8d.disasm = {
  buffer << "vqsub.u8\td" << vd << ", d" << vn << ", d" << vm;
};

op vqsub_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqsub_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqsub_u8q.disasm = {
  buffer << "vqsub.u8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqsub_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqsub_u16d.disasm = {
  buffer << "vqsub.u16\td" << vd << ", d" << vn << ", d" << vm;
};

op vqsub_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqsub_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqsub_u16q.disasm = {
  buffer << "vqsub.u16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqsub_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqsub_u32d.disasm = {
  buffer << "vqsub.u32\td" << vd << ", d" << vn << ", d" << vm;
};

op vqsub_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqsub_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqsub_u32q.disasm = {
  buffer << "vqsub.u32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vqsub_u64d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_u64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vqsub_u64d.disasm = {
  buffer << "vqsub.u64\td" << vd << ", d" << vn << ", d" << vm;
};

op vqsub_u64q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vqsub_u64q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vqsub_u64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vqsub_u64q.disasm = {
  buffer << "vqsub.u64\tq" << vd << ", q" << vn << ", q" << vm;
};

op vraddhn_i16dq( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vraddhn_i16dq.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {(vn1|vn0)>>1};
vraddhn_i16dq.var reject : {Reject} = {(vn0|vm0) & 1};

vraddhn_i16dq.disasm = {
  buffer << "vraddhn.i16\td" << vd << ", q" << vn << ", q" << vm;
};

op vraddhn_i32dq( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vraddhn_i32dq.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {(vn1|vn0)>>1};
vraddhn_i32dq.var reject : {Reject} = {(vn0|vm0) & 1};

vraddhn_i32dq.disasm = {
  buffer << "vraddhn.i32\td" << vd << ", q" << vn << ", q" << vm;
};

op vraddhn_i64dq( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vraddhn_i64dq.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {(vn1|vn0)>>1};
vraddhn_i64dq.var reject : {Reject} = {(vn0|vm0) & 1};

vraddhn_i64dq.disasm = {
  buffer << "vraddhn.i64\td" << vd << ", q" << vn << ", q" << vm;
};

op vrecpe_f32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0101[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrecpe_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vrecpe_f32d.disasm = {
  buffer << "vrecpe.f32\td" << vd << ", d" << vm;
};

op vrecpe_f32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0101[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrecpe_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vrecpe_f32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vrecpe_f32q.disasm = {
  buffer << "vrecpe.f32\tq" << vd << ", q" << vm;
};

op vrecpe_u32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0100[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrecpe_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vrecpe_u32d.disasm = {
  buffer << "vrecpe.u32\td" << vd << ", d" << vm;
};

op vrecpe_u32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0100[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrecpe_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vrecpe_u32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vrecpe_u32q.disasm = {
  buffer << "vrecpe.u32\tq" << vd << ", q" << vm;
};

op vrecps_f32( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrecps_f32.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrecps_f32.disasm = {
  buffer << "vrecps.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vrecps_f32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrecps_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrecps_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrecps_f32q.disasm = {
  buffer << "vrecps.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vrev_168d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev_168d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vrev_168d.disasm = {
  buffer << "vrev16.8\td" << vd << ", d" << vm;
};

op vrev_168q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev_168q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vrev_168q.var reject : {Reject} = {(vd0 | vm0) & 1};

vrev_168q.disasm = {
  buffer << "vrev16.8\tq" << vd << ", q" << vm;
};

op vrev_328d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0000[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev_328d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vrev_328d.disasm = {
  buffer << "vrev32.8\td" << vd << ", d" << vm;
};

op vrev_328q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0000[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev_328q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vrev_328q.var reject : {Reject} = {(vd0 | vm0) & 1};

vrev_328q.disasm = {
  buffer << "vrev32.8\tq" << vd << ", q" << vm;
};

op vrev_648d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0000[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev_648d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vrev_648d.disasm = {
  buffer << "vrev64.8\td" << vd << ", d" << vm;
};

op vrev_648q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0000[4]: vd0[4]: 0b0000[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev_648q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vrev_648q.var reject : {Reject} = {(vd0 | vm0) & 1};

vrev_648q.disasm = {
  buffer << "vrev64.8\tq" << vd << ", q" << vm;
};

op vrev16_16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev16_16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vrev16_16d.disasm = {
  buffer << "vrev16.16\td" << vd << ", d" << vm;
};

op vrev16_16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev16_16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vrev16_16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vrev16_16q.disasm = {
  buffer << "vrev16.16\tq" << vd << ", q" << vm;
};

op vrev16_32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev16_32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vrev16_32d.disasm = {
  buffer << "vrev16.32\td" << vd << ", d" << vm;
};

op vrev16_32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev16_32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vrev16_32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vrev16_32q.disasm = {
  buffer << "vrev16.32\tq" << vd << ", q" << vm;
};

op vrev32_16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0000[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev32_16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vrev32_16d.disasm = {
  buffer << "vrev32.16\td" << vd << ", d" << vm;
};

op vrev32_16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0000[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev32_16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vrev32_16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vrev32_16q.disasm = {
  buffer << "vrev32.16\tq" << vd << ", q" << vm;
};

op vrev32_32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0000[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev32_32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vrev32_32d.disasm = {
  buffer << "vrev32.32\td" << vd << ", d" << vm;
};

op vrev32_32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0000[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev32_32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vrev32_32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vrev32_32q.disasm = {
  buffer << "vrev32.32\tq" << vd << ", q" << vm;
};

op vrev64_16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0000[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev64_16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vrev64_16d.disasm = {
  buffer << "vrev64.16\td" << vd << ", d" << vm;
};

op vrev64_16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0100[4]: vd0[4]: 0b0000[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev64_16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vrev64_16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vrev64_16q.disasm = {
  buffer << "vrev64.16\tq" << vd << ", q" << vm;
};

op vrev64_32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0000[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev64_32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vrev64_32d.disasm = {
  buffer << "vrev64.32\td" << vd << ", d" << vm;
};

op vrev64_32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1000[4]: vd0[4]: 0b0000[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrev64_32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vrev64_32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vrev64_32q.disasm = {
  buffer << "vrev64.32\tq" << vd << ", q" << vm;
};

op vrhadd_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrhadd_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrhadd_s8.disasm = {
  buffer << "vrhadd.s8\td" << vd << ", d" << vn << ", d" << vm;
};

op vrhadd_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrhadd_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrhadd_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrhadd_s8q.disasm = {
  buffer << "vrhadd.s8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vrhadd_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrhadd_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrhadd_s16d.disasm = {
  buffer << "vrhadd.s16\td" << vd << ", d" << vn << ", d" << vm;
};

op vrhadd_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrhadd_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrhadd_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrhadd_s16q.disasm = {
  buffer << "vrhadd.s16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vrhadd_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrhadd_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrhadd_s32d.disasm = {
  buffer << "vrhadd.s32\td" << vd << ", d" << vn << ", d" << vm;
};

op vrhadd_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrhadd_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrhadd_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrhadd_s32q.disasm = {
  buffer << "vrhadd.s32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vrhadd_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrhadd_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrhadd_u8d.disasm = {
  buffer << "vrhadd.u8\td" << vd << ", d" << vn << ", d" << vm;
};

op vrhadd_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrhadd_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrhadd_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrhadd_u8q.disasm = {
  buffer << "vrhadd.u8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vrhadd_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrhadd_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrhadd_u16d.disasm = {
  buffer << "vrhadd.u16\td" << vd << ", d" << vn << ", d" << vm;
};

op vrhadd_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrhadd_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrhadd_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrhadd_u16q.disasm = {
  buffer << "vrhadd.u16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vrhadd_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrhadd_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrhadd_u32d.disasm = {
  buffer << "vrhadd.u32\td" << vd << ", d" << vn << ", d" << vm;
};

op vrhadd_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0001[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrhadd_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrhadd_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrhadd_u32q.disasm = {
  buffer << "vrhadd.u32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vrshl_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrshl_s8.disasm = {
  buffer << "vrshl.s8\td" << vd << ", d" << vm << ", d" << vn;
};

op vrshl_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrshl_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrshl_s8q.disasm = {
  buffer << "vrshl.s8\tq" << vd << ", q" << vm << ", q" << vn;
};

op vrshl_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrshl_s16d.disasm = {
  buffer << "vrshl.s16\td" << vd << ", d" << vm << ", d" << vn;
};

op vrshl_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrshl_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrshl_s16q.disasm = {
  buffer << "vrshl.s16\tq" << vd << ", q" << vm << ", q" << vn;
};

op vrshl_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrshl_s32d.disasm = {
  buffer << "vrshl.s32\td" << vd << ", d" << vm << ", d" << vn;
};

op vrshl_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrshl_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrshl_s32q.disasm = {
  buffer << "vrshl.s32\tq" << vd << ", q" << vm << ", q" << vn;
};

op vrshl_s64d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_s64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrshl_s64d.disasm = {
  buffer << "vrshl.s64\td" << vd << ", d" << vm << ", d" << vn;
};

op vrshl_s64q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_s64q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrshl_s64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrshl_s64q.disasm = {
  buffer << "vrshl.s64\tq" << vd << ", q" << vm << ", q" << vn;
};

op vrshl_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrshl_u8d.disasm = {
  buffer << "vrshl.u8\td" << vd << ", d" << vm << ", d" << vn;
};

op vrshl_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrshl_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrshl_u8q.disasm = {
  buffer << "vrshl.u8\tq" << vd << ", q" << vm << ", q" << vn;
};

op vrshl_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrshl_u16d.disasm = {
  buffer << "vrshl.u16\td" << vd << ", d" << vm << ", d" << vn;
};

op vrshl_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrshl_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrshl_u16q.disasm = {
  buffer << "vrshl.u16\tq" << vd << ", q" << vm << ", q" << vn;
};

op vrshl_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrshl_u32d.disasm = {
  buffer << "vrshl.u32\td" << vd << ", d" << vm << ", d" << vn;
};

op vrshl_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrshl_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrshl_u32q.disasm = {
  buffer << "vrshl.u32\tq" << vd << ", q" << vm << ", q" << vn;
};

op vrshl_u64d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_u64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrshl_u64d.disasm = {
  buffer << "vrshl.u64\td" << vd << ", d" << vm << ", d" << vn;
};

op vrshl_u64q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrshl_u64q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrshl_u64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrshl_u64q.disasm = {
  buffer << "vrshl.u64\tq" << vd << ", q" << vm << ", q" << vn;
};

op vrshr_s8di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_s8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};

vrshr_s8di.disasm = {
  buffer << "vrshr.s8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrshr_s8qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_s8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {8-imm_};
vrshr_s8qi.var reject : {Reject} = {(vd0|vm0) & 1};

vrshr_s8qi.disasm = {
  buffer << "vrshr.s8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrshr_s16di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_s16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};

vrshr_s16di.disasm = {
  buffer << "vrshr.s16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrshr_s16qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_s16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {16-imm_};
vrshr_s16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vrshr_s16qi.disasm = {
  buffer << "vrshr.s16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrshr_s32di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_s32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};

vrshr_s32di.disasm = {
  buffer << "vrshr.s32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrshr_s32qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_s32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {32-imm_};
vrshr_s32qi.var reject : {Reject} = {(vd0 | vm0) & 1};

vrshr_s32qi.disasm = {
  buffer << "vrshr.s32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrshr_s64di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0010[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_s64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {64-imm_};

vrshr_s64di.disasm = {
  buffer << "vrshr.s64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrshr_s64qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0010[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_s64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {64-imm_};
vrshr_s64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vrshr_s64qi.disasm = {
  buffer << "vrshr.s64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrshr_u8di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_u8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};

vrshr_u8di.disasm = {
  buffer << "vrshr.u8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrshr_u8qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_u8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {8-imm_};
vrshr_u8qi.var reject : {Reject} = {(vd0|vm0) & 1};

vrshr_u8qi.disasm = {
  buffer << "vrshr.u8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrshr_u16di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_u16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};

vrshr_u16di.disasm = {
  buffer << "vrshr.u16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrshr_u16qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_u16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {16-imm_};
vrshr_u16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vrshr_u16qi.disasm = {
  buffer << "vrshr.u16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrshr_u32di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_u32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};

vrshr_u32di.disasm = {
  buffer << "vrshr.u32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrshr_u32qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0010[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_u32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {32-imm_};
vrshr_u32qi.var reject : {Reject} = {(vd0 | vm0) & 1};

vrshr_u32qi.disasm = {
  buffer << "vrshr.u32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrshr_u64di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0010[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_u64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {64-imm_};

vrshr_u64di.disasm = {
  buffer << "vrshr.u64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrshr_u64qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0010[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshr_u64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {64-imm_};
vrshr_u64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vrshr_u64qi.disasm = {
  buffer << "vrshr.u64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrshrn_i16dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b1000[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshrn_i16dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};
vrshrn_i16dqi.var reject : {Reject} = {vm0 & 1};

vrshrn_i16dqi.disasm = {
  buffer << "vrshrn.i16\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrshrn_i32dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b1000[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshrn_i32dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};
vrshrn_i32dqi.var reject : {Reject} = {vm0 & 1};

vrshrn_i32dqi.disasm = {
  buffer << "vrshrn.i32\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrshrn_i64dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1000[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrshrn_i64dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};
vrshrn_i64dqi.var reject : {Reject} = {vm0 & 1};

vrshrn_i64dqi.disasm = {
  buffer << "vrshrn.i64\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrsqrte_f32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0101[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrsqrte_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vrsqrte_f32d.disasm = {
  buffer << "vrsqrte.f32\td" << vd << ", d" << vm;
};

op vrsqrte_f32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0101[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrsqrte_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vrsqrte_f32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vrsqrte_f32q.disasm = {
  buffer << "vrsqrte.f32\tq" << vd << ", q" << vm;
};

op vrsqrte_u32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0100[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrsqrte_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vrsqrte_u32d.disasm = {
  buffer << "vrsqrte.u32\td" << vd << ", d" << vm;
};

op vrsqrte_u32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1011[4]: vd0[4]: 0b0100[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrsqrte_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vrsqrte_u32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vrsqrte_u32q.disasm = {
  buffer << "vrsqrte.u32\tq" << vd << ", q" << vm;
};

op vrsqrts_f32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1111[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsqrts_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vrsqrts_f32d.disasm = {
  buffer << "vrsqrts.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vrsqrts_f32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1111[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsqrts_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrsqrts_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vrsqrts_f32q.disasm = {
  buffer << "vrsqrts.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vrsra_s8di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0011[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_s8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};

vrsra_s8di.disasm = {
  buffer << "vrsra.s8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrsra_s8qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0011[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_s8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {8-imm_};
vrsra_s8qi.var reject : {Reject} = {(vd0|vm0) & 1};

vrsra_s8qi.disasm = {
  buffer << "vrsra.s8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrsra_s16di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0011[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_s16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};

vrsra_s16di.disasm = {
  buffer << "vrsra.s16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrsra_s16qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0011[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_s16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {16-imm_};
vrsra_s16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vrsra_s16qi.disasm = {
  buffer << "vrsra.s16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrsra_s32di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0011[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_s32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};

vrsra_s32di.disasm = {
  buffer << "vrsra.s32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrsra_s32qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0011[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_s32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {32-imm_};
vrsra_s32qi.var reject : {Reject} = {(vd0 | vm0) & 1};

vrsra_s32qi.disasm = {
  buffer << "vrsra.s32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrsra_s64di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0011[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_s64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {64-imm_};

vrsra_s64di.disasm = {
  buffer << "vrsra.s64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrsra_s64qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0011[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_s64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {64-imm_};
vrsra_s64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vrsra_s64qi.disasm = {
  buffer << "vrsra.s64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrsra_u8di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0011[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_u8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};

vrsra_u8di.disasm = {
  buffer << "vrsra.u8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrsra_u8qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0011[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_u8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {8-imm_};
vrsra_u8qi.var reject : {Reject} = {(vd0|vm0) & 1};

vrsra_u8qi.disasm = {
  buffer << "vrsra.u8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrsra_u16di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0011[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_u16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};

vrsra_u16di.disasm = {
  buffer << "vrsra.u16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrsra_u16qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0011[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_u16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {16-imm_};
vrsra_u16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vrsra_u16qi.disasm = {
  buffer << "vrsra.u16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrsra_u32di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0011[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_u32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};

vrsra_u32di.disasm = {
  buffer << "vrsra.u32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrsra_u32qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0011[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_u32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {32-imm_};
vrsra_u32qi.var reject : {Reject} = {(vd0 | vm0) & 1};

vrsra_u32qi.disasm = {
  buffer << "vrsra.u32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrsra_u64di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0011[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_u64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {64-imm_};

vrsra_u64di.disasm = {
  buffer << "vrsra.u64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vrsra_u64qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0011[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vrsra_u64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {64-imm_};
vrsra_u64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vrsra_u64qi.disasm = {
  buffer << "vrsra.u64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vrsubhn_i16dq( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrsubhn_i16dq.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrsubhn_i16dq.var reject : {Reject} = {(vn0|vm0) & 1};

vrsubhn_i16dq.disasm = {
  buffer << "vrsubhn.i16\td" << vd << ", q" << vn << ", q" << vm;
};

op vrsubhn_i32dq( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrsubhn_i32dq.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrsubhn_i32dq.var reject : {Reject} = {(vn0|vm0) & 1};

vrsubhn_i32dq.disasm = {
  buffer << "vrsubhn.i32\td" << vd << ", q" << vn << ", q" << vm;
};

op vrsubhn_i64dq( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vrsubhn_i64dq.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {(vn1|vn0)>>1};
vrsubhn_i64dq.var reject : {Reject} = {(vn0|vm0) & 1};

vrsubhn_i64dq.disasm = {
  buffer << "vrsubhn.i64\td" << vd << ", q" << vn << ", q" << vm;
};

op vshl_s8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vshl_s8.disasm = {
  buffer << "vshl.s8\td" << vd << ", d" << vm << ", d" << vn;
};

op vshl_s8di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0101[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshl_s8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vshl_s8di.disasm = {
  buffer << "vshl.s8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vshl_s8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_s8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vshl_s8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vshl_s8q.disasm = {
  buffer << "vshl.s8\tq" << vd << ", q" << vm << ", q" << vn;
};

op vshl_s8qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0101[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshl_s8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vshl_s8qi.var reject : {Reject} = {(vd0|vm0) & 1};

vshl_s8qi.disasm = {
  buffer << "vshl.s8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshl_s16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_s16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vshl_s16d.disasm = {
  buffer << "vshl.s16\td" << vd << ", d" << vm << ", d" << vn;
};

op vshl_s16di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0101[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshl_s16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vshl_s16di.disasm = {
  buffer << "vshl.s16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vshl_s16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_s16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vshl_s16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vshl_s16q.disasm = {
  buffer << "vshl.s16\tq" << vd << ", q" << vm << ", q" << vn;
};

op vshl_s16qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0101[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshl_s16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vshl_s16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vshl_s16qi.disasm = {
  buffer << "vshl.s16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshl_s32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_s32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vshl_s32d.disasm = {
  buffer << "vshl.s32\td" << vd << ", d" << vm << ", d" << vn;
};

op vshl_s32di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0101[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshl_s32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vshl_s32di.disasm = {
  buffer << "vshl.s32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vshl_s32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_s32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vshl_s32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vshl_s32q.disasm = {
  buffer << "vshl.s32\tq" << vd << ", q" << vm << ", q" << vn;
};

op vshl_s32qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0101[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshl_s32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vshl_s32qi.var reject : {Reject} = {(vd0|vm0) & 1};

vshl_s32qi.disasm = {
  buffer << "vshl.s32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshl_s64d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_s64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vshl_s64d.disasm = {
  buffer << "vshl.s64\td" << vd << ", d" << vm << ", d" << vn;
};

op vshl_s64di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0101[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshl_s64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vshl_s64di.disasm = {
  buffer << "vshl.s64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vshl_s64q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_s64q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vshl_s64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vshl_s64q.disasm = {
  buffer << "vshl.s64\tq" << vd << ", q" << vm << ", q" << vn;
};

op vshl_s64qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0101[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshl_s64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vshl_s64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vshl_s64qi.disasm = {
  buffer << "vshl.s64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshl_u8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_u8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vshl_u8d.disasm = {
  buffer << "vshl.u8\td" << vd << ", d" << vm << ", d" << vn;
};

op vshl_u8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_u8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vshl_u8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vshl_u8q.disasm = {
  buffer << "vshl.u8\tq" << vd << ", q" << vm << ", q" << vn;
};

op vshl_u16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_u16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vshl_u16d.disasm = {
  buffer << "vshl.u16\td" << vd << ", d" << vm << ", d" << vn;
};

op vshl_u16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_u16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vshl_u16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vshl_u16q.disasm = {
  buffer << "vshl.u16\tq" << vd << ", q" << vm << ", q" << vn;
};

op vshl_u32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_u32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vshl_u32d.disasm = {
  buffer << "vshl.u32\td" << vd << ", d" << vm << ", d" << vn;
};

op vshl_u32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_u32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vshl_u32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vshl_u32q.disasm = {
  buffer << "vshl.u32\tq" << vd << ", q" << vm << ", q" << vn;
};

op vshl_u64d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_u64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vshl_u64d.disasm = {
  buffer << "vshl.u64\td" << vd << ", d" << vm << ", d" << vn;
};

op vshl_u64q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b0100[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshl_u64q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vshl_u64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vshl_u64q.disasm = {
  buffer << "vshl.u64\tq" << vd << ", q" << vm << ", q" << vn;
};

op vshll_i8( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0010[4]: vd0[4]: 0b0011[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshll_i8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1};
vshll_i8.var reject : {Reject} = {vd0 & 1};

vshll_i8.disasm = {
  buffer << "vshll.i8\tq" << vd << ", d" << vm << ", #8";
};

op vshll_i16( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0110[4]: vd0[4]: 0b0011[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshll_i16.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1};
vshll_i16.var reject : {Reject} = {vd0 & 1};

vshll_i16.disasm = {
  buffer << "vshll.i16\tq" << vd << ", d" << vm << ", #16";
};

op vshll_i32( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1010[4]: vd0[4]: 0b0011[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vshll_i32.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1};
vshll_i32.var reject : {Reject} = {vd0 & 1};

vshll_i32.disasm = {
  buffer << "vshll.i32\tq" << vd << ", d" << vm << ", #32";
};

op vshll_s8dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b1010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshll_s8dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};
vshll_s8dqi.var reject : {Reject} = {vm0 & 1};

vshll_s8dqi.disasm = {
  buffer << "vshll.s8\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshll_s16dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b1010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshll_s16dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};
vshll_s16dqi.var reject : {Reject} = {vm0 & 1};

vshll_s16dqi.disasm = {
  buffer << "vshll.s16\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshll_s32dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshll_s32dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};
vshll_s32dqi.var reject : {Reject} = {vm0 & 1};

vshll_s32dqi.disasm = {
  buffer << "vshll.s32\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshll_u8dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b1010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshll_u8dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};
vshll_u8dqi.var reject : {Reject} = {vm0 & 1};

vshll_u8dqi.disasm = {
  buffer << "vshll.u8\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshll_u16dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b1010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshll_u16dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};
vshll_u16dqi.var reject : {Reject} = {vm0 & 1};

vshll_u16dqi.disasm = {
  buffer << "vshll.u16\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshll_u32dqi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1010[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshll_u32dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};
vshll_u32dqi.var reject : {Reject} = {vm0 & 1};

vshll_u32dqi.disasm = {
  buffer << "vshll.u32\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshr_s8di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0000[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_s8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};

vshr_s8di.disasm = {
  buffer << "vshr.s8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vshr_s8qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0000[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_s8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {8-imm_};
vshr_s8qi.var reject : {Reject} = {(vd0|vm0) & 1};

vshr_s8qi.disasm = {
  buffer << "vshr.s8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshr_s16di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0000[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_s16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};

vshr_s16di.disasm = {
  buffer << "vshr.s16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vshr_s16qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0000[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_s16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {16-imm_};
vshr_s16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vshr_s16qi.disasm = {
  buffer << "vshr.s16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshr_s32di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0000[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_s32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};

vshr_s32di.disasm = {
  buffer << "vshr.s32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vshr_s32qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0000[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_s32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {32-imm_};
vshr_s32qi.var reject : {Reject} = {(vd0 | vm0) & 1};

vshr_s32qi.disasm = {
  buffer << "vshr.s32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshr_s64di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0000[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_s64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {64-imm_};

vshr_s64di.disasm = {
  buffer << "vshr.s64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vshr_s64qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0000[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_s64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {64-imm_};
vshr_s64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vshr_s64qi.disasm = {
  buffer << "vshr.s64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshr_u8di2( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0000[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_u8di2.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};

vshr_u8di2.disasm = {
  buffer << "vshr.u8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vshr_u8qi2( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0000[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_u8qi2.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {8-imm_};
vshr_u8qi2.var reject : {Reject} = {(vd0|vm0) & 1};

vshr_u8qi2.disasm = {
  buffer << "vshr.u8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshr_u16di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0000[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_u16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};

vshr_u16di.disasm = {
  buffer << "vshr.u16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vshr_u16qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0000[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_u16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {16-imm_};
vshr_u16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vshr_u16qi.disasm = {
  buffer << "vshr.u16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshr_u32di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0000[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_u32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};

vshr_u32di.disasm = {
  buffer << "vshr.u32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vshr_u32qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0000[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_u32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {32-imm_};
vshr_u32qi.var reject : {Reject} = {(vd0 | vm0) & 1};

vshr_u32qi.disasm = {
  buffer << "vshr.u32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshr_u64di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0000[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_u64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {64-imm_};

vshr_u64di.disasm = {
  buffer << "vshr.u64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vshr_u64qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0000[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshr_u64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {64-imm_};
vshr_u64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vshr_u64qi.disasm = {
  buffer << "vshr.u64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshrn_i16dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b1000[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshrn_i16dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};
vshrn_i16dqi.var reject : {Reject} = {vm0 & 1};

vshrn_i16dqi.disasm = {
  buffer << "vshrn.i16\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshrn_i32dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b1000[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshrn_i32dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};
vshrn_i32dqi.var reject : {Reject} = {vm0 & 1};

vshrn_i32dqi.disasm = {
  buffer << "vshrn.i32\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vshrn_i64dqi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b1000[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vshrn_i64dqi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};
vshrn_i64dqi.var reject : {Reject} = {vm0 & 1};

vshrn_i64dqi.disasm = {
  buffer << "vshrn.i64\td" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsli_8di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0101[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsli_8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vsli_8di.disasm = {
  buffer << "vsli.8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsli_8qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0101[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsli_8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vsli_8qi.var reject : {Reject} = {(vd0|vm0) & 1};

vsli_8qi.disasm = {
  buffer << "vsli.8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsli_16di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0101[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsli_16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vsli_16di.disasm = {
  buffer << "vsli.16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsli_16qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0101[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsli_16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vsli_16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vsli_16qi.disasm = {
  buffer << "vsli.16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsli_32di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0101[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsli_32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vsli_32di.disasm = {
  buffer << "vsli.32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsli_32qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0101[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsli_32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vsli_32qi.var reject : {Reject} = {(vd0|vm0) & 1};

vsli_32qi.disasm = {
  buffer << "vsli.32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsli_64di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0101[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsli_64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {imm_};

vsli_64di.disasm = {
  buffer << "vsli.64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsli_64qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0101[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsli_64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {imm_};
vsli_64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vsli_64qi.disasm = {
  buffer << "vsli.64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsra_s8di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_s8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};

vsra_s8di.disasm = {
  buffer << "vsra.s8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsra_s8qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_s8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {8-imm_};
vsra_s8qi.var reject : {Reject} = {(vd0|vm0) & 1};

vsra_s8qi.disasm = {
  buffer << "vsra.s8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsra_s16di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_s16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};

vsra_s16di.disasm = {
  buffer << "vsra.s16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsra_s16qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_s16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {16-imm_};
vsra_s16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vsra_s16qi.disasm = {
  buffer << "vsra.s16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsra_s32di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_s32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};

vsra_s32di.disasm = {
  buffer << "vsra.s32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsra_s32qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_s32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {32-imm_};
vsra_s32qi.var reject : {Reject} = {(vd0 | vm0) & 1};

vsra_s32qi.disasm = {
  buffer << "vsra.s32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsra_s64di( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0001[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_s64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {64-imm_};

vsra_s64di.disasm = {
  buffer << "vsra.s64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsra_s64qi( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0001[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_s64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {64-imm_};
vsra_s64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vsra_s64qi.disasm = {
  buffer << "vsra.s64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsra_u8di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_u8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};

vsra_u8di.disasm = {
  buffer << "vsra.u8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsra_u8qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_u8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {8-imm_};
vsra_u8qi.var reject : {Reject} = {(vd0|vm0) & 1};

vsra_u8qi.disasm = {
  buffer << "vsra.u8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsra_u16di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_u16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};

vsra_u16di.disasm = {
  buffer << "vsra.u16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsra_u16qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_u16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {16-imm_};
vsra_u16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vsra_u16qi.disasm = {
  buffer << "vsra.u16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsra_u32di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_u32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};

vsra_u32di.disasm = {
  buffer << "vsra.u32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsra_u32qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_u32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {32-imm_};
vsra_u32qi.var reject : {Reject} = {(vd0 | vm0) & 1};

vsra_u32qi.disasm = {
  buffer << "vsra.u32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsra_u64di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0001[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_u64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {64-imm_};

vsra_u64di.disasm = {
  buffer << "vsra.u64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsra_u64qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0001[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsra_u64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {64-imm_};
vsra_u64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vsra_u64qi.disasm = {
  buffer << "vsra.u64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsri_8di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0100[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsri_8di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {8-imm_};

vsri_8di.disasm = {
  buffer << "vsri.8\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsri_8qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: 0b1[1]: imm_[3]: vd0[4]: 0b0100[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsri_8qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {8-imm_};
vsri_8qi.var reject : {Reject} = {(vd0|vm0) & 1};

vsri_8qi.disasm = {
  buffer << "vsri.8\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsri_16di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0100[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsri_16di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {16-imm_};

vsri_16di.disasm = {
  buffer << "vsri.16\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsri_16qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: imm_[4]: vd0[4]: 0b0100[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsri_16qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {16-imm_};
vsri_16qi.var reject : {Reject} = {(vd0|vm0) & 1};

vsri_16qi.disasm = {
  buffer << "vsri.16\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsri_32di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0100[4]: 0b00[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsri_32di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {32-imm_};

vsri_32di.disasm = {
  buffer << "vsri.32\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsri_32qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b1[1]: imm_[5]: vd0[4]: 0b0100[4]: 0b01[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsri_32qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {32-imm_};
vsri_32qi.var reject : {Reject} = {(vd0 | vm0) & 1};

vsri_32qi.disasm = {
  buffer << "vsri.32\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vsri_64di( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0100[4]: 0b10[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsri_64di.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, imm : {uint32_t} = {64-imm_};

vsri_64di.disasm = {
  buffer << "vsri.64\td" << vd << ", d" << vm << ", " << DisasmI(imm);
};

op vsri_64qi( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: imm_[6]: vd0[4]: 0b0100[4]: 0b11[2]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vsri_64qi.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, imm : {uint32_t} = {64-imm_};
vsri_64qi.var reject : {Reject} = {(vd0|vm0) & 1};

vsri_64qi.disasm = {
  buffer << "vsri.64\tq" << vd << ", q" << vm << ", " << DisasmI(imm);
};

op vst1_8( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b001000[6]: len[2]: ra[4] );
vst1_8.var vm : {uint32_t} = {vm1|vm0};

vst1_8.disasm = {
  buffer << "vst1.8\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_16( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b001001[6]: len[2]: ra[4] );
vst1_16.var vm : {uint32_t} = {vm1|vm0};

vst1_16.disasm = {
  buffer << "vst1.16\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_32( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b001010[6]: len[2]: ra[4] );
vst1_32.var vm : {uint32_t} = {vm1|vm0};

vst1_32.disasm = {
  buffer << "vst1.32\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_64( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b001011[6]: len[2]: ra[4] );
vst1_64.var vm : {uint32_t} = {vm1|vm0};

vst1_64.disasm = {
  buffer << "vst1.64\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_8_s2t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b011100[6]: len[2]: ra[4] );
vst1_8_s2t.var vm : {uint32_t} = {vm1|vm0};

vst1_8_s2t.disasm = {
  buffer << "vst1.8\t{d" << vm << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_8bp( 0b1111[4]: 0b0100[4]: 0b1[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b00[2]: 0b00[2]: part[3]: x[1]: ra[4] );
vst1_8bp.var vm : {uint32_t} = {vm1|vm0};
vst1_8bp.var reject : {Reject} = {x};

vst1_8bp.disasm = {
  buffer << "vst1.8\t{d" << vm << "[" << part << "]}, [" << DisasmRegister(rb) << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_8d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b101000[6]: len[2]: ra[4] );
vst1_8d.var vm : {uint32_t} = {vm1|vm0};

vst1_8d.disasm = {
  buffer << "vst1.8\t{d" << vm << "-d" << (vm+1) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_8t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b011000[6]: len[2]: ra[4] );
vst1_8t.var vm : {uint32_t} = {vm1|vm0};

vst1_8t.disasm = {
  buffer << "vst1.8\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_16_s2t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b011101[6]: len[2]: ra[4] );
vst1_16_s2t.var vm : {uint32_t} = {vm1|vm0};

vst1_16_s2t.disasm = {
  buffer << "vst1.16\t{d" << vm << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_16bp( 0b1111[4]: 0b0100[4]: 0b1[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b01[2]: 0b00[2]: part[2]: y[1]: x[1]: ra[4] );
vst1_16bp.var vm : {uint32_t} = {vm1|vm0};
vst1_16bp.var reject : {Reject} = {y};

vst1_16bp.disasm = {
  buffer << "vst1.16\t{d" << vm << "[" << part << "]}, [" << DisasmRegister(rb) << (x?" :16":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_16d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b101001[6]: len[2]: ra[4] );
vst1_16d.var vm : {uint32_t} = {vm1|vm0};

vst1_16d.disasm = {
  buffer << "vst1.16\t{d" << vm << "-d" << (vm+1) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_16t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b011001[6]: len[2]: ra[4] );
vst1_16t.var vm : {uint32_t} = {vm1|vm0};

vst1_16t.disasm = {
  buffer << "vst1.16\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_32_s2t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b011110[6]: len[2]: ra[4] );
vst1_32_s2t.var vm : {uint32_t} = {vm1|vm0};

vst1_32_s2t.disasm = {
  buffer << "vst1.32\t{d" << vm << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_32bp( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b1000[4]: part[1]: len[3]: ra[4] );
vst1_32bp.var vm : {uint32_t} = {vm1|vm0};
vst1_32bp.var reject : {Reject} = {(len != 0) and (len != 3)};

vst1_32bp.disasm = {
  buffer << "vst1.32\t{d" << vm << "[" << part << "]}, [" << DisasmRegister(rb) << (len?" :32":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_32d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b101010[6]: len[2]: ra[4] );
vst1_32d.var vm : {uint32_t} = {vm1|vm0};

vst1_32d.disasm = {
  buffer << "vst1.32\t{d" << vm << "-d" << (vm+1) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_32t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b011010[6]: len[2]: ra[4] );
vst1_32t.var vm : {uint32_t} = {vm1|vm0};

vst1_32t.disasm = {
  buffer << "vst1.32\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_64_s2t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b011111[6]: len[2]: ra[4] );
vst1_64_s2t.var vm : {uint32_t} = {vm1|vm0};

vst1_64_s2t.disasm = {
  buffer << "vst1.64\t{d" << vm << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_64d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b101011[6]: len[2]: ra[4] );
vst1_64d.var vm : {uint32_t} = {vm1|vm0};

vst1_64d.disasm = {
  buffer << "vst1.64\t{d" << vm << "-d" << (vm+1) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst1_64t( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b011011[6]: len[2]: ra[4] );
vst1_64t.var vm : {uint32_t} = {vm1|vm0};

vst1_64t.disasm = {
  buffer << "vst1.64\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst2_8( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b001100[6]: len[2]: ra[4] );
vst2_8.var vm : {uint32_t} = {vm1|vm0};

vst2_8.disasm = {
  buffer << "vst2.8\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst2_16( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b001101[6]: len[2]: ra[4] );
vst2_16.var vm : {uint32_t} = {vm1|vm0};

vst2_16.disasm = {
  buffer << "vst2.16\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst2_32( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b001110[6]: len[2]: ra[4] );
vst2_32.var vm : {uint32_t} = {vm1|vm0};

vst2_32.disasm = {
  buffer << "vst2.32\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst2_8_s2d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b100100[6]: len[2]: ra[4] );
vst2_8_s2d.var vm : {uint32_t} = {vm1|vm0};

vst2_8_s2d.disasm = {
  buffer << "vst2.8\t{d" << vm << ",d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst2_8bp( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b0001[4]: part[3]: x[1]: ra[4] );
vst2_8bp.var vm : {uint32_t} = {vm1|vm0};

vst2_8bp.disasm = {
  buffer << "vst2.8\t";
  buffer << "{d" << vm << "[" << part << "],d" << (vm+1) << "[" << part << "]}, [" << DisasmRegister(rb) << (x?" :16":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst2_8d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b100000[6]: len[2]: ra[4] );
vst2_8d.var vm : {uint32_t} = {vm1|vm0};

vst2_8d.disasm = {
  buffer << "vst2.8\t{d" << vm << "-d" << (vm+1) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst2_16_s2d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b100101[6]: len[2]: ra[4] );
vst2_16_s2d.var vm : {uint32_t} = {vm1|vm0};

vst2_16_s2d.disasm = {
  buffer << "vst2.16\t{d" << vm << ",d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst2_16bp( 0b1111[4]: 0b0100[4]: 0b1[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b01[2]: 0b01[2]: part[2]: y[1]: x[1]: ra[4] );
vst2_16bp.var vm : {uint32_t} = {vm1|vm0};

vst2_16bp.disasm = {
  buffer << "vst2.16\t{d" << vm << "[" << part << "],d" << (vm+1+y) << "[" << part << "]}, [" << DisasmRegister(rb) << (x?" :32":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst2_16d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b100001[6]: len[2]: ra[4] );
vst2_16d.var vm : {uint32_t} = {vm1|vm0};

vst2_16d.disasm = {
  buffer << "vst2.16\t{d" << vm << "-d" << (vm+1) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst2_32_s2d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b100110[6]: len[2]: ra[4] );
vst2_32_s2d.var vm : {uint32_t} = {vm1|vm0};

vst2_32_s2d.disasm = {
  buffer << "vst2.32\t{d" << vm << ",d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst2_32bp( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b1001[4]: part[1]: z[1]: y[1]: x[1]: ra[4] );
vst2_32bp.var vm : {uint32_t} = {vm1|vm0};
vst2_32bp.var reject : {Reject} = {y};

vst2_32bp.disasm = {
  buffer << "vst2.32\t";
  buffer << "{d" << vm << "[" << part << "],d" << (vm+1+z) << "[" << part << "]}, [" << DisasmRegister(rb) << (x?" :64":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst2_32d( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b100010[6]: len[2]: ra[4] );
vst2_32d.var vm : {uint32_t} = {vm1|vm0};

vst2_32d.disasm = {
  buffer << "vst2.32\t{d" << vm << "-d" << (vm+1) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst3_8( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b010000[6]: len[2]: ra[4] );
vst3_8.var vm : {uint32_t} = {vm1|vm0};

vst3_8.disasm = {
  buffer << "vst3.8\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst3_16( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b010001[6]: len[2]: ra[4] );
vst3_16.var vm : {uint32_t} = {vm1|vm0};

vst3_16.disasm = {
  buffer << "vst3.16\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst3_32( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b010010[6]: len[2]: ra[4] );
vst3_32.var vm : {uint32_t} = {vm1|vm0};

vst3_32.disasm = {
  buffer << "vst3.32\t{d" << vm << "-d" << (vm+2) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst3_8_s2( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b010100[6]: len[2]: ra[4] );
vst3_8_s2.var vm : {uint32_t} = {vm1|vm0};

vst3_8_s2.disasm = {
  buffer << "vst3.8\t{d" << vm << ",d" << (vm+2) << ",d" << (vm+4) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst3_8bp( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b0010[4]: part[3]: x[1]: ra[4] );
vst3_8bp.var vm : {uint32_t} = {vm1|vm0};
vst3_8bp.var reject : {Reject} = {x};

vst3_8bp.disasm = {
  buffer << "vst3.8\t{d" << vm << "[" << part << "],d" << (vm+1) << "[" << part << "],d" << (vm+2) << "[" << part << "]}, [" << DisasmRegister(rb) << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst3_16_s2( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b010101[6]: len[2]: ra[4] );
vst3_16_s2.var vm : {uint32_t} = {vm1|vm0};

vst3_16_s2.disasm = {
  buffer << "vst3.16\t{d" << vm << ",d" << (vm+2) << ",d" << (vm+4) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst3_16bp( 0b1111[4]: 0b0100[4]: 0b1[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b01[2]: 0b10[2]: part[2]: y[1]: x[1]: ra[4] );
vst3_16bp.var vm : {uint32_t} = {vm1|vm0};
vst3_16bp.var reject : {Reject} = {x};

vst3_16bp.disasm = {
  buffer << "vst3.16\t{d" << vm << "[" << part << "],d" << (vm+(1+y)) << "[" << part << "],d" << (vm+2*(1+y)) << "[" << part << "]}, [" << DisasmRegister(rb) << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst3_32_s2( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b010110[6]: len[2]: ra[4] );
vst3_32_s2.var vm : {uint32_t} = {vm1|vm0};

vst3_32_s2.disasm = {
  buffer << "vst3.32\t{d" << vm << ",d" << (vm+2) << ",d" << (vm+4) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst3_32bp( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b1010[4]: part[1]: y[1]: x[2]: ra[4] );
vst3_32bp.var vm : {uint32_t} = {vm1|vm0};
vst3_32bp.var reject : {Reject} = {x};

vst3_32bp.disasm = {
  buffer << "vst3.32\t";
  buffer << "{d" << vm << "[" << part << "],d" << (vm+(1+y)) << "[" << part << "],d" << (vm+2*(1+y)) << "[" << part << "]}, [" << DisasmRegister(rb) << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst4_8( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b000000[6]: len[2]: ra[4] );
vst4_8.var vm : {uint32_t} = {vm1|vm0};

vst4_8.disasm = {
  buffer << "vst4.8\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst4_16( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b000001[6]: len[2]: ra[4] );
vst4_16.var vm : {uint32_t} = {vm1|vm0};

vst4_16.disasm = {
  buffer << "vst4.16\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst4_32( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b000010[6]: len[2]: ra[4] );
vst4_32.var vm : {uint32_t} = {vm1|vm0};

vst4_32.disasm = {
  buffer << "vst4.32\t{d" << vm << "-d" << (vm+3) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst4_8_s2( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b000100[6]: len[2]: ra[4] );
vst4_8_s2.var vm : {uint32_t} = {vm1|vm0};

vst4_8_s2.disasm = {
  buffer << "vst4.8\t{d" << vm << ",d" << (vm+2) << ",d" << (vm+4) << ",d" << (vm+6) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst4_8bp( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b0011[4]: part[3]: x[1]: ra[4] );
vst4_8bp.var vm : {uint32_t} = {vm1|vm0};

vst4_8bp.disasm = {
  buffer << "vst4.8\t";
  buffer << "{d" << vm << "[" << part << "],d" << (vm+1) << "[" << part << "],d" << (vm+2) << "[" << part << "],d" << (vm+3) << "[" << part << "]}, [" << DisasmRegister(rb) << (x?" :32":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst4_16_s2( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b000101[6]: len[2]: ra[4] );
vst4_16_s2.var vm : {uint32_t} = {vm1|vm0};

vst4_16_s2.disasm = {
  buffer << "vst4.16\t{d" << vm << ",d" << (vm+2) << ",d" << (vm+4) << ",d" << (vm+6) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst4_16bp( 0b1111[4]: 0b0100[4]: 0b1[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b01[2]: 0b11[2]: part[2]: y[1]: x[1]: ra[4] );
vst4_16bp.var vm : {uint32_t} = {vm1|vm0};

vst4_16bp.disasm = {
  buffer << "vst4.16\t";
  buffer << "{d" << vm << "[" << part << "],d" << (vm+(1+y)) << "[" << part << "],d" << (vm+2*(1+y)) << "[" << part << "],d" << (vm+3*(1+y)) << "[" << part << "]}, [" << DisasmRegister(rb) << (x?" :64":"") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst4_32_s2( 0b11110100[8]: 0b0[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b000110[6]: len[2]: ra[4] );
vst4_32_s2.var vm : {uint32_t} = {vm1|vm0};

vst4_32_s2.disasm = {
  buffer << "vst4.32\t{d" << vm << ",d" << (vm+2) << ",d" << (vm+4) << ",d" << (vm+6) << "}, [" << DisasmRegister(rb);
  if (len) buffer << " :" << ((32 << len));
  buffer << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vst4_32bp( 0b11110100[8]: 0b1[1]: shl<4> vm1[1]: 0b00[2]: rb[4]: vm0[4]: 0b1011[4]: part[1]: y[1]: x[2]: ra[4] );
vst4_32bp.var vm : {uint32_t} = {vm1|vm0};
vst4_32bp.var reject : {Reject} = {(part and y) or (x == 3)};

vst4_32bp.disasm = {
  buffer << "vst4.32\t";
  buffer << "{d" << vm << "[" << part << "],d" << (vm+(1+y)) << "[" << part << "],d" << (vm+2*(1+y)) << "[" << part << "],d" << (vm+3*(1+y)) << "[" << part << "]}, [" << DisasmRegister(rb) << ((x==0)?"":(x==1)?" :64":" :128") << "]";
  if      (ra == 13) buffer << "!";
  else if (ra != 15) buffer << ", " << DisasmRegister(ra);
};

op vsub_f32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsub_f32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vsub_f32d.disasm = {
  buffer << "vsub.f32\td" << vd << ", d" << vn << ", d" << vm;
};

op vsub_f32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1101[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsub_f32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsub_f32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vsub_f32q.disasm = {
  buffer << "vsub.f32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vsub_i8d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsub_i8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vsub_i8d.disasm = {
  buffer << "vsub.i8\td" << vd << ", d" << vn << ", d" << vm;
};

op vsub_i8q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsub_i8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsub_i8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vsub_i8q.disasm = {
  buffer << "vsub.i8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vsub_i16d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsub_i16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vsub_i16d.disasm = {
  buffer << "vsub.i16\td" << vd << ", d" << vn << ", d" << vm;
};

op vsub_i16q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsub_i16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsub_i16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vsub_i16q.disasm = {
  buffer << "vsub.i16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vsub_i32d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsub_i32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vsub_i32d.disasm = {
  buffer << "vsub.i32\td" << vd << ", d" << vn << ", d" << vm;
};

op vsub_i32q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsub_i32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsub_i32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vsub_i32q.disasm = {
  buffer << "vsub.i32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vsub_i64d( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsub_i64d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vsub_i64d.disasm = {
  buffer << "vsub.i64\td" << vd << ", d" << vn << ", d" << vm;
};

op vsub_i64q( 0b11110011[8]: 0b0[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsub_i64q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsub_i64q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vsub_i64q.disasm = {
  buffer << "vsub.i64\tq" << vd << ", q" << vn << ", q" << vm;
};

op vsubhn_i16dq( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubhn_i16dq.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsubhn_i16dq.var reject : {Reject} = {(vn0|vm0) & 1};

vsubhn_i16dq.disasm = {
  buffer << "vsubhn.i16\td" << vd << ", q" << vn << ", q" << vm;
};

op vsubhn_i32dq( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubhn_i32dq.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsubhn_i32dq.var reject : {Reject} = {(vn0|vm0) & 1};

vsubhn_i32dq.disasm = {
  buffer << "vsubhn.i32\td" << vd << ", q" << vn << ", q" << vm;
};

op vsubhn_i64dq( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0110[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubhn_i64dq.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsubhn_i64dq.var reject : {Reject} = {(vn0|vm0) & 1};

vsubhn_i64dq.disasm = {
  buffer << "vsubhn.i64\td" << vd << ", q" << vn << ", q" << vm;
};

op vsubl_s8qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubl_s8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vsubl_s8qd.var reject : {Reject} = {vd0 & 1};

vsubl_s8qd.disasm = {
  buffer << "vsubl.s8\tq" << vd << ", d" << vn << ", d" << vm;
};

op vsubl_s16qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubl_s16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vsubl_s16qd.var reject : {Reject} = {vd0 & 1};

vsubl_s16qd.disasm = {
  buffer << "vsubl.s16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vsubl_s32qd( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubl_s32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vsubl_s32qd.var reject : {Reject} = {vd0 & 1};

vsubl_s32qd.disasm = {
  buffer << "vsubl.s32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vsubl_u8qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubl_u8qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};
vsubl_u8qd.var reject : {Reject} = {vd0 & 1};

vsubl_u8qd.disasm = {
  buffer << "vsubl.u8\tq" << (vd>>1) << ", d" << vn << ", d" << vm;
};

vsubl_u8qd.execute = {
  typedef typename ARCH::U8 U8;
  typedef typename ARCH::U16 U16;
  
  // CheckAdvSIMDEnabled();
  for (unsigned idx = 0; idx < 8; ++idx)
    {
      U16 op1( cpu.GetVDE( vn, idx, U8() ) ), op2( cpu.GetVDE( vm, idx, U8() ) ), res = op1 - op2;
      cpu.SetVDE( vd + (idx >= 4), idx % 4, res );
    }
};

op vsubl_u16qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubl_u16qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vsubl_u16qd.var reject : {Reject} = {vd0 & 1};

vsubl_u16qd.disasm = {
  buffer << "vsubl.u16\tq" << vd << ", d" << vn << ", d" << vm;
};

op vsubl_u32qd( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0010[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubl_u32qd.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {vn1|vn0};
vsubl_u32qd.var reject : {Reject} = {vd0 & 1};

vsubl_u32qd.disasm = {
  buffer << "vsubl.u32\tq" << vd << ", d" << vn << ", d" << vm;
};

op vsubw_s8( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubw_s8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsubw_s8.var reject : {Reject} = {(vd0|vn0) & 1};

vsubw_s8.disasm = {
  buffer << "vsubw.s8\tq" << vd << ", q" << vn << ", d" << vm;
};

op vsubw_s16( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubw_s16.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsubw_s16.var reject : {Reject} = {(vd0|vn0) & 1};

vsubw_s16.disasm = {
  buffer << "vsubw.s16\tq" << vd << ", q" << vn << ", d" << vm;
};

op vsubw_s32( 0b11110010[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubw_s32.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsubw_s32.var reject : {Reject} = {(vd0|vn0) & 1};

vsubw_s32.disasm = {
  buffer << "vsubw.s32\tq" << vd << ", q" << vn << ", d" << vm;
};

op vsubw_u8( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubw_u8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsubw_u8.var reject : {Reject} = {(vd0|vn0) & 1};

vsubw_u8.disasm = {
  buffer << "vsubw.u8\tq" << vd << ", q" << vn << ", d" << vm;
};

op vsubw_u16( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubw_u16.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsubw_u16.var reject : {Reject} = {(vd0|vn0) & 1};

vsubw_u16.disasm = {
  buffer << "vsubw.u16\tq" << vd << ", q" << vn << ", d" << vm;
};

op vsubw_u32( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b0011[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vsubw_u32.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vsubw_u32.var reject : {Reject} = {(vd0|vn0) & 1};

vsubw_u32.disasm = {
  buffer << "vsubw.u32\tq" << vd << ", q" << vn << ", d" << vm;
};

op vswp_d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0010[4]: vd0[4]: 0b0000[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vswp_d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vswp_d.disasm = {
  buffer << "vswp\td" << vd << ", d" << vm;
};

op vswp_q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0010[4]: vd0[4]: 0b0000[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vswp_q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vswp_q.var reject : {Reject} = {(vd0 | vm0) & 1};

vswp_q.disasm = {
  buffer << "vswp\tq" << vd << ", q" << vm;
};

op vtbl_8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b10[2]: x[2]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vtbl_8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vtbl_8d.disasm = {
  if (x == 0)         buffer << "vtbl.8\td" << vd << ", {d" << vn << "}, d" << vm;
  else if ((vn+x)<32) buffer << "vtbl.8\td" << vd << ", {d" << vn << "-d" << (vn+x) << "}, d" << vm;
  else                buffer << "vtbl.8\td" << vd << ", {d" << vn << "-<overflow reg d" << (vn+x) << "}, d" << vm;
};

op vtbx_8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: vn0[4]: vd0[4]: 0b10[2]: x[2]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vtbx_8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vtbx_8d.disasm = {
  if (x == 0)         buffer << "vtbx.8\td" << vd << ", {d" << vn << "}, d" << vm;
  else if ((vn+x)<32) buffer << "vtbx.8\td" << vd << ", {d" << vn << "-d" << (vn+x) << "}, d" << vm;
  else                buffer << "vtbx.8\td" << vd << ", {d" << vn << "-<overflow reg d" << (vn+x) << "}, d" << vm;
};

op vtrn_8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0010[4]: vd0[4]: 0b0000[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vtrn_8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vtrn_8d.disasm = {
  buffer << "vtrn.8\td" << vd << ", d" << vm;
};

op vtrn_8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0010[4]: vd0[4]: 0b0000[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vtrn_8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vtrn_8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vtrn_8q.disasm = {
  buffer << "vtrn.8\tq" << vd << ", q" << vm;
};

op vtrn_16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0110[4]: vd0[4]: 0b0000[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vtrn_16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vtrn_16d.disasm = {
  buffer << "vtrn.16\td" << vd << ", d" << vm;
};

op vtrn_16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0110[4]: vd0[4]: 0b0000[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vtrn_16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vtrn_16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vtrn_16q.disasm = {
  buffer << "vtrn.16\tq" << vd << ", q" << vm;
};

op vtrn_32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1010[4]: vd0[4]: 0b0000[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vtrn_32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vtrn_32d.disasm = {
  buffer << "vtrn.32\td" << vd << ", d" << vm;
};

op vtrn_32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1010[4]: vd0[4]: 0b0000[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vtrn_32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vtrn_32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vtrn_32q.disasm = {
  buffer << "vtrn.32\tq" << vd << ", q" << vm;
};

op vtst_i8( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vtst_i8.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vtst_i8.disasm = {
  buffer << "vtst.8\td" << vd << ", d" << vn << ", d" << vm;
};

op vtst_i8q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b00[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vtst_i8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vtst_i8q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vtst_i8q.disasm = {
  buffer << "vtst.8\tq" << vd << ", q" << vn << ", q" << vm;
};

op vtst_16d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vtst_16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vtst_16d.disasm = {
  buffer << "vtst.16\td" << vd << ", d" << vn << ", d" << vm;
};

op vtst_16q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b01[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vtst_16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vtst_16q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vtst_16q.disasm = {
  buffer << "vtst.16\tq" << vd << ", q" << vn << ", q" << vm;
};

op vtst_32d( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b0[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vtst_32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0}, vn : {uint32_t} = {vn1|vn0};

vtst_32d.disasm = {
  buffer << "vtst.32\td" << vd << ", d" << vn << ", d" << vm;
};

op vtst_32q( 0b11110010[8]: 0b0[1]: shl<4> vd1[1]: 0b10[2]: vn0[4]: vd0[4]: 0b1000[4]: shl<4> vn1[1]: 0b1[1]: shl<4> vm1[1]: 0b1[1]: vm0[4] );
vtst_32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1}, vn : {uint32_t} = {(vn1|vn0)>>1};
vtst_32q.var reject : {Reject} = {(vd0 | vm0 | vn0) & 1};

vtst_32q.disasm = {
  buffer << "vtst.32\tq" << vd << ", q" << vn << ", q" << vm;
};

op vuzp_8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0010[4]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vuzp_8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vuzp_8d.disasm = {
  buffer << "vuzp.8\td" << vd << ", d" << vm;
};

op vuzp_8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0010[4]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vuzp_8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vuzp_8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vuzp_8q.disasm = {
  buffer << "vuzp.8\tq" << vd << ", q" << vm;
};

op vuzp_16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0110[4]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vuzp_16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vuzp_16d.disasm = {
  buffer << "vuzp.16\td" << vd << ", d" << vm;
};

op vuzp_16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0110[4]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vuzp_16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vuzp_16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vuzp_16q.disasm = {
  buffer << "vuzp.16\tq" << vd << ", q" << vm;
};

op vuzp_32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1010[4]: vd0[4]: 0b0001[4]: 0b00[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vuzp_32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vuzp_32d.disasm = {
  buffer << "vuzp.32\td" << vd << ", d" << vm;
};

op vuzp_32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1010[4]: vd0[4]: 0b0001[4]: 0b01[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vuzp_32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vuzp_32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vuzp_32q.disasm = {
  buffer << "vuzp.32\tq" << vd << ", q" << vm;
};

op vzip_8d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0010[4]: vd0[4]: 0b0001[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vzip_8d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vzip_8d.disasm = {
  buffer << "vzip.8\td" << vd << ", d" << vm;
};

op vzip_8q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0010[4]: vd0[4]: 0b0001[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vzip_8q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vzip_8q.var reject : {Reject} = {(vd0 | vm0) & 1};

vzip_8q.disasm = {
  buffer << "vzip.8\tq" << vd << ", q" << vm;
};

op vzip_16d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0110[4]: vd0[4]: 0b0001[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vzip_16d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vzip_16d.disasm = {
  buffer << "vzip.16\td" << vd << ", d" << vm;
};

op vzip_16q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b0110[4]: vd0[4]: 0b0001[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vzip_16q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vzip_16q.var reject : {Reject} = {(vd0 | vm0) & 1};

vzip_16q.disasm = {
  buffer << "vzip.16\tq" << vd << ", q" << vm;
};

op vzip_32d( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1010[4]: vd0[4]: 0b0001[4]: 0b10[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vzip_32d.var vm : {uint32_t} = {vm1|vm0}, vd : {uint32_t} = {vd1|vd0};

vzip_32d.disasm = {
  buffer << "vzip.32\td" << vd << ", d" << vm;
};

op vzip_32q( 0b11110011[8]: 0b1[1]: shl<4> vd1[1]: 0b11[2]: 0b1010[4]: vd0[4]: 0b0001[4]: 0b11[2]: shl<4> vm1[1]: 0b0[1]: vm0[4] );
vzip_32q.var vm : {uint32_t} = {(vm1|vm0)>>1}, vd : {uint32_t} = {(vd1|vd0)>>1};
vzip_32q.var reject : {Reject} = {(vd0 | vm0) & 1};

vzip_32q.disasm = {
  buffer << "vzip.32\tq" << vd << ", q" << vm;
};

group neon_cond(vdup8_dr,vdup16_dr,vdup32_dr,vdup8_qr,vdup16_qr,vdup32_qr);
unconditional.specialize(neon_cond);

group neon_over_cdp2(vcvtb_f16f32, vcvtb_f32f16);
neon_over_cdp2.specialize(cdp2);
group neon_over_mcr2(vmov32_dr, vmov16_dr, vmov8_dr);
neon_over_mcr2.specialize(mcr2);
group neon_over_mrc2(vmov_32rd, vmov_s16rd, vmov_u16rd, vmov_s8rd, vmov_u8rd);
neon_over_mrc2.specialize(mrc2);


