/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [22:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [14:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_1z[7:6], celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_4z == in_data[188:180];
  assign celloutsig_0_5z = { celloutsig_0_2z[3:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } == celloutsig_0_1z[10:0];
  assign celloutsig_0_23z = { celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_0z } == { celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_1_1z = in_data[158:152] === { in_data[172:168], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_1z[21:0] === in_data[22:1];
  assign celloutsig_1_4z = { in_data[102:97], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } % { 1'h1, in_data[126:121], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_4z[5:0], celloutsig_1_3z } % { 1'h1, celloutsig_1_4z[5:1], celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_6z[4:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, celloutsig_0_1z[15:5] };
  assign celloutsig_0_11z = celloutsig_0_3z % { 1'h1, celloutsig_0_3z[4:1], in_data[0] };
  assign celloutsig_1_5z = in_data[116] ? { in_data[139:138], celloutsig_1_0z } : { in_data[183:182], celloutsig_1_3z };
  assign celloutsig_1_12z = celloutsig_1_2z ? { in_data[162:149], 2'h3, celloutsig_1_5z, celloutsig_1_9z } : { in_data[174:162], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, 1'h0 };
  assign celloutsig_1_18z = celloutsig_1_2z ? celloutsig_1_12z[17:3] : { in_data[158:145], celloutsig_1_14z };
  assign celloutsig_0_17z = celloutsig_0_1z[0] ? { celloutsig_0_1z[18:17], celloutsig_0_0z } : celloutsig_0_2z[3:1];
  assign celloutsig_0_3z = celloutsig_0_2z[3] ? in_data[95:90] : in_data[50:45];
  assign celloutsig_0_34z = celloutsig_0_14z[6] ? { celloutsig_0_2z[3], celloutsig_0_8z, celloutsig_0_25z } : celloutsig_0_14z[9:7];
  assign celloutsig_1_11z = & celloutsig_1_6z;
  assign celloutsig_1_2z = | in_data[152:141];
  assign celloutsig_1_3z = | in_data[130:128];
  assign celloutsig_1_14z = | in_data[136:128];
  assign celloutsig_0_9z = | in_data[32:22];
  assign celloutsig_0_15z = | { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, _00_ };
  assign celloutsig_0_22z = | { celloutsig_0_6z[4:0], celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_25z = | { in_data[48:39], celloutsig_0_23z, celloutsig_0_22z };
  assign celloutsig_0_0z = ^ in_data[42:16];
  assign celloutsig_1_0z = ^ in_data[111:107];
  assign celloutsig_0_8z = ^ { in_data[41:40], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_19z = { celloutsig_1_12z[8:5], celloutsig_1_0z } >> { celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_14z = { celloutsig_0_7z[10:0], celloutsig_0_3z } >> { in_data[67:64], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_1_7z = { celloutsig_1_6z[3:2], celloutsig_1_3z } <<< celloutsig_1_6z[2:0];
  assign celloutsig_0_6z = celloutsig_0_1z[13:6] <<< { in_data[7:1], celloutsig_0_5z };
  assign celloutsig_0_1z = { in_data[90:72], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< in_data[65:43];
  assign celloutsig_0_18z = { celloutsig_0_9z, celloutsig_0_2z } <<< { celloutsig_0_3z[0], celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_19z = celloutsig_0_6z[4:1] <<< { celloutsig_0_14z[11], _00_ };
  assign celloutsig_0_20z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z } <<< { celloutsig_0_2z[3], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_33z = _00_ <<< { celloutsig_0_19z[1:0], celloutsig_0_9z };
  assign celloutsig_0_2z = celloutsig_0_1z[4:1] >>> celloutsig_0_1z[16:13];
  assign { out_data[142:128], out_data[100:96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
