initSidebarItems({"enum":[["TIM1LPEN_A","TIM1 clock enable during Sleep mode"]],"struct":[["ADC1LPEN_W","Write proxy for field `ADC1LPEN`"],["SDIOLPEN_W","Write proxy for field `SDIOLPEN`"],["SPI1LPEN_W","Write proxy for field `SPI1LPEN`"],["SPI4LPEN_W","Write proxy for field `SPI4LPEN`"],["SPI5LPEN_W","Write proxy for field `SPI5LPEN`"],["SYSCFGLPEN_W","Write proxy for field `SYSCFGLPEN`"],["TIM10LPEN_W","Write proxy for field `TIM10LPEN`"],["TIM11LPEN_W","Write proxy for field `TIM11LPEN`"],["TIM1LPEN_W","Write proxy for field `TIM1LPEN`"],["TIM9LPEN_W","Write proxy for field `TIM9LPEN`"],["USART1LPEN_W","Write proxy for field `USART1LPEN`"],["USART6LPEN_W","Write proxy for field `USART6LPEN`"]],"type":[["ADC1LPEN_A","ADC1 clock enable during Sleep mode"],["ADC1LPEN_R","Reader of field `ADC1LPEN`"],["R","Reader of register APB2LPENR"],["SDIOLPEN_A","SDIO clock enable during Sleep mode"],["SDIOLPEN_R","Reader of field `SDIOLPEN`"],["SPI1LPEN_A","SPI 1 clock enable during Sleep mode"],["SPI1LPEN_R","Reader of field `SPI1LPEN`"],["SPI4LPEN_A","SPI4 clock enable during Sleep mode"],["SPI4LPEN_R","Reader of field `SPI4LPEN`"],["SPI5LPEN_A","SPI5 clock enable during Sleep mode"],["SPI5LPEN_R","Reader of field `SPI5LPEN`"],["SYSCFGLPEN_A","System configuration controller clock enable during Sleep mode"],["SYSCFGLPEN_R","Reader of field `SYSCFGLPEN`"],["TIM10LPEN_A","TIM10 clock enable during Sleep mode"],["TIM10LPEN_R","Reader of field `TIM10LPEN`"],["TIM11LPEN_A","TIM11 clock enable during Sleep mode"],["TIM11LPEN_R","Reader of field `TIM11LPEN`"],["TIM1LPEN_R","Reader of field `TIM1LPEN`"],["TIM9LPEN_A","TIM9 clock enable during sleep mode"],["TIM9LPEN_R","Reader of field `TIM9LPEN`"],["USART1LPEN_A","USART1 clock enable during Sleep mode"],["USART1LPEN_R","Reader of field `USART1LPEN`"],["USART6LPEN_A","USART6 clock enable during Sleep mode"],["USART6LPEN_R","Reader of field `USART6LPEN`"],["W","Writer for register APB2LPENR"]]});