

  Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
20.1.2-p025 Thu Sep 3 13:54:09 PDT 2020
--------------------------------------------------------------------------------------------------------------
                                 Copyright 2020 Cadence Design Systems,
Inc.



INFO (EXTQRCXOPT-243) : For Assura inputs, if the "output_setup -directory_name" option was not
specified, it is automatically set to the input directory.
INFO (LBRCXU-108): Starting

 /opt/cadence/assura/tools.lnx86/assura/bin/rcxToDfII /home/pis7/Cadence/lab1inv/__qrc.rcx_cmd -t -f /home/pis7/Cadence/lab1inv/extview.tmp -w /home/pis7/Cadence/lab1inv
Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.02s.
@(#)$CDS: rcxToDfII_64 version av4.1:Production:dfII20.1-64b:ICADVM20.1-64b.500.15 12/21/2020 21:30 (sjfhw697) $
sub-version 4.1_USR6_HF10, integ signature 2020-12-21-2022

run on en-ec-ph314-07.ece.cornell.edu from /opt/cadence/ASSURA41/tools.lnx86/assura/bin/64bit/rcxToDfII on Wed Feb  7 20:07:39 2024


Loading tech rule set file : /opt/cadence-designkits/gpdk090_v4.6/assura/techRuleSets
Loading gpdk090/libInit.il ...
	Loading gpdk090/loadCxt.ile ... done!
	Loading context 'gpdk090' from library 'gpdk090' ... done!
	Loading context 'pdkUtils' from library 'gpdk090' ... done!
	Loading gpdk090/.cdsenv ... *WARNING* Master env file /opt/cadence/ASSURA41/tools.lnx86/dfII/etc/tools/spectre/.cdsenv is not readable
done!
	Loading gpdk090/libInitCustomExit.il ... 
  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 90nm PDK                       *           
  *                        (gpdk090)                          *           
  *                                                           *           
  *************************************************************           
Version : 3.9 

Build date: 2007-05-31T14:15:52 
done!
Loaded gpdk090/libInit.il successfully!
INFO (TECH-150003): The technology database "gpdk090" has been automatically
updated from revision 226610(DM 2) to revision 227612(DM 4) in virtual memory.
*WARNING* Cannot find /opt/cadence/ASSURA41/tools.lnx86/dfII/etc/tools/hspiceD directory to load environment variables
*WARNING* (TECH-250036): The technology database 'gpdk090' is currently open
in 'r' mode and needs to be reopened in 'a' mode in order to save the change
to disk later.
INFO (LBRCXU-114): Finished /opt/cadence/assura/tools.lnx86/assura/bin/rcxToDfII

INFO (LBRCXM-642): Constructing the RCX run script

Forking:  capgen -techdir /opt/cadence-designkits/gpdk090_v4.6/assura/rcx -inc /home/pis7/Cadence/lab1inv.elf -lvs /home/pis7/Cadence/lab1inv.xcn -lvsvia -p2lvs /opt/cadence-designkits/gpdk090_v4.6/assura/rcx/qrcTechFile -reseqn -p poly,allGate,diff -canonical_res_caps -length_units meters -exclude_gate_res -cap_ground_layer psubstrate /home/pis7/Cadence/lab1inv

INFO (LBMISC-215205): 
*** Cadence Quantus Extraction Techgen -trans VERSION 20.1.2 Linux 64 bit - (Thu Sep 3 13:54:09 PDT 2020)  ***


INFO (CAPGEN-41199): 


Techgen -trans results will be written to directory: /home/pis7/Cadence/lab1inv

INFO (CAPGEN-41737): Lvs connect layers Bondpad CapMetal Metal1_p Metal2_p Metal3_p Metal4_p Metal5_p Metal6_p Metal7_p Metal8_p Metal9_p ind_term1 ind_term2 npn_base npn_coll npn_emit are not mapped in layer_setup file

INFO (CAPGEN-41804): Lvs stamped by ndiff_conn layers ntap are not mapped in layer_setup file

INFO (CAPGEN-41804): Lvs stamped by nwell_conn layers nb_tap are not mapped in layer_setup file

INFO (CAPGEN-41804): Lvs stamped by pdiff_conn layers ptap are not mapped in layer_setup file

WARNING (RCXSPIC-27104): p2lvsfile in tech directory does not have resistance 
 temperature coefficients (TC1, TC2). ?temperature is ignored 

rcxspice took  0.21 user, 0.30 sys, 1.00 elapsed, 6464.0 kbytes

Successfully created RCX script '/home/pis7/Cadence/lab1inv/rcx.sh'
WARNING (LBRCXM-617): Unable to obtain 1 license(s) of QTS100 20.10

INFO (LBRCXM-581): Checked out '1' license(s) of QTS300 20.10

INFO (LBRCXM-608): Executing command
   /bin/ksh  /home/pis7/Cadence/lab1inv/rcx.sh

##=======================================================
##ADD_EXPLICIT_VIAS=N
##ADD_BULK_TERMINAL=N
##AGDS_FILE=/dev/null
##AGDS_LAYER_MAP_FILE=/dev/null
##HCCI_DEV_PROP_FILE=/dev/null
##AGDS_SPICE_FILE=/dev/null
##AGDS_TEXT_LAYERS=
##ARRAY_VIAS_SPACING=
##ASSURA_RUN_DIR=/home/pis7/Cadence
##ASSURA_RUN_NAME=lab1inv
##BLACK_BOX_CELLS=/dev/null
##BREAK_WIDTH=
##CAP_COUPLING_FACTOR=1.0
##CAP_EXTRACT_MODE=coupled
##CAP_GROUND=gnd!
##CAP_MODELS=no
##DANGLINGR=N
##DENSITY_CHECK_METHOD=P
##DELETE_OUTPUT_FILE=N
##DEVICE_FINGER_DELIMITER='@'
##DF2=Y
##DRACULA_RUN_DIR=
##DRACULA_RUN_NAME=
##ENABLESENSITIVITYEXTRACTION=N
##EXCLUDE_FLOAT_LIMIT=
##EXCLUDE_FLOAT_DECOPULING_FACTOR=
##EXCLUDE_FLOATING_NETS=N
##EXCLUDE_NETS_REDUCERC=/dev/null
##EXCLUDE_SELF_CAPS=Y
##IGNORE_GATE_DIFFUSION_FRINGING_CAP=Y
##EXTRACT=both
##EXTRACT_MOS_DIFFUSION_AP=N
##EXTRACT_MOS_DIFFUSION_HIGH=
##EXTRACT_MOS_DIFFUSION_RES=N
##FILTER_SIZE=2.0
##FIXED_NETS_FILE=/dev/null
##FMAX=
##FRACTURE_LENGTH_UNITS=MICRONS
##FREQUENCY_FILE=/dev/null
##GROUND_NETS=
##GROUND_NETS_FILE=/dev/null
##GROUND_SUBSTRATE_FLOATING_NETS=N
##HCCI_DEV_PROP=7
##HCCI_INST_PROP=6
##HCCI_NET_PROP=5
##HCCI_RULE_FILE=
##HCCI_RUN_DIR=
##HCCI_RUN_NAME=
##HEADER_FILE=/dev/null
##HIERARCHY_DELIMITER='/'
##OUTPUT_HIERARCHY_DELIMITER='/'
##HRCX_CELLS_FILE=/dev/null
##IMPORT_GLOBALS=Y
##LADDER_NETWORK=N
##LVS_SOURCE=assura
##M_FACTORR=infinite
##M_FACTORW=N
##MACRO_CELL=Y
##MAX_FRACTURE_LENGTH=infinite
##MAX_SIGNALS=
##MERGE_PARALLEL_R=N
##MERGE_PARALLEL_VIA=N
##MINC=1e-17
##MINC_BY_PERCENTAGE=0.1
##MINR=0.001
##NET_NAME_SPACE=layout
##NETS_FILE=/dev/null
##OUTPUT=/home/pis7/Cadence/lab1inv/extview.tmp
##OUTPUT_NET_NAME_SPACE=layout
##PARASITIC_BLOCKING_DEVICE_CELLS_TYPE=gray
##PARASITIC_CAP_MODELS=no
##PARASITIC_RES_MODELS=comment
##PARASITIC_RES_LENGTH=N
##PARASITIC_RES_WIDTH=N
##PARASITIC_RES_WIDTH_DRAWN=N
##PARASITIC_RES_UNIT=N
##PARTIAL_CAP_BLOCKING=N
##PEEC=N
##PIN_ORDER_FILE=/dev/null
##PIPE_ADVGEN=
##PIPE_SPICE2DB=
##POWER_NETS=
##POWER_NETS_FILE=/dev/null
##RC_FREQUENCY=
##RCXDIR=/home/pis7/Cadence/lab1inv
##RCXFS_HIGH=N
##RCXFS_NETS_FILE=
##RCXFS_TYPE=none
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_VIA_OFF=N
##REDUCERC=N
##REGION_LIMIT=
##RES_MODELS=no
##RISE_TIME=
##SAVE_FILL_SHAPES=N
##SINGLE_CAP_EDSPF=N
##SHOW_DIODES=N
##SKIN_FREQUENCY=
##SPEF=N
##SPEF_UNITS=
##SPLIT_PINS=N
##FORCE_SUBCELL_PIN_ORDERS=N
##SPLIT_PINS_DISTANCE=
##SUB_NODE_CHAR='#'
##SUBSTRATE_PROFILE=/dev/null
##SUBSTRATE_STAMPING_OFF=N
##TEMPDIR=/home/pis7/Cadence/lab1inv/rcx_temp
##TEMPERATURE=25.0
##TYPE=full
##USER_REGION=/dev/null
##VARIANT_CELL_FILE=/dev/null
##VIA_EFFECT_OFF=N
##VIRTUAL_FILL=
##XREF=/dev/null,/dev/null
##XY_COORDINATES=c,r
##=======================================================

CASE_SENSITIVE=TRUE
export CASE_SENSITIVE
QRC_MOS_LW_PRECISION=y
export QRC_MOS_LW_PRECISION
TEMPDIR=`setTempDir /home/pis7/Cadence/lab1inv/rcx_temp`
setTempDir /home/pis7/Cadence/lab1inv/rcx_temp
export TEMPDIR
DEVICE_FINGER_DELIMITER='@'
HIERARCHY_DELIMITER='/'
OUTPUT_HIERARCHY_DELIMITER='/'
cd /home/pis7/Cadence/lab1inv
cat <<ENDCAT> caps2dversion
* caps2d version: 10
ENDCAT
cat <<ENDCAT> flattransUnit.info
meters
ENDCAT
QRC=Y
export QRC
cat <<ENDCAT> topcellxcn.info
/home/pis7/Cadence/lab1inv.xcn
ENDCAT

#==========================================================#
# Generate RCX input data from Assura LVS database
#==========================================================#

GOALIE2DIR=/opt/cadence/QUANTUS201/tools.lnx86/extraction/bin
export GOALIE2DIR
vdbToRcx /home/pis7/Cadence lab1inv -unit meters -mFactorR -- -V1 -H satfile \
	-r /home/pis7/Cadence/lab1inv.xcn -df2 -xgl
@(#)$CDS: vdbToRcx_64 version av4.1:Production:dfII20.1-64b:ICADVM20.1-64b.500.15 12/21/2020 21:30 (sjfhw697) $
20.1.2 Linux 64 bit - (Mon Dec 7 01:29:58 PST 2020)
Opening LVS data for lab1inv in /home/pis7/Cadence
Open time is 0.0 sec.
Build pins/attributes took 0.0 sec.
Processing Metal1_p_pintext                      4 shapes 0.0 sec.
create satfile took  0.01 user, 0.01 sys, 0.00 elapsed, 136208.0 kbytes
write edge Metal1_p_pintext took  0.00 user, 0.00 sys, 0.00 elapsed, 136408.0 kbytes
Building net map file.		0.0 sec.
create netmap file took 0.00 user, 0.00 sys, 0.00 elapsed, 136440.0 kbytes
create net file took 0.00 user, 0.00 sys, 0.00 elapsed, 136492.0 kbytes
WARNING (LBCLV-5663): No bipolar models provided. Can't create bipolar files

WARNING (LBCLV-5660): No resistor models provided. Can't create resistor files

WARNING (LBCLV-5654): No capacitor models provided. Can't create capacitor file

WARNING (LBCLV-5657): No diode models provided. Can't create diode files

WARNING (LBCLV-5706): no generic models in rule file

Device creation took 0.0 sec
Processing cont_poly                             1 shapes 0.0 sec.
write edge cont_poly took  0.00 user, 0.00 sys, 0.00 elapsed, 136704.0 kbytes
Processing cont_ndiff                            4 shapes 0.0 sec.
write edge cont_ndiff took  0.00 user, 0.00 sys, 0.00 elapsed, 136768.0 kbytes
Processing Metal1_v                              8 shapes 0.0 sec.
write edge Metal1_v took  0.00 user, 0.00 sys, 0.00 elapsed, 136800.0 kbytes
Processing cont_pdiff                            4 shapes 0.0 sec.
write edge cont_pdiff took  0.00 user, 0.00 sys, 0.00 elapsed, 136864.0 kbytes
write edge _pmos_12_MOS_7 took  0.00 user, 0.00 sys, 0.00 elapsed, 137008.0 kbytes
write edge _nmos_12_MOS_1 took  0.00 user, 0.00 sys, 0.00 elapsed, 137156.0 kbytes
Processing _pmos_12_MOS_7                        1 shapes 0.0 sec.
Processing _nmos_12_MOS_1                        1 shapes 0.0 sec.
Processing psubstrate                            1 shapes 0.0 sec.
write edge psubstrate took  0.00 user, 0.00 sys, 0.00 elapsed, 137296.0 kbytes
Processing metal1_conn                           4 shapes 0.0 sec.
write edge metal1_conn took  0.00 user, 0.00 sys, 0.00 elapsed, 137436.0 kbytes
Processing ptap                                  2 shapes 0.0 sec.
write edge ptap took  0.00 user, 0.00 sys, 0.00 elapsed, 137656.0 kbytes
Processing pdiff_conn                            4 shapes 0.0 sec.
write edge pdiff_conn took  0.00 user, 0.00 sys, 0.00 elapsed, 137796.0 kbytes
Processing nwell_conn                            1 shapes 0.0 sec.
write edge nwell_conn took  0.00 user, 0.00 sys, 0.00 elapsed, 137936.0 kbytes
Processing ntap                                  2 shapes 0.0 sec.
write edge ntap took  0.01 user, 0.00 sys, 0.00 elapsed, 138092.0 kbytes
Processing ndiff_conn                            4 shapes 0.0 sec.
write edge ndiff_conn took  0.00 user, 0.00 sys, 0.00 elapsed, 138232.0 kbytes
Processing poly_conn                             1 shapes 0.0 sec.
write edge poly_conn took  0.00 user, 0.00 sys, 0.00 elapsed, 138392.0 kbytes
Processing Metal1_p                              8 shapes 0.0 sec.
write edge Metal1_p took  0.00 user, 0.00 sys, 0.00 elapsed, 138552.0 kbytes
sort edges took  0.03 user, 0.07 sys, 1.00 elapsed, 2080.0 kbytes
sort edges and labels took  0.14 user, 0.15 sys, 1.00 elapsed, 138692.0 kbytes

	vdbToRcx System Usage:
	Elapsed:     1 seconds.
	CPU:         0.1 seconds
	Memory      28 Meg
GOALIE2DIR=/opt/cadence/QUANTUS201/tools.lnx86/extraction/bin/64bit/
export GOALIE2DIR
geom _nmos_12_MOS_1 ndiff_conn - _nmos_12_MOS_1,10,i,1
geom _pmos_12_MOS_7 pdiff_conn - _pmos_12_MOS_7,10,i,1

#==========================================================#
# Generate power list
#==========================================================#

cat global.net > power_list

#==========================================================#
# Ensure vias do not extend beyond routing
#==========================================================#

geom -V Metal1_v Metal1_p metal1_conn - Metal1_v,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3332.0 kbytes
geom -V cont_poly metal1_conn poly_conn - cont_poly,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3336.0 kbytes
geom -V cont_pdiff metal1_conn pdiff_conn - cont_pdiff,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3336.0 kbytes
geom -V cont_ndiff metal1_conn ndiff_conn - cont_ndiff,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3332.0 kbytes
geom -V ptap pdiff_conn - ptap_pdiff_conn_ovia,11,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3336.0 kbytes
geom -V psubstrate ptap - psubstrate_ptap_ovia,11,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3336.0 kbytes
geom -V ntap ndiff_conn - ntap_ndiff_conn_ovia,11,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3336.0 kbytes
geom -V nwell_conn ntap - nwell_conn_ntap_ovia,11,i,1

geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3336.0 kbytes
#==========================================================#
# Flatten net file, routing, via and device layers
#==========================================================#

SAVEDIR=`beginFlattenInputs`
beginFlattenInputs
export SAVEDIR
/bin/mv -f NET h_NET
flatnet -V -li -h '/' h_NET NET
flatnet took 0.00 user, 0.01 sys, 0.00 elapsed, 16668.0 kbytes
netprint -V -N1 power_list:power_list_nums NET
flattenTransistorData _nmos_12_MOS_1 meters
flattub took  0.00 user, 0.00 sys, 0.00 elapsed, 7928.0 kbytes
flatnet took 0.00 user, 0.00 sys, 0.00 elapsed, 15092.0 kbytes
flattenTransistorData _pmos_12_MOS_7 meters
flattub took  0.00 user, 0.00 sys, 0.00 elapsed, 9596.0 kbytes
flatnet took 0.00 user, 0.00 sys, 0.00 elapsed, 16692.0 kbytes
flattenLayers -m metal1_conn poly_conn ndiff_conn pdiff_conn nwell_conn \
	psubstrate Metal1_v Metal1_p cont_poly cont_pdiff cont_ndiff \
	ptap_pdiff_conn_ovia ptap psubstrate_ptap_ovia ntap_ndiff_conn_ovia \
	ntap nwell_conn_ntap_ovia
flattub took  0.00 user, 0.01 sys, 1.00 elapsed, 3444.0 kbytes
endFlattenInputs

#==========================================================#
# Initialize CAP_GROUND variable
#==========================================================#

CAP_GROUND=`findCapGround -g gnd! -l psubstrate NET`
findCapGround -g gnd! -l psubstrate NET
echo "CAP_GROUND=" ${CAP_GROUND}
CAP_GROUND= 2
export CAP_GROUND
reconnect -cgnd ${CAP_GROUND} -float floatlvsnetsfile -tf \
	_nmos_12_MOS_1,_pmos_12_MOS_7 -probe \
	Metal1_p_pintext:metal1_conn:Metal1_p_pintext_fvia
geom _nmos_12_MOS_1,_pmos_12_MOS_7 - qrcgate,1,i,1
iprint -imerge power_list_nums floatlvsnetsfile power_list_nums2
mv power_list_nums power_list_nums_orig
cp power_list_nums2 power_list_nums 

#==========================================================#
# Segregate interconnect into resistive and non-resistive
#==========================================================#

selectNetsByNumber power_list_nums Metal1_p p_rMetal1_p np_rMetal1_p
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2092.0 kbytes
selectNetsByNumber power_list_nums metal1_conn p_rmetal1_conn np_rmetal1_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2088.0 kbytes
selectNetsByNumber power_list_nums ndiff_conn p_rndiff_conn np_rndiff_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2088.0 kbytes
selectNetsByNumber power_list_nums ntap p_rntap np_rntap
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2092.0 kbytes
selectNetsByNumber power_list_nums nwell_conn p_rnwell_conn np_rnwell_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2092.0 kbytes
selectNetsByNumber power_list_nums pdiff_conn p_rpdiff_conn np_rpdiff_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2092.0 kbytes
selectNetsByNumber power_list_nums poly_conn p_rpoly_conn np_rpoly_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2096.0 kbytes
selectNetsByNumber power_list_nums psubstrate p_rpsubstrate np_rpsubstrate
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2092.0 kbytes
selectNetsByNumber power_list_nums ptap p_rptap np_rptap
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2092.0 kbytes
selectNetsByNumber power_list_nums cont_poly p_rcont_poly np_rcont_poly
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2088.0 kbytes
mv power_list_nums_orig power_list_nums

#==========================================================#
# Create resistor cut regions between resistive
# interconnect levels
#==========================================================#

mergevia -V -tech /opt/cadence-designkits/gpdk090_v4.6/assura/rcx -cnt \
	np_rcont_poly rcont_poly - np_rmetal1_conn np_rpoly_conn

mergevia took 0.00 user, 0.00 sys, 0.00 elapsed, 11092.0 kbytes
#==========================================================#
# Create resistive interconnect MOSFET terminals
#==========================================================#

createNRMosfetGateTerminal _nmos_12_MOS_1 np_rpoly_conn _nmos_12_MOS_1_mgvia
createNRMosfetGateTerminal _pmos_12_MOS_7 np_rpoly_conn _pmos_12_MOS_7_mgvia

#==========================================================#
# Prepare non-resistive text layers
#==========================================================#

flatlabel -V -tc -F Metal1_p_pintext Metal1_p_pintext_nr_labs

INFO (FLTLBL-89003): exec labsort -V Metal1_p_pintext_nr_labs

#==========================================================#
# Assign net numbers to cut regions
#==========================================================#

connect -V -relocate NET np_rMetal1_p:np_rMetal1_p.conn \
	np_rnwell_conn:np_rnwell_conn.conn np_rpsubstrate:np_rpsubstrate.conn \
	np_rndiff_conn:np_rndiff_conn.conn np_rpdiff_conn:np_rpdiff_conn.conn \
	np_rntap:np_rntap.conn np_rptap:np_rptap.conn rcont_poly \
	_nmos_12_MOS_1_mgvia _pmos_12_MOS_7_mgvia - ntap_ndiff_conn_ovia,6,4 \
	nwell_conn_ntap_ovia,2,6 psubstrate_ptap_ovia,3,7 \
	ptap_pdiff_conn_ovia,7,5 - Metal1_p_pintext_nr_labs,1

relocate took 0.01 user, 0.03 sys, 0.00 elapsed, 271400.0 kbytes
connect took  0.00 user, 0.00 sys, 0.00 elapsed, 271400.0 kbytes
#==========================================================#
# Assign net numbers to resistor vias
#==========================================================#

geom -V Metal1_v np_rMetal1_p.conn - tmp_rMetal1_v,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3072.0 kbytes
mergevia -V -i -tech /opt/cadence-designkits/gpdk090_v4.6/assura/rcx -cnt \
	tmp_rMetal1_v rMetal1_v - np_rmetal1_conn np_rMetal1_p
mergevia took 0.10 user, 0.01 sys, 1.00 elapsed, 11092.0 kbytes
/bin/rm -f tmp_rMetal1_v
geom -V cont_ndiff np_rndiff_conn.conn - tmp_rcont_ndiff,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3072.0 kbytes
mergevia -V -i -tech /opt/cadence-designkits/gpdk090_v4.6/assura/rcx -cnt \
	tmp_rcont_ndiff rcont_ndiff - np_rmetal1_conn np_rndiff_conn
mergevia took 0.08 user, 0.03 sys, 0.00 elapsed, 11088.0 kbytes
/bin/rm -f tmp_rcont_ndiff
geom -V cont_pdiff np_rpdiff_conn.conn - tmp_rcont_pdiff,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3064.0 kbytes
mergevia -V -i -tech /opt/cadence-designkits/gpdk090_v4.6/assura/rcx -cnt \
	tmp_rcont_pdiff rcont_pdiff - np_rmetal1_conn np_rpdiff_conn
mergevia took 0.08 user, 0.02 sys, 0.00 elapsed, 11092.0 kbytes
/bin/rm -f tmp_rcont_pdiff

#==========================================================#
# Assign net numbers to nonresistive layers
#==========================================================#

epick -V -reo -e rMetal1_v -e rcont_ndiff -e rcont_pdiff np_rndiff_conn.conn \
	tmp_ndiff_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2092.0 kbytes
epick -V -reo -e tmp_ndiff_conn -c np_rndiff_conn.conn tmp1_ndiff_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2092.0 kbytes
geom -V tmp1_ndiff_conn np_rndiff_conn - tmp1_ndiff_conn,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3068.0 kbytes
geom -V tmp_ndiff_conn,tmp1_ndiff_conn - np_rndiff_conn,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3068.0 kbytes
/bin/rm -f tmp_ndiff_conn tmp1_ndiff_conn
epick -V -reo -e rMetal1_v -e rcont_ndiff -e rcont_pdiff np_rpdiff_conn.conn \
	tmp_pdiff_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2092.0 kbytes
epick -V -reo -e tmp_pdiff_conn -c np_rpdiff_conn.conn tmp1_pdiff_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2088.0 kbytes
geom -V tmp1_pdiff_conn np_rpdiff_conn - tmp1_pdiff_conn,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3072.0 kbytes
geom -V tmp_pdiff_conn,tmp1_pdiff_conn - np_rpdiff_conn,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3072.0 kbytes
/bin/rm -f tmp_pdiff_conn tmp1_pdiff_conn
epick -V -reo -e rMetal1_v -e rcont_ndiff -e rcont_pdiff np_rnwell_conn.conn \
	tmp_nwell_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2092.0 kbytes
epick -V -reo -e tmp_nwell_conn -c np_rnwell_conn.conn tmp1_nwell_conn
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2088.0 kbytes
geom -V tmp1_nwell_conn np_rnwell_conn - tmp1_nwell_conn,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3072.0 kbytes
geom -V tmp_nwell_conn,tmp1_nwell_conn - np_rnwell_conn,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3068.0 kbytes
/bin/rm -f tmp_nwell_conn tmp1_nwell_conn
epick -V -reo -e rMetal1_v -e rcont_ndiff -e rcont_pdiff np_rpsubstrate.conn \
	tmp_psubstrate
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2092.0 kbytes
epick -V -reo -e tmp_psubstrate -c np_rpsubstrate.conn tmp1_psubstrate
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2092.0 kbytes
geom -V tmp1_psubstrate np_rpsubstrate - tmp1_psubstrate,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3068.0 kbytes
geom -V tmp_psubstrate,tmp1_psubstrate - np_rpsubstrate,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3068.0 kbytes
/bin/rm -f tmp_psubstrate tmp1_psubstrate

#==========================================================#
# Process text layers
#==========================================================#

flatlabel -V  -tc -F -l flatlabel.info Metal1_p_pintext L1T0
INFO (FLTLBL-89003): exec labsort -V L1T0

# 1 np_rpoly_conn
# 2 np_rmetal1_conn

#==========================================================#
# Parasitic R extraction with default precision
#==========================================================#

rex -V -m -pd -I'#' -tech /opt/cadence-designkits/gpdk090_v4.6/assura/rcx \
	-map p2elayermapfile -N NET -e2 -Ply np_rpoly_conn -rP res.mod \
	np_rpoly_conn::poly_cut np_rmetal1_conn::mt1_cut - rMetal1_v,2 \
	rcont_ndiff,2,t rcont_pdiff,2,t rcont_poly,1,2,t \
	_nmos_12_MOS_1_mgvia,1,z _pmos_12_MOS_7_mgvia,1,z - L1T0,2,I

rex took  0.02 user, 0.06 sys, 0.00 elapsed, 17160.0 kbytes
#==========================================================#
# Form resistive via layers
#==========================================================#

stamp -V -i2 np_rmetal1_conn rcont_poly np_rcont_poly
stamp took  0.08 user, 0.02 sys, 0.00 elapsed, 270880.0 kbytes
geom -V np_rcont_poly,p_rcont_poly - rcont_poly,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3072.0 kbytes
stamp -V -B -i np_rmetal1_conn Metal1_v
stamp took  0.08 user, 0.01 sys, 0.00 elapsed, 270888.0 kbytes
/bin/cp -f Metal1_v rMetal1_v
stamp -V -B -i np_rmetal1_conn cont_ndiff
stamp took  0.08 user, 0.02 sys, 1.00 elapsed, 270884.0 kbytes
/bin/cp -f cont_ndiff rcont_ndiff
stamp -V -B -i np_rmetal1_conn cont_pdiff
stamp took  0.08 user, 0.01 sys, 0.00 elapsed, 270884.0 kbytes
/bin/cp -f cont_pdiff rcont_pdiff

#==========================================================#
# Combine power non-power
#==========================================================#

/bin/rm -f ndiff_conn
geom np_rndiff_conn,p_rndiff_conn - ndiff_conn,1,i,1
epick -c -f floatlvsnetsfile ndiff_conn ndiff_conn
/bin/rm -f nwell_conn
geom np_rnwell_conn,p_rnwell_conn - nwell_conn,1,i,1
epick -c -f floatlvsnetsfile nwell_conn nwell_conn
/bin/rm -f pdiff_conn
geom np_rpdiff_conn,p_rpdiff_conn - pdiff_conn,1,i,1
epick -c -f floatlvsnetsfile pdiff_conn pdiff_conn
/bin/rm -f poly_conn
geom np_rpoly_conn,p_rpoly_conn - poly_conn,1,i,1
epick -c -f floatlvsnetsfile poly_conn poly_conn
/bin/rm -f psubstrate
geom np_rpsubstrate,p_rpsubstrate - psubstrate,1,i,1
epick -c -f floatlvsnetsfile psubstrate psubstrate

#==========================================================#
# Reconnect MOSFET devices
#==========================================================#

reconnect -V -n NET -se2 mwires.res -mf -t \
	_nmos_12_MOS_1.trans:_nmos_12_MOS_1.transr _nmos_12_MOS_1 \
	ndiff_conn,_nmos_12_MOS_1_mgvia,psubstrate -t \
	_pmos_12_MOS_7.trans:_pmos_12_MOS_7.transr _pmos_12_MOS_7 \
	pdiff_conn,_pmos_12_MOS_7_mgvia,nwell_conn
reconnect took 0.06 user, 0.03 sys, 0.00 elapsed, 281628.0 kbytes
changeTransFileNameAP _nmos_12_MOS_1.trans _nmos_12_MOS_1.transr
changeTransFileNameAP _pmos_12_MOS_7.trans _pmos_12_MOS_7.transr
netprint -max NET > original_maxnetfile

#==========================================================#
# Form capacitance layers for resistive process layers
#==========================================================#

geom -V -i p_rpoly_conn,np_rpoly_conn - so_poly,1,n
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2948.0 kbytes
geom -V p_rpoly_conn,np_rpoly_conn - poly,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3068.0 kbytes
geom -V -i p_rmetal1_conn,np_rmetal1_conn - so_mt1,1,n
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 2956.0 kbytes
geom -V p_rmetal1_conn,np_rmetal1_conn - mt1,1,i,1

geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3068.0 kbytes
#==========================================================#
# Form capacitance layers for non-resistive process layers
#==========================================================#

grow -V .001 ndiff_conn mask
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 2288.0 kbytes
geom -V pdiff_conn mask - pdiff_conn,10,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3072.0 kbytes
geom -V ndiff_conn,pdiff_conn - diff,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3068.0 kbytes
createEmptyLayer mt9
createEmptyLayer mt8
createEmptyLayer mt7
createEmptyLayer mt6
createEmptyLayer mt5
createEmptyLayer mt4
createEmptyLayer mt3
createEmptyLayer mt2

#==========================================================#
# Form substrate
#==========================================================#

geom -V p_rnwell_conn,np_rnwell_conn - nwell_conn,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3072.0 kbytes
geom -V p_rpsubstrate,np_rpsubstrate - psubstrate,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3068.0 kbytes
/bin/cp -f psubstrate psubstrate.df2
grow -V 0.001 nwell_conn g_nwell_conn
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 2288.0 kbytes
geom -V psubstrate g_nwell_conn - psubstrate,10,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3064.0 kbytes
geom -V nwell_conn,psubstrate - sti,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3072.0 kbytes
xytoebbox -V -g 13.202 -e mt9,mt8,mt7,mt6,mt5,mt4,mt3,mt2,mt1,poly,diff,nwell_conn,psubstrate xg_sti
grow -V 0.001 sti g_sti
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 2292.0 kbytes
geom -V xg_sti g_sti - tmp_sti,10
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3072.0 kbytes
epick -V -reo -D ${CAP_GROUND} tmp_sti pick_sti
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 2088.0 kbytes
grow -V -m 0.002 pick_sti g_pick_sti
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 2288.0 kbytes
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3056.0 kbytes
stamp -i sti g_pick_sti
grow -V -m -0.002 g_pick_sti pick_sti
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 2508.0 kbytes
sort edges took  0.00 user, 0.00 sys, 0.00 elapsed, 2600.0 kbytes
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3144.0 kbytes
emerge -V pick_sti sti tmp1_sti
emerge took 0.00 user, 0.00 sys, 0.00 elapsed, 2016.0 kbytes
geom -V tmp1_sti - sti,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3064.0 kbytes
/bin/rm -f g_pick_sti xg_sti tmp_sti tmp1_sti
geom -V sti diff - sti,10,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 3068.0 kbytes
geom _nmos_12_MOS_1,_pmos_12_MOS_7 - qrcgate,1,i,1

#==========================================================#
# Create sip/sw3d/cn3d capacitance data files
#==========================================================#

cat <<ENDCAT> sip.cmd
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc poly,mt1 -n 1.4 -i 0,1.401 -b \
	mt1,poly,diff,sti -t mt3,mt4,mt5,mt6,mt7,mt8,mt9 -j 0.14 -Maxw 2.1 -p \
	mt2,key 0,1.4 - mt2.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc mt1,mt2 -n 2.1 -i 0,2.101 -b \
	mt2,mt1,poly,diff,sti -t mt4,mt5,mt6,mt7,mt8,mt9 -j 0.14 -Maxw 2.1 -p \
	mt3,key 0,2.1 - mt3.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc mt2,mt3 -n 2.1 -i 0,2.101 -b \
	mt3,mt2,mt1,poly,diff,sti -t mt5,mt6,mt7,mt8,mt9 -j 0.14 -Maxw 2.1 -p \
	mt4,key 0,2.1 - mt4.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc mt3,mt4 -n 2.1 -i 0,2.101 -b \
	mt4,mt3,mt2,mt1,poly,diff,sti -t mt6,mt7,mt8,mt9 -j 0.14 -Maxw 2.1 -p \
	mt5,key 0,2.1 - mt5.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc mt4,mt5 -n 2.1 -i 0,2.101 -b \
	mt5,mt4,mt3,mt2,mt1,poly,diff,sti -t mt7,mt8,mt9 -j 0.14 -Maxw 2.1 -p \
	mt6,key 0,2.1 - mt6.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc mt5,mt6 -n 2.1 -i 0,2.101 -b \
	mt6,mt5,mt4,mt3,mt2,mt1,poly,diff,sti -t mt8,mt9 -j 0.14 -Maxw 2.1 -p \
	mt7,key 0,2.1 - mt7.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc mt6,mt7 -n 6.6 -i 0,6.601 -b \
	mt7,mt6,mt5,mt4,mt3,mt2,mt1,poly,diff,sti -t mt9 -j 0.44 -Maxw 6.6 -p \
	mt8,key 0,6.6 - mt8.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc mt7,mt8 -n 6.6 -i 0,6.601 -b \
	mt8,mt7,mt6,mt5,mt4,mt3,mt2,mt1,poly,diff,sti -j 0.44 -Maxw 6.6 -p \
	mt9,key 0,6.6 - mt9.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -cp poly,allGate,diff -n 1.2 -i \
	0,1.201 -b diff,sti -t mt1,mt2,mt3,mt4,mt5,mt6,mt7,mt8,mt9 -j 0.1 \
	-Maxw 1.5 -p poly,key 0,1.2 - poly.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc poly -n 1.2 -i 0,1.201 -b \
	poly,diff,sti -t mt2,mt3,mt4,mt5,mt6,mt7,mt8,mt9 -j 0.12 -Maxw 1.8 -p \
	mt1,key 0,1.2 - mt1.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -b \
	mt7,mt6,mt5,mt4,mt3,mt2,mt1,poly,diff,sti -Maxw 6.6 -p \
	mt8,key,mt9,key 0,6.6,0 - mt8_mt9.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R mt9 -b \
	mt6,mt5,mt4,mt3,mt2,mt1,poly,diff,sti -Maxw 6.6 -p mt7,key,mt9,key \
	0,6.6,0 - mt7_mt9.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	mt6,mt5,mt4,mt3,mt2,mt1,poly,diff,sti -t mt9 -Maxw 6.6 -p \
	mt7,key,mt8,key 0,6.6,0 - mt7_mt8.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R mt8 -b \
	mt5,mt4,mt3,mt2,mt1,poly,diff,sti -t mt9 -Maxw 6.6 -p mt6,key,mt8,key \
	0,6.6,0 - mt6_mt8.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b mt5,mt4,mt3,mt2,mt1,poly,diff,sti \
	-t mt8,mt9 -Maxw 2.1 -p mt6,key,mt7,key 0,2.1,0 - mt6_mt7.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R mt7 -b \
	mt4,mt3,mt2,mt1,poly,diff,sti -t mt8,mt9 -Maxw 2.1 -p mt5,key,mt7,key \
	0,2.1,0 - mt5_mt7.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b mt4,mt3,mt2,mt1,poly,diff,sti -t \
	mt7,mt8,mt9 -Maxw 2.1 -p mt5,key,mt6,key 0,2.1,0 - mt5_mt6.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R mt6 -b \
	mt3,mt2,mt1,poly,diff,sti -t mt7,mt8,mt9 -Maxw 2.1 -p mt4,key,mt6,key \
	0,2.1,0 - mt4_mt6.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b mt3,mt2,mt1,poly,diff,sti -t \
	mt6,mt7,mt8,mt9 -Maxw 2.1 -p mt4,key,mt5,key 0,2.1,0 - mt4_mt5.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R mt5 -b mt2,mt1,poly,diff,sti \
	-t mt6,mt7,mt8,mt9 -Maxw 2.1 -p mt3,key,mt5,key 0,2.1,0 - mt3_mt5.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b mt2,mt1,poly,diff,sti -t \
	mt5,mt6,mt7,mt8,mt9 -Maxw 2.1 -p mt3,key,mt4,key 0,2.1,0 - \
	mt3_mt4.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R mt4 -b mt1,poly,diff,sti -t \
	mt5,mt6,mt7,mt8,mt9 -Maxw 2.1 -p mt2,key,mt4,key 0,2.1,0 - \
	mt2_mt4.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b mt1,poly,diff,sti -t \
	mt4,mt5,mt6,mt7,mt8,mt9 -Maxw 2.1 -p mt2,key,mt3,key 0,2.1,0 - \
	mt2_mt3.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R mt3 -b poly,diff,sti -t \
	mt4,mt5,mt6,mt7,mt8,mt9 -Maxw 2.1 -p mt1:mt1_cut,key,mt3,key 0,2.1,0 \
	- mt1_mt3.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b poly,diff,sti -t \
	mt3,mt4,mt5,mt6,mt7,mt8,mt9 -Maxw 2.1 -p mt1:mt1_cut,key,mt2,key \
	0,1.4,0 - mt1_mt2.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R mt2 -b diff,sti -t \
	mt3,mt4,mt5,mt6,mt7,mt8,mt9 -k mt1:0.3 -Maxw 2.1 -p \
	poly:poly_cut,key,mt2,key 0,1.4,0 - poly_mt2.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -R mt1,poly -b diff,sti -t \
	mt2,mt3,mt4,mt5,mt6,mt7,mt8,mt9 -Maxw 1.8 -p \
	poly:poly_cut,key,mt1:mt1_cut,key 0,1.2,0 - poly_mt1.sip
ENDCAT

#==========================================================#
# Prepare gate capacitance blocking layers
#==========================================================#

emerge -V _nmos_12_MOS_1 _pmos_12_MOS_7 allGate

emerge took 0.00 user, 0.00 sys, 0.00 elapsed, 2012.0 kbytes
#==========================================================#
# Run pax16 to generate capfile
#==========================================================#

pax16 -V -lee_off -gnd ${CAP_GROUND} -rmselfC -ignore_cf_table -scf sip.cmd \
	-rP \
	np_rpoly_conn.res,np_rmetal1_conn.res,mwires.res,rcont_poly.res,rcont_pdiff.res,rcont_ndiff.res \
	-M_perim_off -c \
	/opt/cadence-designkits/gpdk090_v4.6/assura/rcx/qrcTechFile -f sti \
	diff poly:poly_cut mt1:mt1_cut mt2 mt3 mt4 mt5 mt6 mt7 mt8 mt9 \
	allGate - /opt/cadence-designkits/gpdk090_v4.6/assura/rcx/qrcTechFile \
	- - NET - capfile

pax16_rdpaxcmd took  0.03 user, 0.01 sys, 0.00 elapsed, 27316.0 kbytes
pax16 took  0.07 user, 0.17 sys, 2.00 elapsed, 51116.0 kbytes
#==========================================================#
# Generate netlister data files
#==========================================================#


#==========================================================#
# Perform RC reduction
#==========================================================#

xreduce -V -mergecap -n NET -tech \
	/opt/cadence-designkits/gpdk090_v4.6/assura/rcx -d1 -e \
	mt9,mt8,mt7,mt6,mt5,mt4,mt3,mt2,mt1,poly,diff,sti,np_rndiff_conn,np_rpdiff_conn,np_rnwell_conn,np_rpsubstrate,rcont_poly \
	-mfactorR infinite -sr -g ${CAP_GROUND},1.0 -danglingR -minR 0.001 \
	-rPvia rcont_poly.res,rcont_pdiff.res,rcont_ndiff.res -rP \
	np_rpoly_conn.res,np_rmetal1_conn.res,mwires.res -minC 1e-17 -minCper \
	0.1 -cap capfile L1T0 _nmos_12_MOS_1.transr _pmos_12_MOS_7.transr

INFO (XREDUCE-199097): mFactorR set to infinite

INFO (XREDUCE-199128): mfactorR option to keep resistors is disabled

INFO (XREDUCE-199107): Total number of resistors is 23

INFO (XREDUCE-199109): minR option removed 4 resistors (17%)

INFO (XREDUCE-199054): Total number of capacitors in capfile is 28

INFO (XREDUCE-199052): mergecap required for 8 (28%) of 29 nets

INFO (XREDUCE-199113): danglingR option removed 0 resistors

INFO (XREDUCE-199114): mfactorR option merged 0 groups of parallel transistors

INFO (XREDUCE-199065): minC small capacitor decoupling set to 0.1%

INFO (XREDUCE-199066): minC option decoupled 1 capacitors in capfile

INFO (XREDUCE-199068): the number of capacitors increased by 0 (+0%)

INFO (XREDUCE-199107): Total number of resistors is 19

INFO (XREDUCE-199108): d1 option renamed 0 nets

INFO (XREDUCE-199054): Total number of capacitors in capfile is 28

xreduce took 0.10 user, 0.29 sys, 1.00 elapsed, 7324.0 kbytes
#==========================================================#
# Generate HSPICE file
#==========================================================#

advgen -V -g0 -li -f -n -o HSPICE -TL L1T0 -sc caps2dversion -mx capfile \
	mt9,mt8,mt7,mt6,mt5,mt4,mt3,mt2,mt1,poly,diff,sti -rPm res.mod \
	np_rmetal1_conn.res,Rnp_rmetal1_conn.dev2 \
	np_rpoly_conn.res,Rnp_rpoly_conn.dev2 rcont_poly.res,Rrcont_poly.dev2 \
	rcont_pdiff.res,Rrcont_pdiff.dev2 rcont_ndiff.res,Rrcont_ndiff.dev2 \
	-rPm mwires.mod mwires.res,mwires.dev2 -ta \
	lvsmos.mod,_nmos_12_MOS_1.net _nmos_12_MOS_1.transr -ta \
	lvsmos.mod,_pmos_12_MOS_7.net _pmos_12_MOS_7.transr - NET - \
	/home/pis7/Cadence/lab1inv/extview.tmp

advgen took:  0.23 user, 0.18 sys, 1.00 elapsed, 7824.0 kbytes
#==========================================================#
# Create _save_layers file for Assura extracted view
#==========================================================#

geom mt1 np_rmetal1_conn - np_rmetal1_conn,11,i,1
geom poly np_rpoly_conn - np_rpoly_conn,11,i,1
stamp -i2 np_rmetal1_conn rcont_poly np_rcont_poly
ereduce  rMetal1_v rMetal1_v.reduce
stamp -i  np_rMetal1_p rMetal1_v.reduce
stamp -i  rMetal1_v.reduce rMetal1_v
stamp -i  rMetal1_v Metal1_v
/bin/rm -f rMetal1_v.reduce
ereduce  rcont_ndiff rcont_ndiff.reduce
stamp -i  np_rmetal1_conn rcont_ndiff.reduce
stamp -i  rcont_ndiff.reduce rcont_ndiff
stamp -i  rcont_ndiff cont_ndiff
/bin/rm -f rcont_ndiff.reduce
ereduce  rcont_pdiff rcont_pdiff.reduce
stamp -i  np_rmetal1_conn rcont_pdiff.reduce
stamp -i  rcont_pdiff.reduce rcont_pdiff
stamp -i  rcont_pdiff cont_pdiff
/bin/rm -f rcont_pdiff.reduce
cat <<ENDCAT> _save_layers
sti psubstrate nwell_conn
mt2 mt2
mt3 mt3
mt4 mt4
mt5 mt5
mt6 mt6
mt7 mt7
mt8 mt8
mt9 mt9
diff np_rpdiff_conn p_rpdiff_conn np_rndiff_conn p_rndiff_conn
metal1_conn np_rmetal1_conn p_rmetal1_conn
poly_conn np_rpoly_conn p_rpoly_conn
ndiff_conn np_rndiff_conn p_rndiff_conn
pdiff_conn np_rpdiff_conn p_rpdiff_conn
nwell_conn np_rnwell_conn p_rnwell_conn
psubstrate psubstrate
Metal1_v Metal1_v
Metal1_p np_rMetal1_p p_rMetal1_p
cont_poly np_rcont_poly p_rcont_poly
cont_pdiff cont_pdiff
cont_ndiff cont_ndiff
ptap_pdiff_conn_ovia ptap_pdiff_conn_ovia
ptap np_rptap p_rptap
psubstrate_ptap_ovia psubstrate_ptap_ovia
ntap_ndiff_conn_ovia ntap_ndiff_conn_ovia
ntap np_rntap p_rntap
nwell_conn_ntap_ovia nwell_conn_ntap_ovia
ENDCAT
INFO (LBRCXM-610): Extraction finished.

INFO (LBRCXU-108): Starting

 /opt/cadence/assura/tools.lnx86/assura/bin/rcxToDfII /home/pis7/Cadence/lab1inv/__qrc.rcx_cmd -f /home/pis7/Cadence/lab1inv/extview.tmp -w /home/pis7/Cadence/lab1inv
Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.01s.
@(#)$CDS: rcxToDfII_64 version av4.1:Production:dfII20.1-64b:ICADVM20.1-64b.500.15 12/21/2020 21:30 (sjfhw697) $
sub-version 4.1_USR6_HF10, integ signature 2020-12-21-2022

run on en-ec-ph314-07.ece.cornell.edu from /opt/cadence/ASSURA41/tools.lnx86/assura/bin/64bit/rcxToDfII on Wed Feb  7 20:07:54 2024


Loading tech rule set file : /opt/cadence-designkits/gpdk090_v4.6/assura/techRuleSets
Loading gpdk090/libInit.il ...
	Loading gpdk090/loadCxt.ile ... done!
	Loading context 'gpdk090' from library 'gpdk090' ... done!
	Loading context 'pdkUtils' from library 'gpdk090' ... done!
	Loading gpdk090/.cdsenv ... *WARNING* Master env file /opt/cadence/ASSURA41/tools.lnx86/dfII/etc/tools/spectre/.cdsenv is not readable
done!
	Loading gpdk090/libInitCustomExit.il ... 
  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 90nm PDK                       *           
  *                        (gpdk090)                          *           
  *                                                           *           
  *************************************************************           
Version : 3.9 

Build date: 2007-05-31T14:15:52 
done!
Loaded gpdk090/libInit.il successfully!
INFO (TECH-150003): The technology database "gpdk090" has been automatically
updated from revision 226610(DM 2) to revision 227612(DM 4) in virtual memory.
*WARNING* Cannot find /opt/cadence/ASSURA41/tools.lnx86/dfII/etc/tools/hspiceD directory to load environment variables
*WARNING* (TECH-250036): The technology database 'gpdk090' is currently open
in 'r' mode and needs to be reopened in 'a' mode in order to save the change
to disk later.

Creating extracted view for ece4740 lab1inv layout

Schematic cell -  lab1inv schematic ece4740
*WARNING* (DB-270368): dbCreateNet: Net with name 'gnd!' already exists
*WARNING* (DB-270357): dbCreateTerm: invalid net specified
*WARNING* (DB-270000): dbSetPinFigName: Invalid pin figure; figure not attached to a pin.
*WARNING* (DB-270368): dbCreateNet: Net with name 'vdd!' already exists
*WARNING* (DB-270357): dbCreateTerm: invalid net specified
Copying layer npn_coll
Layer npn_coll has 0 shapes.
Copying layer npn_emit
Layer npn_emit has 0 shapes.
Copying layer poly_conn
Layer poly_conn has 3 shapes.
Copying layer nwell_conn
Layer nwell_conn has 1 shapes.
Copying layer ndiff_conn
Layer ndiff_conn has 4 shapes.
Copying layer pdiff_conn
Layer pdiff_conn has 4 shapes.
Copying layer metal1_conn
Layer metal1_conn has 14 shapes.
Copying layer Metal1_p
Layer Metal1_p has 8 shapes.
Copying layer metal2_conn
Layer metal2_conn has 0 shapes.
Copying layer Metal2_p
Layer Metal2_p has 0 shapes.
Copying layer metal3_conn
Layer metal3_conn has 0 shapes.
Copying layer Metal3_p
Layer Metal3_p has 0 shapes.
Copying layer metal4_conn
Layer metal4_conn has 0 shapes.
Copying layer Metal4_p
Layer Metal4_p has 0 shapes.
Copying layer metal5_conn
Layer metal5_conn has 0 shapes.
Copying layer Metal5_p
Layer Metal5_p has 0 shapes.
Copying layer metal6_conn
Layer metal6_conn has 0 shapes.
Copying layer Metal6_p
Layer Metal6_p has 0 shapes.
Copying layer metal7_conn
Layer metal7_conn has 0 shapes.
Copying layer Metal7_p
Layer Metal7_p has 0 shapes.
Copying layer metal8_conn
Layer metal8_conn has 0 shapes.
Copying layer Metal8_p
Layer Metal8_p has 0 shapes.
Copying layer metal9_conn
Layer metal9_conn has 0 shapes.
Copying layer Metal9_p
Layer Metal9_p has 0 shapes.
Copying layer Oxide_thk
Layer Oxide_thk has 0 shapes.
Copying layer Oxide
Layer Oxide has 6 shapes.
Loading techComp.cxt 


Summary for ece4740/lab1inv/av_extracted

instance count totals:

    lib              cell             view                    total
    analogLib        pcapacitor       symbol                     28
    analogLib        presistor        symbol                     19
    gpdk090          nmos1v           ivpcell                     1
    gpdk090          pmos1v           ivpcell                     1

extracted view creation completed
cpu: 0.11  elap: 0  pf: 2  in: 2504  out: 128  virt: 445M  phys: 834M
INFO (LBRCXU-114): Finished /opt/cadence/assura/tools.lnx86/assura/bin/rcxToDfII

INFO (LBRCXM-582): Checking in license of QTS300 20.10

INFO (LBRCXM-702): Run ended: Wed Feb  7 20:07:54 2024


INFO (LBRCXM-805): Run took: 17s elapsed

INFO (LBRCXM-708): *****  Quantus terminated normally  *****


