vendor_name = exemplar
source_file = 1, C:/HDS/CAD/CAD_lib/hdl/mem_delay_behav.vhd
design_name = mem_delay
instance =      comp,         ix28036z1316,         ix28036z1316,            mem_delay,         1, 30:-1:30:
instance =      comp,         ix28036z1315,         ix28036z1315,            mem_delay,         1, 17:-1:17:
instance =      comp,            reg_Delay,            reg_Delay,            mem_delay,         1, 26:-1:26:
instance =       net,          Delay_dup_0,          Delay_dup_0,            mem_delay,         1, 26:-1:26:
instance =       net,             not_Read,             not_Read,            mem_delay,         1, 30:-1:30:
instance =       net,              not_clk,              not_clk,            mem_delay,         1, 17:-1:17:
