#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Thu Feb 26 02:25:38 2015
# Process ID: 3268
# Log file: C:/Xilinx_proj/ip_repo/ovtop/ovtop.runs/synth_1/ov7670_top.vds
# Journal file: C:/Xilinx_proj/ip_repo/ovtop/ovtop.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ov7670_top.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop [current_fileset]
# read_verilog -library xil_defaultlib {
#   C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/I2C_OV7670_RGB444_Config.v
#   C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/I2C_Controller.v
#   C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/ov7670_capture.v
#   C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/I2C_AV_Config.v
#   C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/debounce.v
#   C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/ov7670_top.v
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Xilinx_proj/ip_repo/ovtop/ovtop.cache/wt [current_project]
# set_property parent.project_dir C:/Xilinx_proj/ip_repo/ovtop [current_project]
# synth_design -top ov7670_top -part xc7a100tcsg324-1
Command: synth_design -top ov7670_top -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 228.402 ; gain = 99.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ov7670_top' [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/ov7670_top.v:23]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/debounce.v:23]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/ov7670_capture.v:23]
	Parameter s_idle bound to: 6'b000000 
	Parameter s_fsf bound to: 6'b000001 
	Parameter s_fsn bound to: 6'b000010 
	Parameter s_eolf bound to: 6'b000011 
	Parameter s_eoln bound to: 6'b000100 
	Parameter s_framef bound to: 6'b000101 
	Parameter s_framen bound to: 6'b000110 
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (2#1) [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/ov7670_capture.v:23]
INFO: [Synth 8-638] synthesizing module 'I2C_AV_Config' [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/I2C_AV_Config.v:16]
	Parameter LUT_SIZE bound to: 193 - type: integer 
	Parameter CLK_Freq bound to: 25000000 - type: integer 
	Parameter I2C_Freq bound to: 10000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'I2C_OV7670_RGB444_Config' [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/I2C_OV7670_RGB444_Config.v:17]
	Parameter Read_DATA bound to: 0 - type: integer 
	Parameter SET_OV7670 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'I2C_OV7670_RGB444_Config' (3#1) [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/I2C_OV7670_RGB444_Config.v:17]
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/I2C_Controller.v:16]
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (4#1) [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/I2C_Controller.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/I2C_AV_Config.v:103]
INFO: [Synth 8-256] done synthesizing module 'I2C_AV_Config' (5#1) [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/I2C_AV_Config.v:16]
WARNING: [Synth 8-3848] Net aclk in module/entity ov7670_top does not have driver. [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/ov7670_top.v:38]
INFO: [Synth 8-256] done synthesizing module 'ov7670_top' (6#1) [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/ov7670_top.v:23]
WARNING: [Synth 8-3331] design ov7670_top has unconnected port aclk
WARNING: [Synth 8-3917] design ov7670_top has port pwdn driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port reset driven by constant 1
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 261.250 ; gain = 132.441
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 261.250 ; gain = 132.441
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 261.250 ; gain = 132.441
---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 's_reg' in module 'ov7670_capture'
INFO: [Synth 8-3354] encoded FSM with state register 's_reg' using encoding 'one-hot' in module 'ov7670_capture'
WARNING: [Synth 8-3848] Net aclk in module/entity ov7670_top does not have driver. [C:/Xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop/ov7670_top.v:38]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  59 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 45    
	  59 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 5     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ov7670_top 
Detailed RTL Component Info : 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ov7670_capture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   7 Input      6 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module I2C_OV7670_RGB444_Config 
Detailed RTL Component Info : 
Module I2C_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	  59 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	  41 Input      1 Bit        Muxes := 15    
	  59 Input      1 Bit        Muxes := 14    
Module I2C_AV_Config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[15] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[14] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[13] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[12] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[11] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[10] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[9] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[8] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[7] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[6] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[5] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[4] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[3] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[2] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[1] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[0] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/Config_Done_reg ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[15] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[14] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[13] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[12] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[11] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[10] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[9] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dat_latch_reg[8] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3331] design ov7670_top has unconnected port aclk
WARNING: [Synth 8-3917] design ov7670_top has port pwdn driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port reset driven by constant 1
WARNING: [Synth 8-3331] design ov7670_top has unconnected port READY
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 566.969 ; gain = 438.160
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\capture/FSM_onehot_s_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\capture/FSM_onehot_s_reg[7] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/FSM_onehot_s_reg[0] ) is unused and will be removed from module ov7670_top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\IIC/mI2C_CLK_DIV_reg[14] )
WARNING: [Synth 8-3332] Sequential element (\IIC/mI2C_CLK_DIV_reg[13] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/mI2C_CLK_DIV_reg[14] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/mI2C_CLK_DIV_reg[15] ) is unused and will be removed from module ov7670_top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 581.801 ; gain = 452.992
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 581.801 ; gain = 452.992
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[31] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[30] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[29] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[28] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[27] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[26] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[25] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[24] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[23] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[22] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[21] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[20] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[19] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[18] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[17] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\capture/r_dout_reg[16] ) is unused and will be removed from module ov7670_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 581.801 ; gain = 452.992
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 581.801 ; gain = 452.992
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 581.801 ; gain = 452.992
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 581.801 ; gain = 452.992
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    17|
|3     |INV    |     1|
|4     |LUT1   |    57|
|5     |LUT2   |    14|
|6     |LUT3   |    10|
|7     |LUT4   |    71|
|8     |LUT5   |    36|
|9     |LUT6   |   124|
|10    |MUXF7  |     8|
|11    |FDCE   |    43|
|12    |FDPE   |     8|
|13    |FDRE   |    90|
|14    |IBUF   |    13|
|15    |IOBUF  |     1|
|16    |OBUF   |    39|
|17    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |   535|
|2     |  IIC                          |I2C_AV_Config            |   220|
|3     |    u_I2C_Controller           |I2C_Controller           |   141|
|4     |    u_I2C_OV7725_RGB444_Config |I2C_OV7670_RGB444_Config |    10|
|5     |  btn_debounce                 |debounce                 |    62|
|6     |  capture                      |ov7670_capture           |   196|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 581.801 ; gain = 452.992
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 581.801 ; gain = 452.992
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  INV => LUT1: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 581.801 ; gain = 407.656
# write_checkpoint ov7670_top.dcp
# report_utilization -file ov7670_top_utilization_synth.rpt -pb ov7670_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 581.801 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 26 02:26:07 2015...
