TimeQuest Timing Analyzer report for DE2_TOP
Thu Jan 29 20:30:00 2015
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'p1|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'p1|altpll_component|pll|clk[0]'
 15. Slow Model Recovery: 'p1|altpll_component|pll|clk[0]'
 16. Slow Model Removal: 'p1|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[0]'
 19. Slow Model Minimum Pulse Width: 'CLOCK_27'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'CLOCK_50'
 32. Fast Model Setup: 'p1|altpll_component|pll|clk[0]'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'p1|altpll_component|pll|clk[0]'
 35. Fast Model Recovery: 'p1|altpll_component|pll|clk[0]'
 36. Fast Model Removal: 'p1|altpll_component|pll|clk[0]'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50'
 38. Fast Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[0]'
 39. Fast Model Minimum Pulse Width: 'CLOCK_27'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Progagation Delay
 52. Minimum Progagation Delay
 53. Setup Transfers
 54. Hold Transfers
 55. Recovery Transfers
 56. Removal Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; DE2_TOP                                           ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.71        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  25.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+--------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+
; Clock Name                     ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                           ; Targets                            ;
+--------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+
; CLOCK_27                       ; Base      ; 37.037 ; 27.0 MHz   ; 0.000  ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                  ; { CLOCK_27 }                       ;
; CLOCK_50                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                  ; { CLOCK_50 }                       ;
; p1|altpll_component|pll|clk[0] ; Generated ; 39.682 ; 25.2 MHz   ; 0.000  ; 19.841 ; 50.00      ; 15        ; 14          ;       ;        ;           ;            ; false    ; CLOCK_27 ; p1|altpll_component|pll|inclk[0] ; { p1|altpll_component|pll|clk[0] } ;
; p1|altpll_component|pll|clk[1] ; Generated ; 55.555 ; 18.0 MHz   ; 0.000  ; 27.777 ; 50.00      ; 3         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_27 ; p1|altpll_component|pll|inclk[0] ; { p1|altpll_component|pll|clk[1] } ;
; p1|altpll_component|pll|clk[2] ; Generated ; 39.682 ; 25.2 MHz   ; -9.920 ; 9.921  ; 50.00      ; 15        ; 14          ; -90.0 ;        ;           ;            ; false    ; CLOCK_27 ; p1|altpll_component|pll|inclk[0] ; { p1|altpll_component|pll|clk[2] } ;
+--------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------+------------------------------------+


+----------------------------------------------------------------------+
; Slow Model Fmax Summary                                              ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 47.24 MHz  ; 47.24 MHz       ; p1|altpll_component|pll|clk[0] ;      ;
; 271.81 MHz ; 271.81 MHz      ; CLOCK_50                       ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -2.679 ; -50.753       ;
; p1|altpll_component|pll|clk[0] ; 9.256  ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; CLOCK_50                       ; 0.391 ; 0.000         ;
; p1|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow Model Recovery Summary                             ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[0] ; -4.136 ; -167.466      ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow Model Removal Summary                             ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[0] ; 3.650 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -1.380 ; -22.380       ;
; p1|altpll_component|pll|clk[0] ; 17.714 ; 0.000         ;
; CLOCK_27                       ; 18.518 ; 0.000         ;
+--------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                     ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -2.679 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.715      ;
; -2.679 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.715      ;
; -2.679 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.715      ;
; -2.679 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.715      ;
; -2.679 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.715      ;
; -2.679 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.715      ;
; -2.679 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.715      ;
; -2.679 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.715      ;
; -2.679 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.715      ;
; -2.679 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.715      ;
; -2.666 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.702      ;
; -2.666 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.702      ;
; -2.666 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.702      ;
; -2.666 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.702      ;
; -2.666 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.702      ;
; -2.666 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.702      ;
; -2.666 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.702      ;
; -2.666 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.702      ;
; -2.666 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.702      ;
; -2.666 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.702      ;
; -2.645 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.679      ;
; -2.645 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.679      ;
; -2.589 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.623      ;
; -2.589 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.623      ;
; -2.589 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.623      ;
; -2.589 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.623      ;
; -2.589 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.623      ;
; -2.589 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.623      ;
; -2.589 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.623      ;
; -2.589 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.623      ;
; -2.589 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.623      ;
; -2.589 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.623      ;
; -2.563 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.599      ;
; -2.563 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.599      ;
; -2.563 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.599      ;
; -2.563 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.599      ;
; -2.563 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.599      ;
; -2.563 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.599      ;
; -2.563 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.599      ;
; -2.563 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.599      ;
; -2.563 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.599      ;
; -2.563 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.599      ;
; -2.554 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.588      ;
; -2.554 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.588      ;
; -2.554 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.588      ;
; -2.554 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.588      ;
; -2.554 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.588      ;
; -2.554 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.588      ;
; -2.554 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.588      ;
; -2.554 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.588      ;
; -2.554 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.588      ;
; -2.554 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.588      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.588      ;
; -2.443 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.477      ;
; -2.443 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.477      ;
; -2.443 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.477      ;
; -2.443 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.477      ;
; -2.443 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.477      ;
; -2.443 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.477      ;
; -2.443 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.477      ;
; -2.443 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.477      ;
; -2.443 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.477      ;
; -2.443 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.477      ;
; -2.433 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.469      ;
; -2.433 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.469      ;
; -2.422 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.458      ;
; -2.422 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.458      ;
; -2.422 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.458      ;
; -2.422 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.458      ;
; -2.422 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.458      ;
; -2.422 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.458      ;
; -2.422 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.458      ;
; -2.422 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.458      ;
; -2.422 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.458      ;
; -2.422 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.458      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'p1|altpll_component|pll|clk[0]'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node  ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------+--------------------------------+--------------------------------+--------------+------------+------------+
; 9.256  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 10.556     ;
; 9.256  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 10.556     ;
; 9.256  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 10.556     ;
; 9.256  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 10.556     ;
; 9.256  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 10.556     ;
; 9.256  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 10.556     ;
; 9.256  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 10.556     ;
; 9.256  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 10.556     ;
; 9.256  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 10.556     ;
; 9.256  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 10.556     ;
; 9.256  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 10.556     ;
; 9.256  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 10.556     ;
; 9.558  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.070     ; 10.249     ;
; 9.558  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.070     ; 10.249     ;
; 9.558  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.070     ; 10.249     ;
; 9.558  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.070     ; 10.249     ;
; 9.558  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.070     ; 10.249     ;
; 9.558  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.070     ; 10.249     ;
; 9.558  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.070     ; 10.249     ;
; 9.558  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.070     ; 10.249     ;
; 9.558  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.070     ; 10.249     ;
; 9.558  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.070     ; 10.249     ;
; 9.558  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.070     ; 10.249     ;
; 9.558  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.070     ; 10.249     ;
; 9.593  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.072     ; 10.212     ;
; 9.593  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.072     ; 10.212     ;
; 9.593  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.072     ; 10.212     ;
; 9.593  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.072     ; 10.212     ;
; 9.593  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.072     ; 10.212     ;
; 9.593  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.072     ; 10.212     ;
; 9.593  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.072     ; 10.212     ;
; 9.593  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.072     ; 10.212     ;
; 9.593  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.072     ; 10.212     ;
; 9.593  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.072     ; 10.212     ;
; 9.593  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.072     ; 10.212     ;
; 9.593  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.072     ; 10.212     ;
; 9.937  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.047     ; 9.893      ;
; 9.937  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.047     ; 9.893      ;
; 9.937  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.047     ; 9.893      ;
; 9.937  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.047     ; 9.893      ;
; 9.937  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.047     ; 9.893      ;
; 9.937  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.047     ; 9.893      ;
; 9.937  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.047     ; 9.893      ;
; 9.937  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.047     ; 9.893      ;
; 9.937  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.047     ; 9.893      ;
; 9.937  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.047     ; 9.893      ;
; 9.937  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.047     ; 9.893      ;
; 9.937  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.047     ; 9.893      ;
; 9.950  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.049     ; 9.878      ;
; 9.950  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.049     ; 9.878      ;
; 9.950  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.049     ; 9.878      ;
; 9.950  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.049     ; 9.878      ;
; 9.950  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.049     ; 9.878      ;
; 9.950  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.049     ; 9.878      ;
; 9.950  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.049     ; 9.878      ;
; 9.950  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.049     ; 9.878      ;
; 9.950  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.049     ; 9.878      ;
; 9.950  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.049     ; 9.878      ;
; 9.950  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.049     ; 9.878      ;
; 9.950  ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.049     ; 9.878      ;
; 10.005 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.081     ; 9.791      ;
; 10.005 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.081     ; 9.791      ;
; 10.005 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.081     ; 9.791      ;
; 10.005 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.081     ; 9.791      ;
; 10.005 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.081     ; 9.791      ;
; 10.005 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.081     ; 9.791      ;
; 10.005 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.081     ; 9.791      ;
; 10.005 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.081     ; 9.791      ;
; 10.005 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.081     ; 9.791      ;
; 10.005 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.081     ; 9.791      ;
; 10.005 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.081     ; 9.791      ;
; 10.005 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.081     ; 9.791      ;
; 10.063 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a25~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.061     ; 9.753      ;
; 10.063 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a25~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.061     ; 9.753      ;
; 10.063 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a25~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.061     ; 9.753      ;
; 10.063 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a25~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.061     ; 9.753      ;
; 10.063 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a25~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.061     ; 9.753      ;
; 10.063 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a25~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.061     ; 9.753      ;
; 10.063 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a25~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.061     ; 9.753      ;
; 10.063 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a25~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.061     ; 9.753      ;
; 10.063 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a25~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.061     ; 9.753      ;
; 10.063 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a25~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.061     ; 9.753      ;
; 10.063 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a25~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.061     ; 9.753      ;
; 10.063 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a25~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.061     ; 9.753      ;
; 10.088 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.079     ; 9.710      ;
; 10.088 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.079     ; 9.710      ;
; 10.088 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.079     ; 9.710      ;
; 10.088 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.079     ; 9.710      ;
; 10.088 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.079     ; 9.710      ;
; 10.088 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.079     ; 9.710      ;
; 10.088 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.079     ; 9.710      ;
; 10.088 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.079     ; 9.710      ;
; 10.088 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.079     ; 9.710      ;
; 10.088 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.079     ; 9.710      ;
; 10.088 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.079     ; 9.710      ;
; 10.088 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.079     ; 9.710      ;
; 10.109 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 9.703      ;
; 10.109 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 9.703      ;
; 10.109 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 9.703      ;
; 10.109 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.065     ; 9.703      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                     ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.526 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.795 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.804 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.814 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.838 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.842 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.928 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.194      ;
; 0.979 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.245      ;
; 0.982 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.248      ;
; 1.062 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.328      ;
; 1.172 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.438      ;
; 1.178 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.444      ;
; 1.187 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.453      ;
; 1.192 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.458      ;
; 1.192 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.458      ;
; 1.193 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.193 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.193 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.197 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.463      ;
; 1.200 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.466      ;
; 1.224 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.228 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.228 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.230 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.496      ;
; 1.231 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.249 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.515      ;
; 1.258 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.524      ;
; 1.263 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.529      ;
; 1.263 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.532      ;
; 1.264 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.530      ;
; 1.264 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.530      ;
; 1.264 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.530      ;
; 1.281 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.547      ;
; 1.287 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.551      ;
; 1.299 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.565      ;
; 1.299 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.565      ;
; 1.301 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.567      ;
; 1.302 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.568      ;
; 1.303 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.569      ;
; 1.320 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.586      ;
; 1.329 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.595      ;
; 1.334 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.600      ;
; 1.334 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.600      ;
; 1.335 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.601      ;
; 1.335 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.601      ;
; 1.345 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.609      ;
; 1.352 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.618      ;
; 1.358 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.622      ;
; 1.362 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.628      ;
; 1.370 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.636      ;
; 1.372 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.638      ;
; 1.373 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.639      ;
; 1.374 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.640      ;
; 1.383 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.649      ;
; 1.391 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.657      ;
; 1.400 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.666      ;
; 1.405 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.671      ;
; 1.405 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.671      ;
; 1.406 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.672      ;
; 1.412 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.676      ;
; 1.416 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.680      ;
; 1.429 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.693      ;
; 1.441 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.707      ;
; 1.443 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.709      ;
; 1.444 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.710      ;
; 1.454 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.720      ;
; 1.458 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.724      ;
; 1.459 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.725      ;
; 1.462 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.728      ;
; 1.471 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.737      ;
; 1.476 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.742      ;
; 1.476 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.742      ;
; 1.483 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.747      ;
; 1.487 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.751      ;
; 1.494 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.760      ;
; 1.500 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.764      ;
; 1.514 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.780      ;
; 1.515 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.781      ;
; 1.522 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.786      ;
; 1.529 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.795      ;
; 1.530 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.796      ;
; 1.533 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.799      ;
; 1.542 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.808      ;
; 1.547 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.813      ;
; 1.554 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.818      ;
; 1.554 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.818      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'p1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                      ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.391 ; state.update                  ; state.update                                                                                                        ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.draw2                   ; state.draw2                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.draw1                   ; state.draw1                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.draw                    ; state.draw                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.test4                   ; state.test4                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.test3                   ; state.test3                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.test2                   ; state.test2                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.test1                   ; state.test1                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.init2                   ; state.init2                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.init1                   ; state.init1                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.init                    ; state.init                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; data_reg                      ; data_reg                                                                                                            ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; we                            ; we                                                                                                                  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; pattern[2]                    ; pattern[2]                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.new_screen              ; state.new_screen                                                                                                    ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; pattern[0]                    ; pattern[0]                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; pattern[1]                    ; pattern[1]                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.done                    ; state.done                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_Controller:u1|oVGA_V_SYNC ; VGA_Controller:u1|oVGA_V_SYNC                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.526 ; VGA_Controller:u1|H_Cont[9]   ; VGA_Controller:u1|H_Cont[9]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; y_cursor[8]                   ; y_cursor[8]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.537 ; state.test2                   ; state.test3                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; state.test2                   ; pattern[2]                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; state.init1                   ; we                                                                                                                  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.544 ; state.init                    ; state.init1                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.810      ;
; 0.554 ; state.test3                   ; state.test4                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.555 ; state.test3                   ; pattern[0]                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.821      ;
; 0.556 ; state.test4                   ; pattern[1]                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.822      ;
; 0.712 ; state.test4                   ; state.draw                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.978      ;
; 0.727 ; state.test1                   ; state.test2                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.995      ;
; 0.740 ; VGA_Controller:u1|H_Cont[5]   ; VGA_Controller:u1|oVGA_H_SYNC                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.006      ;
; 0.740 ; state.draw                    ; state.draw1                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.006      ;
; 0.768 ; state.init2                   ; state.test1                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.034      ;
; 0.801 ; VGA_Controller:u1|H_Cont[8]   ; VGA_Controller:u1|H_Cont[8]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; y_cursor[3]                   ; y_cursor[3]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; y_cursor[5]                   ; y_cursor[5]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; y_cursor[7]                   ; y_cursor[7]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.809 ; state.draw1                   ; we                                                                                                                  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.812 ; VGA_Controller:u1|H_Cont[1]   ; VGA_Controller:u1|H_Cont[1]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.815 ; VGA_Controller:u1|V_Cont[0]   ; VGA_Controller:u1|V_Cont[0]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.818 ; VGA_Controller:u1|V_Cont[8]   ; VGA_Controller:u1|V_Cont[8]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.828 ; y_cursor[1]                   ; y_cursor[1]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828 ; y_cursor[0]                   ; y_cursor[0]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.829 ; VGA_Controller:u1|H_Cont[3]   ; VGA_Controller:u1|H_Cont[3]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.095      ;
; 0.834 ; VGA_Controller:u1|H_Cont[5]   ; VGA_Controller:u1|H_Cont[5]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; VGA_Controller:u1|V_Cont[3]   ; VGA_Controller:u1|V_Cont[3]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.836 ; VGA_Controller:u1|V_Cont[6]   ; VGA_Controller:u1|V_Cont[6]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.838 ; y_cursor[4]                   ; y_cursor[4]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; y_cursor[2]                   ; y_cursor[2]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; y_cursor[6]                   ; y_cursor[6]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.842 ; VGA_Controller:u1|V_Cont[1]   ; VGA_Controller:u1|V_Cont[1]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.848 ; VGA_Controller:u1|H_Cont[0]   ; VGA_Controller:u1|H_Cont[0]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.114      ;
; 0.859 ; VGA_Controller:u1|V_Cont[7]   ; VGA_Controller:u1|V_Cont[7]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.125      ;
; 0.863 ; VGA_Controller:u1|V_Cont[2]   ; VGA_Controller:u1|V_Cont[2]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.129      ;
; 0.864 ; VGA_Controller:u1|V_Cont[9]   ; VGA_Controller:u1|V_Cont[9]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.130      ;
; 0.869 ; VGA_Controller:u1|V_Cont[4]   ; VGA_Controller:u1|V_Cont[4]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.135      ;
; 0.871 ; VGA_Controller:u1|H_Cont[2]   ; VGA_Controller:u1|H_Cont[2]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.137      ;
; 0.872 ; VGA_Controller:u1|H_Cont[4]   ; VGA_Controller:u1|H_Cont[4]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.138      ;
; 0.873 ; VGA_Controller:u1|V_Cont[5]   ; VGA_Controller:u1|V_Cont[5]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.139      ;
; 0.880 ; VGA_Controller:u1|H_Cont[6]   ; VGA_Controller:u1|H_Cont[6]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.146      ;
; 0.891 ; VGA_Controller:u1|H_Cont[2]   ; VGA_Controller:u1|oCoord_X[2]                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.157      ;
; 0.936 ; VGA_Controller:u1|oCoord_Y[6] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a53~portb_address_reg6  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.253      ;
; 0.942 ; VGA_Controller:u1|oCoord_X[0] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a46~portb_address_reg9  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.258      ;
; 0.944 ; VGA_Controller:u1|oCoord_Y[3] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a53~portb_address_reg3  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.261      ;
; 0.944 ; VGA_Controller:u1|oCoord_Y[4] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a53~portb_address_reg4  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.261      ;
; 0.945 ; VGA_Controller:u1|oCoord_Y[0] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a46~portb_address_reg0  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.261      ;
; 0.949 ; VGA_Controller:u1|oCoord_X[1] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a46~portb_address_reg10 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.265      ;
; 0.966 ; VGA_Controller:u1|oCoord_Y[1] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a46~portb_address_reg1  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.282      ;
; 0.971 ; VGA_Controller:u1|oCoord_Y[8] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a53~portb_address_reg8  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.288      ;
; 0.977 ; state.draw2                   ; state.update                                                                                                        ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.243      ;
; 0.980 ; VGA_Controller:u1|H_Cont[9]   ; VGA_Controller:u1|oCoord_X[9]                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.245      ;
; 0.999 ; VGA_Controller:u1|oCoord_Y[7] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a53~portb_address_reg7  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.316      ;
; 1.044 ; VGA_Controller:u1|H_Cont[7]   ; VGA_Controller:u1|H_Cont[7]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.310      ;
; 1.048 ; x_cursor[8]                   ; addr_reg[17]                                                                                                        ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.314      ;
; 1.113 ; y_cursor[8]                   ; addr_reg[8]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.379      ;
; 1.124 ; VGA_Controller:u1|H_Cont[6]   ; VGA_Controller:u1|oVGA_H_SYNC                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.390      ;
; 1.136 ; VGA_Controller:u1|V_Cont[0]   ; VGA_Controller:u1|oCoord_Y[0]                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.404      ;
; 1.142 ; VGA_Controller:u1|V_Cont[1]   ; VGA_Controller:u1|oCoord_Y[1]                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.410      ;
; 1.152 ; data_reg                      ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a46~porta_datain_reg0   ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.437      ;
; 1.184 ; VGA_Controller:u1|H_Cont[8]   ; VGA_Controller:u1|H_Cont[9]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.450      ;
; 1.184 ; y_cursor[3]                   ; y_cursor[4]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; y_cursor[7]                   ; y_cursor[8]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.451      ;
; 1.185 ; y_cursor[5]                   ; y_cursor[6]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.451      ;
; 1.188 ; VGA_Controller:u1|oCoord_X[8] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|address_reg_b[5]                  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.455      ;
; 1.190 ; addr_reg[0]                   ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a68~porta_address_reg0  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.478      ;
; 1.195 ; x_cursor[3]                   ; addr_reg[12]                                                                                                        ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.461      ;
; 1.195 ; addr_reg[4]                   ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a46~porta_address_reg4  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.483      ;
; 1.196 ; addr_reg[3]                   ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a68~porta_address_reg3  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.484      ;
; 1.198 ; VGA_Controller:u1|V_Cont[0]   ; VGA_Controller:u1|V_Cont[1]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.464      ;
; 1.201 ; VGA_Controller:u1|V_Cont[8]   ; VGA_Controller:u1|V_Cont[9]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.467      ;
; 1.202 ; VGA_Controller:u1|V_Cont[2]   ; VGA_Controller:u1|oCoord_Y[2]                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.467      ;
; 1.212 ; VGA_Controller:u1|H_Cont[3]   ; VGA_Controller:u1|H_Cont[4]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.214 ; y_cursor[0]                   ; y_cursor[1]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.216 ; VGA_Controller:u1|V_Cont[3]   ; VGA_Controller:u1|oCoord_Y[3]                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.481      ;
; 1.217 ; VGA_Controller:u1|H_Cont[5]   ; VGA_Controller:u1|H_Cont[6]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.218 ; addr_reg[2]                   ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a68~porta_address_reg2  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.506      ;
; 1.218 ; VGA_Controller:u1|V_Cont[3]   ; VGA_Controller:u1|V_Cont[4]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.484      ;
; 1.220 ; VGA_Controller:u1|oCoord_Y[2] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a16~portb_address_reg2  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.541      ;
; 1.224 ; VGA_Controller:u1|H_Cont[3]   ; VGA_Controller:u1|oCoord_X[3]                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.489      ;
; 1.224 ; VGA_Controller:u1|oCoord_Y[6] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a16~portb_address_reg6  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 1.545      ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'p1|altpll_component|pll|clk[0]'                                                                                                      ;
+--------+-----------------------+----------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -4.136 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[2]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.740      ;
; -4.136 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oVGA_H_SYNC    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.740      ;
; -4.136 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oVGA_V_SYNC    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.740      ;
; -4.136 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|Cur_Color_R[9] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.740      ;
; -4.121 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[0]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.725      ;
; -4.121 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[7]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.725      ;
; -4.121 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[6]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.725      ;
; -4.121 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[5]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.725      ;
; -4.121 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[9]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.725      ;
; -4.121 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[8]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.725      ;
; -4.121 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[4]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.725      ;
; -4.121 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[3]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.725      ;
; -4.121 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[2]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.725      ;
; -4.121 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[1]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.725      ;
; -4.118 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[0]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.432     ; 1.724      ;
; -4.118 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[1]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.432     ; 1.724      ;
; -4.118 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[0]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.432     ; 1.724      ;
; -4.118 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[1]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.432     ; 1.724      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[2]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[3]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[4]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[5]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[6]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[7]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[8]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[5]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[4]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[3]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[9]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[8]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[7]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[6]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.435     ; 1.493      ;
; -3.878 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[4]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.482      ;
; -3.878 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[5]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.482      ;
; -3.878 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[9]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.482      ;
; -3.878 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[3]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.482      ;
; -3.878 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[2]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.482      ;
; -3.878 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[1]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.482      ;
; -3.878 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[0]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.482      ;
; -3.878 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[7]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.482      ;
; -3.878 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[8]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.482      ;
; -3.878 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[6]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -2.434     ; 1.482      ;
+--------+-----------------------+----------------------------------+--------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'p1|altpll_component|pll|clk[0]'                                                                                                      ;
+-------+-----------------------+----------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 3.650 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[4]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.482      ;
; 3.650 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[5]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.482      ;
; 3.650 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[9]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.482      ;
; 3.650 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[3]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.482      ;
; 3.650 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[2]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.482      ;
; 3.650 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[1]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.482      ;
; 3.650 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[0]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.482      ;
; 3.650 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[7]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.482      ;
; 3.650 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[8]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.482      ;
; 3.650 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[6]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.482      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[2]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[3]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[4]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[5]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[6]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[7]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[8]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[5]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[4]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[3]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[9]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[8]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[7]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.662 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[6]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.435     ; 1.493      ;
; 3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[0]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.432     ; 1.724      ;
; 3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[1]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.432     ; 1.724      ;
; 3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[0]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.432     ; 1.724      ;
; 3.890 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[1]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.432     ; 1.724      ;
; 3.893 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[0]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.725      ;
; 3.893 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[7]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.725      ;
; 3.893 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[6]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.725      ;
; 3.893 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[5]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.725      ;
; 3.893 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[9]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.725      ;
; 3.893 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[8]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.725      ;
; 3.893 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[4]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.725      ;
; 3.893 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[3]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.725      ;
; 3.893 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[2]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.725      ;
; 3.893 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[1]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.725      ;
; 3.908 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[2]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.740      ;
; 3.908 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oVGA_H_SYNC    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.740      ;
; 3.908 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oVGA_V_SYNC    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.740      ;
; 3.908 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|Cur_Color_R[9] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -2.434     ; 1.740      ;
+-------+-----------------------+----------------------------------+--------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[16]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[16]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[17]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[17]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[18]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[18]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[19]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[19]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|oRESET|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|oRESET|clk             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[0]'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_we_reg        ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_we_reg        ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg3  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                 ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[2]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                 ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[2]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; KEY[*]    ; CLOCK_27   ; 10.035 ; 10.035 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 10.035 ; 10.035 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 8.798  ; 8.798  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 9.788  ; 9.788  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 4.969  ; 4.969  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 4.429  ; 4.429  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 4.593  ; 4.593  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 3.757  ; 3.757  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 3.922  ; 3.922  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 4.969  ; 4.969  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 3.958  ; 3.958  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 4.597  ; 4.597  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 4.366  ; 4.366  ; Rise       ; p1|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; KEY[*]    ; CLOCK_27   ; -6.507 ; -6.507 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -6.776 ; -6.776 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -6.507 ; -6.507 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -7.080 ; -7.080 ; Rise       ; p1|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -3.527 ; -3.527 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -4.199 ; -4.199 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -4.363 ; -4.363 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -3.527 ; -3.527 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -3.692 ; -3.692 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -4.739 ; -4.739 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -3.728 ; -3.728 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -4.367 ; -4.367 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -4.136 ; -4.136 ; Rise       ; p1|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; LEDR[*]   ; CLOCK_27   ; 9.782  ; 9.782  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 9.782  ; 9.782  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 8.738  ; 8.738  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 7.809  ; 7.809  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 9.096  ; 9.096  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; 8.250  ; 8.250  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 8.250  ; 8.250  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 8.250  ; 8.250  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 7.687  ; 7.687  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 7.677  ; 7.677  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_27   ; 7.747  ; 7.747  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_27   ; 7.737  ; 7.737  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_27   ; 8.224  ; 8.224  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_27   ; 8.224  ; 8.224  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_27   ; 8.218  ; 8.218  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_27   ; 8.218  ; 8.218  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_27   ; 6.975  ; 6.975  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 8.641  ; 8.641  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 8.445  ; 8.445  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 8.445  ; 8.445  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 8.435  ; 8.435  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 8.435  ; 8.435  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_27   ; 8.641  ; 8.641  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_27   ; 8.641  ; 8.641  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_27   ; 8.606  ; 8.606  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_27   ; 8.626  ; 8.626  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_27   ; 8.273  ; 8.273  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_27   ; 8.273  ; 8.273  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 6.453  ; 6.453  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 8.638  ; 8.638  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 8.471  ; 8.471  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 8.451  ; 8.451  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 8.451  ; 8.451  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 8.442  ; 8.442  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_27   ; 8.442  ; 8.442  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_27   ; 8.638  ; 8.638  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_27   ; 8.433  ; 8.433  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_27   ; 8.443  ; 8.443  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_27   ; 8.423  ; 8.423  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_27   ; 8.423  ; 8.423  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 5.964  ; 5.964  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; AUD_XCK   ; CLOCK_27   ; 2.917  ;        ; Rise       ; p1|altpll_component|pll|clk[1] ;
; AUD_XCK   ; CLOCK_27   ;        ; 2.917  ; Fall       ; p1|altpll_component|pll|clk[1] ;
; VGA_CLK   ; CLOCK_27   ; -7.035 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ;        ; -7.035 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; LEDR[*]   ; CLOCK_27   ; 6.870  ; 6.870  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 7.880  ; 7.880  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 6.870  ; 6.870  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 7.018  ; 7.018  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 7.627  ; 7.627  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; 5.605  ; 5.605  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 6.178  ; 6.178  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 6.178  ; 6.178  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 5.615  ; 5.615  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 5.605  ; 5.605  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_27   ; 5.675  ; 5.675  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_27   ; 5.665  ; 5.665  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_27   ; 6.152  ; 6.152  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_27   ; 6.152  ; 6.152  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_27   ; 6.146  ; 6.146  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_27   ; 6.146  ; 6.146  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_27   ; 6.829  ; 6.829  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 6.201  ; 6.201  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 6.373  ; 6.373  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 6.373  ; 6.373  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 6.363  ; 6.363  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 6.363  ; 6.363  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_27   ; 6.569  ; 6.569  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_27   ; 6.569  ; 6.569  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_27   ; 6.534  ; 6.534  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_27   ; 6.554  ; 6.554  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_27   ; 6.201  ; 6.201  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_27   ; 6.201  ; 6.201  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 6.453  ; 6.453  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 6.351  ; 6.351  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 6.399  ; 6.399  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 6.379  ; 6.379  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 6.379  ; 6.379  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 6.370  ; 6.370  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_27   ; 6.370  ; 6.370  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_27   ; 6.566  ; 6.566  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_27   ; 6.361  ; 6.361  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_27   ; 6.371  ; 6.371  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_27   ; 6.351  ; 6.351  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_27   ; 6.351  ; 6.351  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 5.964  ; 5.964  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; AUD_XCK   ; CLOCK_27   ; 2.917  ;        ; Rise       ; p1|altpll_component|pll|clk[1] ;
; AUD_XCK   ; CLOCK_27   ;        ; 2.917  ; Fall       ; p1|altpll_component|pll|clk[1] ;
; VGA_CLK   ; CLOCK_27   ; -7.035 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ;        ; -7.035 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; AUD_DACLRCK ; AUD_ADCLRCK ; 4.982 ;    ;    ; 4.982 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; AUD_DACLRCK ; AUD_ADCLRCK ; 4.982 ;    ;    ; 4.982 ;
+-------------+-------------+-------+----+----+-------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -0.766 ; -13.507       ;
; p1|altpll_component|pll|clk[0] ; 14.324 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; CLOCK_50                       ; 0.215 ; 0.000         ;
; p1|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast Model Recovery Summary                             ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[0] ; -2.546 ; -104.056      ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Removal Summary                             ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[0] ; 2.311 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -1.380 ; -22.380       ;
; p1|altpll_component|pll|clk[0] ; 17.714 ; 0.000         ;
; CLOCK_27                       ; 18.518 ; 0.000         ;
+--------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                     ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.766 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.798      ;
; -0.766 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.798      ;
; -0.766 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.798      ;
; -0.766 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.798      ;
; -0.766 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.798      ;
; -0.766 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.798      ;
; -0.766 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.798      ;
; -0.766 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.798      ;
; -0.766 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.798      ;
; -0.766 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.798      ;
; -0.751 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.783      ;
; -0.751 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.783      ;
; -0.751 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.783      ;
; -0.751 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.783      ;
; -0.751 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.783      ;
; -0.751 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.783      ;
; -0.751 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.783      ;
; -0.751 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.783      ;
; -0.751 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.783      ;
; -0.751 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.783      ;
; -0.749 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.779      ;
; -0.749 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.779      ;
; -0.749 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.779      ;
; -0.749 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.779      ;
; -0.749 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.779      ;
; -0.749 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.779      ;
; -0.749 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.779      ;
; -0.749 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.779      ;
; -0.749 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.779      ;
; -0.749 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.779      ;
; -0.718 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.748      ;
; -0.718 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.748      ;
; -0.718 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.748      ;
; -0.718 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.748      ;
; -0.718 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.748      ;
; -0.718 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.748      ;
; -0.718 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.748      ;
; -0.718 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.748      ;
; -0.718 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.748      ;
; -0.718 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.748      ;
; -0.705 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.737      ;
; -0.705 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.737      ;
; -0.705 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.737      ;
; -0.705 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.737      ;
; -0.705 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.737      ;
; -0.705 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.737      ;
; -0.705 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.737      ;
; -0.705 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.737      ;
; -0.705 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.737      ;
; -0.705 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.737      ;
; -0.702 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.732      ;
; -0.702 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.732      ;
; -0.702 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.732      ;
; -0.702 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.732      ;
; -0.702 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.732      ;
; -0.702 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.732      ;
; -0.702 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.732      ;
; -0.702 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.732      ;
; -0.702 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.732      ;
; -0.702 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.732      ;
; -0.692 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.724      ;
; -0.692 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.724      ;
; -0.692 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.724      ;
; -0.692 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.724      ;
; -0.692 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.724      ;
; -0.692 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.724      ;
; -0.692 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.724      ;
; -0.692 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.724      ;
; -0.692 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.724      ;
; -0.692 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.724      ;
; -0.659 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.689      ;
; -0.659 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.689      ;
; -0.659 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.689      ;
; -0.659 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.689      ;
; -0.659 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.689      ;
; -0.659 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.689      ;
; -0.659 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.689      ;
; -0.659 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.689      ;
; -0.659 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.689      ;
; -0.659 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.689      ;
; -0.640 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.672      ;
; -0.640 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.672      ;
; -0.636 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.666      ;
; -0.636 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.666      ;
; -0.636 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.666      ;
; -0.636 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.666      ;
; -0.636 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.666      ;
; -0.636 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.666      ;
; -0.636 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.666      ;
; -0.636 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.666      ;
; -0.636 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.666      ;
; -0.636 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.666      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'p1|altpll_component|pll|clk[0]'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node  ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------+--------------------------------+--------------------------------+--------------+------------+------------+
; 14.324 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.051     ; 5.498      ;
; 14.324 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.051     ; 5.498      ;
; 14.324 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.051     ; 5.498      ;
; 14.324 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.051     ; 5.498      ;
; 14.324 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.051     ; 5.498      ;
; 14.324 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.051     ; 5.498      ;
; 14.324 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.051     ; 5.498      ;
; 14.324 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.051     ; 5.498      ;
; 14.324 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.051     ; 5.498      ;
; 14.324 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.051     ; 5.498      ;
; 14.324 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.051     ; 5.498      ;
; 14.324 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a19~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.051     ; 5.498      ;
; 14.496 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 5.321      ;
; 14.496 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 5.321      ;
; 14.496 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 5.321      ;
; 14.496 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 5.321      ;
; 14.496 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 5.321      ;
; 14.496 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 5.321      ;
; 14.496 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 5.321      ;
; 14.496 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 5.321      ;
; 14.496 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 5.321      ;
; 14.496 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 5.321      ;
; 14.496 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 5.321      ;
; 14.496 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a44~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 5.321      ;
; 14.601 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.057     ; 5.215      ;
; 14.601 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.057     ; 5.215      ;
; 14.601 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.057     ; 5.215      ;
; 14.601 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.057     ; 5.215      ;
; 14.601 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.057     ; 5.215      ;
; 14.601 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.057     ; 5.215      ;
; 14.601 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.057     ; 5.215      ;
; 14.601 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.057     ; 5.215      ;
; 14.601 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.057     ; 5.215      ;
; 14.601 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.057     ; 5.215      ;
; 14.601 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.057     ; 5.215      ;
; 14.601 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a17~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.057     ; 5.215      ;
; 14.790 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.050     ; 5.033      ;
; 14.790 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.050     ; 5.033      ;
; 14.790 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.050     ; 5.033      ;
; 14.790 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.050     ; 5.033      ;
; 14.790 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.050     ; 5.033      ;
; 14.790 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.050     ; 5.033      ;
; 14.790 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.050     ; 5.033      ;
; 14.790 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.050     ; 5.033      ;
; 14.790 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.050     ; 5.033      ;
; 14.790 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.050     ; 5.033      ;
; 14.790 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.050     ; 5.033      ;
; 14.790 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a70~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.050     ; 5.033      ;
; 14.791 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.035     ; 5.047      ;
; 14.791 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.035     ; 5.047      ;
; 14.791 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.035     ; 5.047      ;
; 14.791 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.035     ; 5.047      ;
; 14.791 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.035     ; 5.047      ;
; 14.791 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.035     ; 5.047      ;
; 14.791 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.035     ; 5.047      ;
; 14.791 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.035     ; 5.047      ;
; 14.791 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.035     ; 5.047      ;
; 14.791 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.035     ; 5.047      ;
; 14.791 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.035     ; 5.047      ;
; 14.791 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a66~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.035     ; 5.047      ;
; 14.806 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.032     ; 5.035      ;
; 14.806 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.032     ; 5.035      ;
; 14.806 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.032     ; 5.035      ;
; 14.806 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.032     ; 5.035      ;
; 14.806 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.032     ; 5.035      ;
; 14.806 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.032     ; 5.035      ;
; 14.806 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.032     ; 5.035      ;
; 14.806 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.032     ; 5.035      ;
; 14.806 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.032     ; 5.035      ;
; 14.806 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.032     ; 5.035      ;
; 14.806 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.032     ; 5.035      ;
; 14.806 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a18~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.032     ; 5.035      ;
; 14.824 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.064     ; 4.985      ;
; 14.824 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.064     ; 4.985      ;
; 14.824 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.064     ; 4.985      ;
; 14.824 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.064     ; 4.985      ;
; 14.824 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.064     ; 4.985      ;
; 14.824 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.064     ; 4.985      ;
; 14.824 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.064     ; 4.985      ;
; 14.824 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.064     ; 4.985      ;
; 14.824 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.064     ; 4.985      ;
; 14.824 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.064     ; 4.985      ;
; 14.824 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.064     ; 4.985      ;
; 14.824 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a29~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.064     ; 4.985      ;
; 14.839 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a32~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 4.978      ;
; 14.839 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a32~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 4.978      ;
; 14.839 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a32~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 4.978      ;
; 14.839 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a32~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 4.978      ;
; 14.839 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a32~portb_address_reg4  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 4.978      ;
; 14.839 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a32~portb_address_reg5  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 4.978      ;
; 14.839 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a32~portb_address_reg6  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 4.978      ;
; 14.839 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a32~portb_address_reg7  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 4.978      ;
; 14.839 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a32~portb_address_reg8  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 4.978      ;
; 14.839 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a32~portb_address_reg9  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 4.978      ;
; 14.839 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a32~portb_address_reg10 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 4.978      ;
; 14.839 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a32~portb_address_reg11 ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.056     ; 4.978      ;
; 14.851 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a34~portb_address_reg0  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.054     ; 4.968      ;
; 14.851 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a34~portb_address_reg1  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.054     ; 4.968      ;
; 14.851 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a34~portb_address_reg2  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.054     ; 4.968      ;
; 14.851 ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a34~portb_address_reg3  ; disp_bit ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 19.841       ; -0.054     ; 4.968      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                     ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.355 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.363 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.373 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.409 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.561      ;
; 0.436 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.588      ;
; 0.445 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.597      ;
; 0.484 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.636      ;
; 0.493 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.497 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.501 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.513 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.516 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.518 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.528 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; Reset_Delay:r0|Cont[19] ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.532 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.536 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.689      ;
; 0.537 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.689      ;
; 0.537 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.690      ;
; 0.548 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.700      ;
; 0.549 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.551 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.702      ;
; 0.553 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.557 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.709      ;
; 0.563 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.715      ;
; 0.567 ; Reset_Delay:r0|Cont[0]  ; Reset_Delay:r0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.721      ;
; 0.567 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.719      ;
; 0.571 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.723      ;
; 0.571 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.723      ;
; 0.572 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.724      ;
; 0.572 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.724      ;
; 0.574 ; Reset_Delay:r0|Cont[18] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.726      ;
; 0.583 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.735      ;
; 0.586 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.738      ;
; 0.587 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.737      ;
; 0.588 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.740      ;
; 0.592 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.742      ;
; 0.592 ; Reset_Delay:r0|Cont[17] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.744      ;
; 0.598 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.750      ;
; 0.602 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.754      ;
; 0.606 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.758      ;
; 0.607 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.759      ;
; 0.607 ; Reset_Delay:r0|Cont[5]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.759      ;
; 0.608 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.760      ;
; 0.618 ; Reset_Delay:r0|Cont[13] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.770      ;
; 0.621 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.773      ;
; 0.622 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.772      ;
; 0.623 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.775      ;
; 0.627 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.777      ;
; 0.627 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.777      ;
; 0.633 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.637 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.639 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.641 ; Reset_Delay:r0|Cont[12] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.642 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.794      ;
; 0.643 ; Reset_Delay:r0|Cont[16] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.643 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.656 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.657 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.807      ;
; 0.658 ; Reset_Delay:r0|Cont[4]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.810      ;
; 0.662 ; Reset_Delay:r0|Cont[8]  ; Reset_Delay:r0|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.812      ;
; 0.662 ; Reset_Delay:r0|Cont[7]  ; Reset_Delay:r0|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.812      ;
; 0.665 ; Reset_Delay:r0|Cont[14] ; Reset_Delay:r0|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.817      ;
; 0.668 ; Reset_Delay:r0|Cont[10] ; Reset_Delay:r0|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.820      ;
; 0.672 ; Reset_Delay:r0|Cont[11] ; Reset_Delay:r0|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.824      ;
; 0.674 ; Reset_Delay:r0|Cont[1]  ; Reset_Delay:r0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.677 ; Reset_Delay:r0|Cont[6]  ; Reset_Delay:r0|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.827      ;
; 0.677 ; Reset_Delay:r0|Cont[3]  ; Reset_Delay:r0|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.829      ;
; 0.678 ; Reset_Delay:r0|Cont[15] ; Reset_Delay:r0|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.691 ; Reset_Delay:r0|Cont[2]  ; Reset_Delay:r0|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.843      ;
; 0.692 ; Reset_Delay:r0|Cont[9]  ; Reset_Delay:r0|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.842      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'p1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                      ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; state.update                  ; state.update                                                                                                        ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.draw2                   ; state.draw2                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.draw1                   ; state.draw1                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.draw                    ; state.draw                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.test4                   ; state.test4                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.test3                   ; state.test3                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.test2                   ; state.test2                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.test1                   ; state.test1                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.init2                   ; state.init2                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.init1                   ; state.init1                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.init                    ; state.init                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; data_reg                      ; data_reg                                                                                                            ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; we                            ; we                                                                                                                  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pattern[2]                    ; pattern[2]                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.new_screen              ; state.new_screen                                                                                                    ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pattern[0]                    ; pattern[0]                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; pattern[1]                    ; pattern[1]                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.done                    ; state.done                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_Controller:u1|oVGA_V_SYNC ; VGA_Controller:u1|oVGA_V_SYNC                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; VGA_Controller:u1|H_Cont[9]   ; VGA_Controller:u1|H_Cont[9]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; y_cursor[8]                   ; y_cursor[8]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.249 ; state.test2                   ; state.test3                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; state.test2                   ; pattern[2]                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; state.init1                   ; we                                                                                                                  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.254 ; state.init                    ; state.init1                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.406      ;
; 0.258 ; state.test3                   ; state.test4                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; state.test4                   ; pattern[1]                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
; 0.260 ; state.test3                   ; pattern[0]                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.412      ;
; 0.323 ; state.test4                   ; state.draw                                                                                                          ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.333 ; state.test1                   ; state.test2                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.487      ;
; 0.339 ; state.draw                    ; state.draw1                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.491      ;
; 0.341 ; VGA_Controller:u1|H_Cont[5]   ; VGA_Controller:u1|oVGA_H_SYNC                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.493      ;
; 0.356 ; state.init2                   ; state.test1                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; VGA_Controller:u1|H_Cont[8]   ; VGA_Controller:u1|H_Cont[8]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; y_cursor[5]                   ; y_cursor[5]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; y_cursor[3]                   ; y_cursor[3]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; y_cursor[7]                   ; y_cursor[7]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.363 ; state.draw1                   ; we                                                                                                                  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; VGA_Controller:u1|V_Cont[0]   ; VGA_Controller:u1|V_Cont[0]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; VGA_Controller:u1|H_Cont[1]   ; VGA_Controller:u1|H_Cont[1]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; VGA_Controller:u1|V_Cont[8]   ; VGA_Controller:u1|V_Cont[8]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; y_cursor[0]                   ; y_cursor[0]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; y_cursor[4]                   ; y_cursor[4]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; y_cursor[2]                   ; y_cursor[2]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; VGA_Controller:u1|H_Cont[3]   ; VGA_Controller:u1|H_Cont[3]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; y_cursor[6]                   ; y_cursor[6]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; y_cursor[1]                   ; y_cursor[1]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.377 ; VGA_Controller:u1|H_Cont[5]   ; VGA_Controller:u1|H_Cont[5]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; VGA_Controller:u1|H_Cont[0]   ; VGA_Controller:u1|H_Cont[0]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; VGA_Controller:u1|V_Cont[3]   ; VGA_Controller:u1|V_Cont[3]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; VGA_Controller:u1|V_Cont[6]   ; VGA_Controller:u1|V_Cont[6]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; VGA_Controller:u1|V_Cont[1]   ; VGA_Controller:u1|V_Cont[1]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.384 ; VGA_Controller:u1|V_Cont[7]   ; VGA_Controller:u1|V_Cont[7]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; VGA_Controller:u1|V_Cont[2]   ; VGA_Controller:u1|V_Cont[2]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.387 ; VGA_Controller:u1|V_Cont[9]   ; VGA_Controller:u1|V_Cont[9]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; VGA_Controller:u1|V_Cont[4]   ; VGA_Controller:u1|V_Cont[4]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; VGA_Controller:u1|H_Cont[2]   ; VGA_Controller:u1|H_Cont[2]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; VGA_Controller:u1|H_Cont[4]   ; VGA_Controller:u1|H_Cont[4]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.542      ;
; 0.390 ; VGA_Controller:u1|V_Cont[5]   ; VGA_Controller:u1|V_Cont[5]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.542      ;
; 0.395 ; VGA_Controller:u1|H_Cont[6]   ; VGA_Controller:u1|H_Cont[6]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.547      ;
; 0.404 ; VGA_Controller:u1|H_Cont[2]   ; VGA_Controller:u1|oCoord_X[2]                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.556      ;
; 0.420 ; VGA_Controller:u1|oCoord_Y[6] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a53~portb_address_reg6  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.623      ;
; 0.423 ; VGA_Controller:u1|oCoord_X[0] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a46~portb_address_reg9  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.626      ;
; 0.424 ; VGA_Controller:u1|oCoord_Y[3] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a53~portb_address_reg3  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.627      ;
; 0.424 ; VGA_Controller:u1|oCoord_Y[0] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a46~portb_address_reg0  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.627      ;
; 0.426 ; VGA_Controller:u1|oCoord_Y[4] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a53~portb_address_reg4  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.629      ;
; 0.427 ; VGA_Controller:u1|oCoord_X[1] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a46~portb_address_reg10 ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.630      ;
; 0.439 ; VGA_Controller:u1|oCoord_Y[1] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a46~portb_address_reg1  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.642      ;
; 0.441 ; VGA_Controller:u1|oCoord_Y[8] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a53~portb_address_reg8  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.644      ;
; 0.449 ; VGA_Controller:u1|H_Cont[9]   ; VGA_Controller:u1|oCoord_X[9]                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.601      ;
; 0.449 ; state.draw2                   ; state.update                                                                                                        ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.601      ;
; 0.453 ; x_cursor[8]                   ; addr_reg[17]                                                                                                        ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.605      ;
; 0.457 ; VGA_Controller:u1|oCoord_Y[7] ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a53~portb_address_reg7  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.660      ;
; 0.471 ; VGA_Controller:u1|H_Cont[7]   ; VGA_Controller:u1|H_Cont[7]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.623      ;
; 0.492 ; y_cursor[8]                   ; addr_reg[8]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.644      ;
; 0.493 ; data_reg                      ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a46~porta_datain_reg0   ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.689      ;
; 0.496 ; VGA_Controller:u1|H_Cont[8]   ; VGA_Controller:u1|H_Cont[9]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; y_cursor[7]                   ; y_cursor[8]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; y_cursor[3]                   ; y_cursor[4]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; y_cursor[5]                   ; y_cursor[6]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.503 ; VGA_Controller:u1|V_Cont[0]   ; VGA_Controller:u1|V_Cont[1]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.505 ; VGA_Controller:u1|V_Cont[8]   ; VGA_Controller:u1|V_Cont[9]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; y_cursor[0]                   ; y_cursor[1]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; VGA_Controller:u1|V_Cont[1]   ; VGA_Controller:u1|oCoord_Y[1]                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.662      ;
; 0.508 ; VGA_Controller:u1|H_Cont[6]   ; VGA_Controller:u1|oVGA_H_SYNC                                                                                       ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.510 ; VGA_Controller:u1|H_Cont[3]   ; VGA_Controller:u1|H_Cont[4]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; y_cursor[4]                   ; y_cursor[5]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; y_cursor[2]                   ; y_cursor[3]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; y_cursor[6]                   ; y_cursor[7]                                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.515 ; VGA_Controller:u1|H_Cont[5]   ; VGA_Controller:u1|H_Cont[6]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; VGA_Controller:u1|V_Cont[3]   ; VGA_Controller:u1|V_Cont[4]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.518 ; VGA_Controller:u1|H_Cont[0]   ; VGA_Controller:u1|H_Cont[1]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; VGA_Controller:u1|V_Cont[1]   ; VGA_Controller:u1|V_Cont[2]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.671      ;
; 0.524 ; x_cursor[3]                   ; addr_reg[12]                                                                                                        ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.676      ;
; 0.524 ; VGA_Controller:u1|V_Cont[7]   ; VGA_Controller:u1|V_Cont[8]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.676      ;
; 0.525 ; addr_reg[0]                   ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a68~porta_address_reg0  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.724      ;
; 0.525 ; VGA_Controller:u1|V_Cont[2]   ; VGA_Controller:u1|V_Cont[3]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.677      ;
; 0.528 ; VGA_Controller:u1|V_Cont[4]   ; VGA_Controller:u1|V_Cont[5]                                                                                         ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; addr_reg[3]                   ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a68~porta_address_reg3  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.728      ;
; 0.529 ; addr_reg[4]                   ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a46~porta_address_reg4  ; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.728      ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'p1|altpll_component|pll|clk[0]'                                                                                                      ;
+--------+-----------------------+----------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -2.546 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[2]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.934      ;
; -2.546 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oVGA_H_SYNC    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.934      ;
; -2.546 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oVGA_V_SYNC    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.934      ;
; -2.546 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|Cur_Color_R[9] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.934      ;
; -2.537 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[0]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.925      ;
; -2.537 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[7]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.925      ;
; -2.537 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[6]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.925      ;
; -2.537 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[5]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.925      ;
; -2.537 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[9]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.925      ;
; -2.537 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[8]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.925      ;
; -2.537 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[4]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.925      ;
; -2.537 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[3]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.925      ;
; -2.537 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[2]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.925      ;
; -2.537 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[1]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.925      ;
; -2.534 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[0]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.644     ; 0.924      ;
; -2.534 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[1]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.644     ; 0.924      ;
; -2.534 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[0]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.644     ; 0.924      ;
; -2.534 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[1]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.644     ; 0.924      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[2]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[3]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[4]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[5]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[6]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[7]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[8]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[5]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[4]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[3]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[9]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[8]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[7]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.434 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[6]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.822      ;
; -2.429 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[4]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.817      ;
; -2.429 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[5]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.817      ;
; -2.429 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[9]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.817      ;
; -2.429 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[3]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.817      ;
; -2.429 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[2]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.817      ;
; -2.429 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[1]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.817      ;
; -2.429 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[0]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.817      ;
; -2.429 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[7]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.817      ;
; -2.429 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[8]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.817      ;
; -2.429 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[6]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.002        ; -1.646     ; 0.817      ;
+--------+-----------------------+----------------------------------+--------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'p1|altpll_component|pll|clk[0]'                                                                                                      ;
+-------+-----------------------+----------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 2.311 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[4]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.817      ;
; 2.311 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[5]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.817      ;
; 2.311 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[9]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.817      ;
; 2.311 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[3]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.817      ;
; 2.311 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[2]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.817      ;
; 2.311 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[1]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.817      ;
; 2.311 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[0]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.817      ;
; 2.311 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[7]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.817      ;
; 2.311 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[8]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.817      ;
; 2.311 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|V_Cont[6]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.817      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[2]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[3]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[4]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[5]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[6]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[7]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[8]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[5]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[4]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[3]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[9]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[8]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[7]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.316 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[6]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.822      ;
; 2.416 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[0]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.644     ; 0.924      ;
; 2.416 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_Y[1]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.644     ; 0.924      ;
; 2.416 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[0]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.644     ; 0.924      ;
; 2.416 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[1]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.644     ; 0.924      ;
; 2.419 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[0]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.925      ;
; 2.419 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[7]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.925      ;
; 2.419 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[6]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.925      ;
; 2.419 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[5]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.925      ;
; 2.419 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[9]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.925      ;
; 2.419 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[8]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.925      ;
; 2.419 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[4]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.925      ;
; 2.419 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[3]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.925      ;
; 2.419 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[2]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.925      ;
; 2.419 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|H_Cont[1]      ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.925      ;
; 2.428 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oCoord_X[2]    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.934      ;
; 2.428 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oVGA_H_SYNC    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.934      ;
; 2.428 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|oVGA_V_SYNC    ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.934      ;
; 2.428 ; Reset_Delay:r0|oRESET ; VGA_Controller:u1|Cur_Color_R[9] ; CLOCK_50     ; p1|altpll_component|pll|clk[0] ; 0.000        ; -1.646     ; 0.934      ;
+-------+-----------------------+----------------------------------+--------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[10]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[11]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[12]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[13]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[14]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[15]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[16]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[16]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[17]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[17]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[18]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[18]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[19]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[19]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[7]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[8]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|Cont[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; r0|oRESET|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|oRESET|clk             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'p1|altpll_component|pll|clk[0]'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_we_reg        ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~porta_we_reg        ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; p1|altpll_component|pll|clk[0] ; Rise       ; vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a10~portb_address_reg3  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                 ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[2]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                 ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|clk[2]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; p1|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; KEY[*]    ; CLOCK_27   ; 5.519 ; 5.519 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 5.519 ; 5.519 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 4.970 ; 4.970 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 5.502 ; 5.502 ; Rise       ; p1|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 2.461 ; 2.461 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 2.178 ; 2.178 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 2.258 ; 2.258 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 1.905 ; 1.905 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 1.982 ; 1.982 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 2.461 ; 2.461 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 1.980 ; 1.980 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 2.267 ; 2.267 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 2.237 ; 2.237 ; Rise       ; p1|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; KEY[*]    ; CLOCK_27   ; -3.850 ; -3.850 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -4.025 ; -4.025 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -3.850 ; -3.850 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -4.185 ; -4.185 ; Rise       ; p1|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -1.785 ; -1.785 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -2.058 ; -2.058 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -2.138 ; -2.138 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -1.785 ; -1.785 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -1.862 ; -1.862 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -2.341 ; -2.341 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -1.860 ; -1.860 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -2.147 ; -2.147 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -2.117 ; -2.117 ; Rise       ; p1|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; LEDR[*]   ; CLOCK_27   ; 4.854  ; 4.854  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 4.854  ; 4.854  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 4.253  ; 4.253  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.830  ; 3.830  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 4.364  ; 4.364  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; 3.989  ; 3.989  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 3.989  ; 3.989  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 3.989  ; 3.989  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 3.726  ; 3.726  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 3.716  ; 3.716  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_27   ; 3.786  ; 3.786  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_27   ; 3.776  ; 3.776  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_27   ; 3.987  ; 3.987  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_27   ; 3.987  ; 3.987  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_27   ; 3.980  ; 3.980  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_27   ; 3.980  ; 3.980  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_27   ; 3.456  ; 3.456  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 4.195  ; 4.195  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 4.098  ; 4.098  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 4.098  ; 4.098  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 4.088  ; 4.088  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 4.088  ; 4.088  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_27   ; 4.195  ; 4.195  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_27   ; 4.195  ; 4.195  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_27   ; 4.158  ; 4.158  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_27   ; 4.178  ; 4.178  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_27   ; 4.006  ; 4.006  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_27   ; 4.006  ; 4.006  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 3.217  ; 3.217  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 4.203  ; 4.203  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 4.121  ; 4.121  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 4.101  ; 4.101  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 4.101  ; 4.101  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 4.098  ; 4.098  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_27   ; 4.098  ; 4.098  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_27   ; 4.203  ; 4.203  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_27   ; 4.085  ; 4.085  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_27   ; 4.095  ; 4.095  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_27   ; 4.075  ; 4.075  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_27   ; 4.075  ; 4.075  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 3.009  ; 3.009  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; AUD_XCK   ; CLOCK_27   ; 1.463  ;        ; Rise       ; p1|altpll_component|pll|clk[1] ;
; AUD_XCK   ; CLOCK_27   ;        ; 1.463  ; Fall       ; p1|altpll_component|pll|clk[1] ;
; VGA_CLK   ; CLOCK_27   ; -8.488 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ;        ; -8.488 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; LEDR[*]   ; CLOCK_27   ; 3.417  ; 3.417  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 3.996  ; 3.996  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 3.417  ; 3.417  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.452  ; 3.452  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.686  ; 3.686  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; 2.845  ; 2.845  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 3.118  ; 3.118  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 3.118  ; 3.118  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 2.855  ; 2.855  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 2.845  ; 2.845  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_27   ; 2.915  ; 2.915  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_27   ; 2.905  ; 2.905  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_27   ; 3.116  ; 3.116  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_27   ; 3.116  ; 3.116  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_27   ; 3.109  ; 3.109  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_27   ; 3.109  ; 3.109  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_27   ; 3.407  ; 3.407  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 3.135  ; 3.135  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 3.227  ; 3.227  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 3.227  ; 3.227  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 3.217  ; 3.217  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 3.217  ; 3.217  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_27   ; 3.324  ; 3.324  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_27   ; 3.324  ; 3.324  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_27   ; 3.287  ; 3.287  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_27   ; 3.307  ; 3.307  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_27   ; 3.135  ; 3.135  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_27   ; 3.135  ; 3.135  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 3.217  ; 3.217  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 3.204  ; 3.204  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 3.250  ; 3.250  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 3.230  ; 3.230  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 3.230  ; 3.230  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 3.227  ; 3.227  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_27   ; 3.227  ; 3.227  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_27   ; 3.332  ; 3.332  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_27   ; 3.214  ; 3.214  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_27   ; 3.224  ; 3.224  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_27   ; 3.204  ; 3.204  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_27   ; 3.204  ; 3.204  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 3.009  ; 3.009  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; AUD_XCK   ; CLOCK_27   ; 1.463  ;        ; Rise       ; p1|altpll_component|pll|clk[1] ;
; AUD_XCK   ; CLOCK_27   ;        ; 1.463  ; Fall       ; p1|altpll_component|pll|clk[1] ;
; VGA_CLK   ; CLOCK_27   ; -8.488 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ;        ; -8.488 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; AUD_DACLRCK ; AUD_ADCLRCK ; 2.681 ;    ;    ; 2.681 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; AUD_DACLRCK ; AUD_ADCLRCK ; 2.681 ;    ;    ; 2.681 ;
+-------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+---------------------------------+---------+-------+----------+---------+---------------------+
; Clock                           ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                ; -2.679  ; 0.215 ; -4.136   ; 2.311   ; -1.380              ;
;  CLOCK_27                       ; N/A     ; N/A   ; N/A      ; N/A     ; 18.518              ;
;  CLOCK_50                       ; -2.679  ; 0.215 ; N/A      ; N/A     ; -1.380              ;
;  p1|altpll_component|pll|clk[0] ; 9.256   ; 0.215 ; -4.136   ; 2.311   ; 17.714              ;
; Design-wide TNS                 ; -50.753 ; 0.0   ; -167.466 ; 0.0     ; -22.38              ;
;  CLOCK_27                       ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                       ; -50.753 ; 0.000 ; N/A      ; N/A     ; -22.380             ;
;  p1|altpll_component|pll|clk[0] ; 0.000   ; 0.000 ; -167.466 ; 0.000   ; 0.000               ;
+---------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; KEY[*]    ; CLOCK_27   ; 10.035 ; 10.035 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 10.035 ; 10.035 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 8.798  ; 8.798  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 9.788  ; 9.788  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 4.969  ; 4.969  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 4.429  ; 4.429  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 4.593  ; 4.593  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 3.757  ; 3.757  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 3.922  ; 3.922  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 4.969  ; 4.969  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 3.958  ; 3.958  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 4.597  ; 4.597  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 4.366  ; 4.366  ; Rise       ; p1|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; KEY[*]    ; CLOCK_27   ; -3.850 ; -3.850 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -4.025 ; -4.025 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -3.850 ; -3.850 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -4.185 ; -4.185 ; Rise       ; p1|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -1.785 ; -1.785 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -2.058 ; -2.058 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -2.138 ; -2.138 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -1.785 ; -1.785 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -1.862 ; -1.862 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -2.341 ; -2.341 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -1.860 ; -1.860 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -2.147 ; -2.147 ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -2.117 ; -2.117 ; Rise       ; p1|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; LEDR[*]   ; CLOCK_27   ; 9.782  ; 9.782  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 9.782  ; 9.782  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 8.738  ; 8.738  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 7.809  ; 7.809  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 9.096  ; 9.096  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; 8.250  ; 8.250  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 8.250  ; 8.250  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 8.250  ; 8.250  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 7.687  ; 7.687  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 7.677  ; 7.677  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_27   ; 7.747  ; 7.747  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_27   ; 7.737  ; 7.737  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_27   ; 8.224  ; 8.224  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_27   ; 8.224  ; 8.224  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_27   ; 8.218  ; 8.218  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_27   ; 8.218  ; 8.218  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_27   ; 6.975  ; 6.975  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 8.641  ; 8.641  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 8.445  ; 8.445  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 8.445  ; 8.445  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 8.435  ; 8.435  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 8.435  ; 8.435  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_27   ; 8.641  ; 8.641  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_27   ; 8.641  ; 8.641  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_27   ; 8.606  ; 8.606  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_27   ; 8.626  ; 8.626  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_27   ; 8.273  ; 8.273  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_27   ; 8.273  ; 8.273  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 6.453  ; 6.453  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 8.638  ; 8.638  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 8.471  ; 8.471  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 8.451  ; 8.451  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 8.451  ; 8.451  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 8.442  ; 8.442  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_27   ; 8.442  ; 8.442  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_27   ; 8.638  ; 8.638  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_27   ; 8.433  ; 8.433  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_27   ; 8.443  ; 8.443  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_27   ; 8.423  ; 8.423  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_27   ; 8.423  ; 8.423  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 5.964  ; 5.964  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; AUD_XCK   ; CLOCK_27   ; 2.917  ;        ; Rise       ; p1|altpll_component|pll|clk[1] ;
; AUD_XCK   ; CLOCK_27   ;        ; 2.917  ; Fall       ; p1|altpll_component|pll|clk[1] ;
; VGA_CLK   ; CLOCK_27   ; -7.035 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ;        ; -7.035 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; LEDR[*]   ; CLOCK_27   ; 3.417  ; 3.417  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 3.996  ; 3.996  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 3.417  ; 3.417  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.452  ; 3.452  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.686  ; 3.686  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; 2.845  ; 2.845  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 3.118  ; 3.118  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 3.118  ; 3.118  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 2.855  ; 2.855  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 2.845  ; 2.845  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_27   ; 2.915  ; 2.915  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_27   ; 2.905  ; 2.905  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_27   ; 3.116  ; 3.116  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_27   ; 3.116  ; 3.116  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_27   ; 3.109  ; 3.109  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_27   ; 3.109  ; 3.109  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_27   ; 3.407  ; 3.407  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 3.135  ; 3.135  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 3.227  ; 3.227  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 3.227  ; 3.227  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 3.217  ; 3.217  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 3.217  ; 3.217  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_27   ; 3.324  ; 3.324  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_27   ; 3.324  ; 3.324  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_27   ; 3.287  ; 3.287  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_27   ; 3.307  ; 3.307  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_27   ; 3.135  ; 3.135  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_27   ; 3.135  ; 3.135  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 3.217  ; 3.217  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 3.204  ; 3.204  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 3.250  ; 3.250  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 3.230  ; 3.230  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 3.230  ; 3.230  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 3.227  ; 3.227  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_27   ; 3.227  ; 3.227  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_27   ; 3.332  ; 3.332  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_27   ; 3.214  ; 3.214  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_27   ; 3.224  ; 3.224  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_27   ; 3.204  ; 3.204  ; Rise       ; p1|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_27   ; 3.204  ; 3.204  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 3.009  ; 3.009  ; Rise       ; p1|altpll_component|pll|clk[0] ;
; AUD_XCK   ; CLOCK_27   ; 1.463  ;        ; Rise       ; p1|altpll_component|pll|clk[1] ;
; AUD_XCK   ; CLOCK_27   ;        ; 1.463  ; Fall       ; p1|altpll_component|pll|clk[1] ;
; VGA_CLK   ; CLOCK_27   ; -8.488 ;        ; Rise       ; p1|altpll_component|pll|clk[2] ;
; VGA_CLK   ; CLOCK_27   ;        ; -8.488 ; Fall       ; p1|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+-----------------------------------------------------+
; Progagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; AUD_DACLRCK ; AUD_ADCLRCK ; 4.982 ;    ;    ; 4.982 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Progagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; AUD_DACLRCK ; AUD_ADCLRCK ; 2.681 ;    ;    ; 2.681 ;
+-------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; CLOCK_50                       ; 630      ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 22741    ; 1        ; 1230     ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; CLOCK_50                       ; 630      ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[0] ; p1|altpll_component|pll|clk[0] ; 22741    ; 1        ; 1230     ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|pll|clk[0] ; 42       ; 0        ; 0        ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|pll|clk[0] ; 42       ; 0        ; 0        ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 176   ; 176  ;
; Unconstrained Output Ports      ; 40    ; 40   ;
; Unconstrained Output Port Paths ; 630   ; 630  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Thu Jan 29 20:29:56 2015
Info: Command: quartus_sta VGA_m4k -c DE2_TOP
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Critical Warning: Synopsys Design Constraints File file not found: 'DE2_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK_27 CLOCK_27
    Info: create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[0]} {p1|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[1]} {p1|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 15 -multiply_by 14 -phase -90.00 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[2]} {p1|altpll_component|pll|clk[2]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.679
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.679       -50.753 CLOCK_50 
    Info:     9.256         0.000 p1|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 CLOCK_50 
    Info:     0.391         0.000 p1|altpll_component|pll|clk[0] 
Info: Worst-case recovery slack is -4.136
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.136      -167.466 p1|altpll_component|pll|clk[0] 
Info: Worst-case removal slack is 3.650
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.650         0.000 p1|altpll_component|pll|clk[0] 
Info: Worst-case minimum pulse width slack is -1.380
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.380       -22.380 CLOCK_50 
    Info:    17.714         0.000 p1|altpll_component|pll|clk[0] 
    Info:    18.518         0.000 CLOCK_27 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 377 output pins without output pin load capacitance assignment
    Info: Pin "SD_DAT3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_BCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_ADCLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IRDA_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_LDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_UDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_FSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_LSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK0_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK1_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_ON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_BLON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RW" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_EN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TDO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_XCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TD_RESET" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.766
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.766       -13.507 CLOCK_50 
    Info:    14.324         0.000 p1|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 CLOCK_50 
    Info:     0.215         0.000 p1|altpll_component|pll|clk[0] 
Info: Worst-case recovery slack is -2.546
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.546      -104.056 p1|altpll_component|pll|clk[0] 
Info: Worst-case removal slack is 2.311
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.311         0.000 p1|altpll_component|pll|clk[0] 
Info: Worst-case minimum pulse width slack is -1.380
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.380       -22.380 CLOCK_50 
    Info:    17.714         0.000 p1|altpll_component|pll|clk[0] 
    Info:    18.518         0.000 CLOCK_27 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 402 megabytes
    Info: Processing ended: Thu Jan 29 20:29:59 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


