   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"smi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../Switch/core/drv/sw_ctrl/ctrlif/smi.c"
  18              		.section	.rodata.smi_switch_write.str1.4,"aMS",%progbits,1
  19              		.align	2
  20              	.LC0:
  21 0000 25732573 		.ascii	"%s%s\015\012\000"
  21      0D0A00
  22 0007 00       		.align	2
  23              	.LC1:
  24 0008 28282867 		.ascii	"(((gpSwitchUnit[unit]->sw_access).controller).smi_c"
  24      70537769 
  24      74636855 
  24      6E69745B 
  24      756E6974 
  25 003b 6F6E7472 		.ascii	"ontroller).smi_write(phyAddr, regAddr, regVal)\000"
  25      6F6C6C65 
  25      72292E73 
  25      6D695F77 
  25      72697465 
  26 006a 0000     		.align	2
  27              	.LC2:
  28 006c 25732573 		.ascii	"%s%s of \"%s\" in %s\015\012\000"
  28      206F6620 
  28      22257322 
  28      20696E20 
  28      25730D0A 
  29              		.section	.text.smi_switch_write,"ax",%progbits
  30              		.align	1
  31              		.global	smi_switch_write
  32              		.syntax unified
  33              		.thumb
  34              		.thumb_func
  36              	smi_switch_write:
  37              	.LVL0:
  38              	.LFB3:
   1:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** /*******************************************************************************
   2:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** *                                                                              *
   3:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** *  Copyright (c), 2022, Motorcomm Electronic Technology Co.,Ltd.               *
   4:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** *  Motorcomm Confidential and Proprietary.                                     *
   5:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** *                                                                              *
   6:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** ********************************************************************************
   7:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** */
   8:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** #include "yt_error.h"
   9:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** #include "ctrlif.h"
  10:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** #include "smi.h"
  11:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
  12:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** #define SWITCH_SMI_CONTROLLER_ON_UNIT(unit)   (SWITCH_ACCESOR_CONTROLLER_ON_UNIT(unit).smi_controll
  13:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
  14:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** /* SMI format */
  15:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** #define REG_ADDR_BIT1_ADDR      0
  16:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** #define REG_ADDR_BIT1_DATA      1
  17:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** #define REG_ADDR_BIT0_WRITE     0
  18:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** #define REG_ADDR_BIT0_READ      1
  19:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
  20:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** uint32_t smi_switch_write(uint8_t unit, uint32_t reg_addr, uint32_t reg_value)
  21:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** {   
  39              		.loc 1 21 1 view -0
  40              		.cfi_startproc
  41              		@ args = 0, pretend = 0, frame = 0
  42              		@ frame_needed = 0, uses_anonymous_args = 0
  43              		.loc 1 21 1 is_stmt 0 view .LVU1
  44 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  45              		.cfi_def_cfa_offset 32
  46              		.cfi_offset 4, -32
  47              		.cfi_offset 5, -28
  48              		.cfi_offset 6, -24
  49              		.cfi_offset 7, -20
  50              		.cfi_offset 8, -16
  51              		.cfi_offset 9, -12
  52              		.cfi_offset 10, -8
  53              		.cfi_offset 14, -4
  54 0004 82B0     		sub	sp, sp, #8
  55              		.cfi_def_cfa_offset 40
  22:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     uint32_t ret = CMM_ERR_OK;
  56              		.loc 1 22 5 is_stmt 1 view .LVU2
  57              	.LVL1:
  23:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     uint8_t phyAddr;
  58              		.loc 1 23 5 view .LVU3
  24:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     uint8_t regAddr;
  59              		.loc 1 24 5 view .LVU4
  25:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     uint16_t regVal;
  60              		.loc 1 25 5 view .LVU5
  26:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
  27:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_PARAM_CHK(NULL == SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_write, CMM_ERR_NOT_INIT);
  61              		.loc 1 27 5 view .LVU6
  62              		.loc 1 27 5 view .LVU7
  63 0006 504B     		ldr	r3, .L19
  64 0008 53F82030 		ldr	r3, [r3, r0, lsl #2]
  65 000c DF68     		ldr	r7, [r3, #12]
  66 000e 002F     		cmp	r7, #0
  67 0010 4AD0     		beq	.L13
  68 0012 0546     		mov	r5, r0
  69 0014 0E46     		mov	r6, r1
  70 0016 9246     		mov	r10, r2
  71              		.loc 1 27 5 discriminator 2 view .LVU8
  28:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
  29:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     phyAddr           = SWITCH_SMI_CONTROLLER_ON_UNIT(unit).phyAddr;
  72              		.loc 1 29 5 discriminator 2 view .LVU9
  73              		.loc 1 29 23 is_stmt 0 discriminator 2 view .LVU10
  74 0018 93F80980 		ldrb	r8, [r3, #9]	@ zero_extendqisi2
  75              	.LVL2:
  30:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     regAddr           = ((SWITCH_SMI_CONTROLLER_ON_UNIT(unit).switchId<<2)|(REG_ADDR_BIT1_ADDR<<1)|
  76              		.loc 1 30 5 is_stmt 1 discriminator 2 view .LVU11
  77              		.loc 1 30 62 is_stmt 0 discriminator 2 view .LVU12
  78 001c 1C7A     		ldrb	r4, [r3, #8]	@ zero_extendqisi2
  79              		.loc 1 30 23 discriminator 2 view .LVU13
  80 001e A400     		lsls	r4, r4, #2
  81 0020 E4B2     		uxtb	r4, r4
  82              	.LVL3:
  31:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     /* Set reg_addr[31:16] */
  32:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     regVal = (reg_addr >> 16)&0xffff;
  83              		.loc 1 32 5 is_stmt 1 discriminator 2 view .LVU14
  33:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_ERR_CHK(SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_write(phyAddr, regAddr, regVal), ret);
  84              		.loc 1 33 5 discriminator 2 view .LVU15
  85              		.loc 1 33 5 discriminator 2 view .LVU16
  86 0022 0A0C     		lsrs	r2, r1, #16
  87              	.LVL4:
  88              		.loc 1 33 5 is_stmt 0 discriminator 2 view .LVU17
  89 0024 2146     		mov	r1, r4
  90              	.LVL5:
  91              		.loc 1 33 5 discriminator 2 view .LVU18
  92 0026 4046     		mov	r0, r8
  93              	.LVL6:
  94              		.loc 1 33 5 discriminator 2 view .LVU19
  95 0028 B847     		blx	r7
  96              	.LVL7:
  97              		.loc 1 33 5 discriminator 2 view .LVU20
  98 002a 8146     		mov	r9, r0
  99 002c 0028     		cmp	r0, #0
 100 002e 4AD1     		bne	.L14
 101              		.loc 1 33 5 is_stmt 1 discriminator 2 view .LVU21
  34:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
  35:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     /* Set reg_addr[15:0] */
  36:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     regVal = reg_addr&0xffff;
 102              		.loc 1 36 5 discriminator 2 view .LVU22
 103              	.LVL8:
  37:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_ERR_CHK(SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_write(phyAddr, regAddr, regVal), ret);
 104              		.loc 1 37 5 discriminator 2 view .LVU23
 105              		.loc 1 37 5 discriminator 2 view .LVU24
 106 0030 454B     		ldr	r3, .L19
 107 0032 53F82530 		ldr	r3, [r3, r5, lsl #2]
 108 0036 DB68     		ldr	r3, [r3, #12]
 109 0038 B2B2     		uxth	r2, r6
 110 003a 2146     		mov	r1, r4
 111 003c 4046     		mov	r0, r8
 112              	.LVL9:
 113              		.loc 1 37 5 is_stmt 0 discriminator 2 view .LVU25
 114 003e 9847     		blx	r3
 115              	.LVL10:
 116              		.loc 1 37 5 discriminator 2 view .LVU26
 117 0040 8146     		mov	r9, r0
 118 0042 0028     		cmp	r0, #0
 119 0044 57D1     		bne	.L15
 120              		.loc 1 37 5 is_stmt 1 discriminator 2 view .LVU27
  38:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
  39:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     /* Write Data [31:16] out */
  40:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     regAddr           = ((SWITCH_SMI_CONTROLLER_ON_UNIT(unit).switchId<<2)|(REG_ADDR_BIT1_DATA<<1)|
 121              		.loc 1 40 5 discriminator 2 view .LVU28
 122              		.loc 1 40 27 is_stmt 0 discriminator 2 view .LVU29
 123 0046 404B     		ldr	r3, .L19
 124 0048 53F82530 		ldr	r3, [r3, r5, lsl #2]
 125              		.loc 1 40 62 discriminator 2 view .LVU30
 126 004c 1C7A     		ldrb	r4, [r3, #8]	@ zero_extendqisi2
 127              	.LVL11:
 128              		.loc 1 40 71 discriminator 2 view .LVU31
 129 004e A400     		lsls	r4, r4, #2
 130              		.loc 1 40 99 discriminator 2 view .LVU32
 131 0050 44F00204 		orr	r4, r4, #2
 132              		.loc 1 40 23 discriminator 2 view .LVU33
 133 0054 04F0FE04 		and	r4, r4, #254
 134              	.LVL12:
  41:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     regVal = (reg_value >> 16)&0xffff;
 135              		.loc 1 41 5 is_stmt 1 discriminator 2 view .LVU34
  42:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_ERR_CHK(SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_write(phyAddr, regAddr, regVal), ret);
 136              		.loc 1 42 5 discriminator 2 view .LVU35
 137              		.loc 1 42 5 discriminator 2 view .LVU36
 138 0058 DB68     		ldr	r3, [r3, #12]
 139 005a 4FEA1A42 		lsr	r2, r10, #16
 140 005e 2146     		mov	r1, r4
 141 0060 4046     		mov	r0, r8
 142              	.LVL13:
 143              		.loc 1 42 5 is_stmt 0 discriminator 2 view .LVU37
 144 0062 9847     		blx	r3
 145              	.LVL14:
 146              		.loc 1 42 5 discriminator 2 view .LVU38
 147 0064 8146     		mov	r9, r0
 148 0066 0028     		cmp	r0, #0
 149 0068 59D1     		bne	.L16
 150              		.loc 1 42 5 is_stmt 1 discriminator 2 view .LVU39
  43:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
  44:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     /* Write Data [15:0] out */
  45:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     regVal = reg_value&0xffff;
 151              		.loc 1 45 5 discriminator 2 view .LVU40
 152              	.LVL15:
  46:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_ERR_CHK(SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_write(phyAddr, regAddr, regVal), ret);
 153              		.loc 1 46 5 discriminator 2 view .LVU41
 154              		.loc 1 46 5 discriminator 2 view .LVU42
 155 006a 374B     		ldr	r3, .L19
 156 006c 53F82530 		ldr	r3, [r3, r5, lsl #2]
 157 0070 DB68     		ldr	r3, [r3, #12]
 158 0072 1FFA8AF2 		uxth	r2, r10
 159 0076 2146     		mov	r1, r4
 160 0078 4046     		mov	r0, r8
 161              	.LVL16:
 162              		.loc 1 46 5 is_stmt 0 discriminator 2 view .LVU43
 163 007a 9847     		blx	r3
 164              	.LVL17:
 165              		.loc 1 46 5 discriminator 2 view .LVU44
 166 007c 8146     		mov	r9, r0
 167 007e 30B3     		cbz	r0, .L1
 168              		.loc 1 46 5 is_stmt 1 discriminator 1 view .LVU45
 169              		.loc 1 46 5 discriminator 1 view .LVU46
 170 0080 324B     		ldr	r3, .L19+4
 171 0082 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 172 0084 012B     		cmp	r3, #1
 173 0086 22D9     		bls	.L1
 174              		.loc 1 46 5 discriminator 3 view .LVU47
 175              	.LBB2:
 176              		.loc 1 46 5 discriminator 3 view .LVU48
 177 0088 0146     		mov	r1, r0
 178 008a 1428     		cmp	r0, #20
 179 008c 28BF     		it	cs
 180 008e 1421     		movcs	r1, #20
 181 0090 2F4B     		ldr	r3, .L19+8
 182 0092 0093     		str	r3, [sp]
 183 0094 2F4B     		ldr	r3, .L19+12
 184 0096 304A     		ldr	r2, .L19+16
 185 0098 52F82120 		ldr	r2, [r2, r1, lsl #2]
 186 009c 2F49     		ldr	r1, .L19+20
 187 009e 8968     		ldr	r1, [r1, #8]
 188 00a0 2F48     		ldr	r0, .L19+24
 189              	.LVL18:
 190              		.loc 1 46 5 is_stmt 0 discriminator 3 view .LVU49
 191 00a2 FFF7FEFF 		bl	osal_printf
 192              	.LVL19:
 193              	.LBE2:
 194              		.loc 1 46 5 is_stmt 1 discriminator 3 view .LVU50
 195              		.loc 1 46 5 discriminator 3 view .LVU51
 196              		.loc 1 46 5 discriminator 3 view .LVU52
 197 00a6 12E0     		b	.L1
 198              	.LVL20:
 199              	.L13:
  27:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 200              		.loc 1 27 5 discriminator 1 view .LVU53
  27:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 201              		.loc 1 27 5 discriminator 1 view .LVU54
 202 00a8 284B     		ldr	r3, .L19+4
 203 00aa 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 204 00ac 012B     		cmp	r3, #1
 205 00ae 02D8     		bhi	.L17
 206              	.LVL21:
 207              	.L3:
  27:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 208              		.loc 1 27 5 discriminator 5 view .LVU55
  27:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 209              		.loc 1 27 5 discriminator 5 view .LVU56
  27:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 210              		.loc 1 27 5 discriminator 5 view .LVU57
 211 00b0 4FF00409 		mov	r9, #4
 212 00b4 0BE0     		b	.L1
 213              	.LVL22:
 214              	.L17:
  27:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 215              		.loc 1 27 5 discriminator 3 view .LVU58
 216              	.LBB3:
  27:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 217              		.loc 1 27 5 discriminator 3 view .LVU59
 218 00b6 284B     		ldr	r3, .L19+16
 219 00b8 1A69     		ldr	r2, [r3, #16]
 220              	.LVL23:
  27:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 221              		.loc 1 27 5 is_stmt 0 discriminator 3 view .LVU60
 222 00ba 284B     		ldr	r3, .L19+20
 223 00bc 9968     		ldr	r1, [r3, #8]
 224              	.LVL24:
  27:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 225              		.loc 1 27 5 discriminator 3 view .LVU61
 226 00be 2948     		ldr	r0, .L19+28
 227              	.LVL25:
  27:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 228              		.loc 1 27 5 discriminator 3 view .LVU62
 229 00c0 FFF7FEFF 		bl	osal_printf
 230              	.LVL26:
 231 00c4 F4E7     		b	.L3
 232              	.LVL27:
 233              	.L14:
  27:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 234              		.loc 1 27 5 discriminator 3 view .LVU63
 235              	.LBE3:
  33:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 236              		.loc 1 33 5 is_stmt 1 discriminator 1 view .LVU64
  33:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 237              		.loc 1 33 5 discriminator 1 view .LVU65
 238 00c6 214B     		ldr	r3, .L19+4
 239 00c8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 240 00ca 012B     		cmp	r3, #1
 241 00cc 03D8     		bhi	.L18
 242              	.LVL28:
 243              	.L1:
  47:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****         
  48:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     return CMM_ERR_OK;
  49:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** }
 244              		.loc 1 49 1 is_stmt 0 view .LVU66
 245 00ce 4846     		mov	r0, r9
 246 00d0 02B0     		add	sp, sp, #8
 247              		.cfi_remember_state
 248              		.cfi_def_cfa_offset 32
 249              		@ sp needed
 250 00d2 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 251              	.LVL29:
 252              	.L18:
 253              		.cfi_restore_state
  33:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 254              		.loc 1 33 5 is_stmt 1 discriminator 3 view .LVU67
 255              	.LBB4:
  33:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 256              		.loc 1 33 5 discriminator 3 view .LVU68
 257 00d6 0146     		mov	r1, r0
 258 00d8 1428     		cmp	r0, #20
 259 00da 28BF     		it	cs
 260 00dc 1421     		movcs	r1, #20
 261 00de 1C4B     		ldr	r3, .L19+8
 262 00e0 0093     		str	r3, [sp]
 263 00e2 1C4B     		ldr	r3, .L19+12
 264 00e4 1C4A     		ldr	r2, .L19+16
 265 00e6 52F82120 		ldr	r2, [r2, r1, lsl #2]
 266 00ea 1C49     		ldr	r1, .L19+20
 267 00ec 8968     		ldr	r1, [r1, #8]
 268 00ee 1C48     		ldr	r0, .L19+24
 269              	.LVL30:
  33:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 270              		.loc 1 33 5 is_stmt 0 discriminator 3 view .LVU69
 271 00f0 FFF7FEFF 		bl	osal_printf
 272              	.LVL31:
 273              	.LBE4:
  33:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 274              		.loc 1 33 5 is_stmt 1 discriminator 3 view .LVU70
  33:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 275              		.loc 1 33 5 discriminator 3 view .LVU71
  33:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 276              		.loc 1 33 5 discriminator 3 view .LVU72
 277 00f4 EBE7     		b	.L1
 278              	.LVL32:
 279              	.L15:
  37:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 280              		.loc 1 37 5 discriminator 1 view .LVU73
  37:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 281              		.loc 1 37 5 discriminator 1 view .LVU74
 282 00f6 154B     		ldr	r3, .L19+4
 283 00f8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 284 00fa 012B     		cmp	r3, #1
 285 00fc E7D9     		bls	.L1
  37:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 286              		.loc 1 37 5 discriminator 3 view .LVU75
 287              	.LBB5:
  37:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 288              		.loc 1 37 5 discriminator 3 view .LVU76
 289 00fe 0146     		mov	r1, r0
 290 0100 1428     		cmp	r0, #20
 291 0102 28BF     		it	cs
 292 0104 1421     		movcs	r1, #20
 293 0106 124B     		ldr	r3, .L19+8
 294 0108 0093     		str	r3, [sp]
 295 010a 124B     		ldr	r3, .L19+12
 296 010c 124A     		ldr	r2, .L19+16
 297 010e 52F82120 		ldr	r2, [r2, r1, lsl #2]
 298 0112 1249     		ldr	r1, .L19+20
 299 0114 8968     		ldr	r1, [r1, #8]
 300 0116 1248     		ldr	r0, .L19+24
 301              	.LVL33:
  37:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 302              		.loc 1 37 5 is_stmt 0 discriminator 3 view .LVU77
 303 0118 FFF7FEFF 		bl	osal_printf
 304              	.LVL34:
 305              	.LBE5:
  37:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 306              		.loc 1 37 5 is_stmt 1 discriminator 3 view .LVU78
  37:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 307              		.loc 1 37 5 discriminator 3 view .LVU79
  37:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 308              		.loc 1 37 5 discriminator 3 view .LVU80
 309 011c D7E7     		b	.L1
 310              	.LVL35:
 311              	.L16:
  42:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 312              		.loc 1 42 5 discriminator 1 view .LVU81
  42:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 313              		.loc 1 42 5 discriminator 1 view .LVU82
 314 011e 0B4B     		ldr	r3, .L19+4
 315 0120 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 316 0122 012B     		cmp	r3, #1
 317 0124 D3D9     		bls	.L1
  42:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 318              		.loc 1 42 5 discriminator 3 view .LVU83
 319              	.LBB6:
  42:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 320              		.loc 1 42 5 discriminator 3 view .LVU84
 321 0126 0146     		mov	r1, r0
 322 0128 1428     		cmp	r0, #20
 323 012a 28BF     		it	cs
 324 012c 1421     		movcs	r1, #20
 325 012e 084B     		ldr	r3, .L19+8
 326 0130 0093     		str	r3, [sp]
 327 0132 084B     		ldr	r3, .L19+12
 328 0134 084A     		ldr	r2, .L19+16
 329 0136 52F82120 		ldr	r2, [r2, r1, lsl #2]
 330 013a 0849     		ldr	r1, .L19+20
 331 013c 8968     		ldr	r1, [r1, #8]
 332 013e 0848     		ldr	r0, .L19+24
 333              	.LVL36:
  42:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 334              		.loc 1 42 5 is_stmt 0 discriminator 3 view .LVU85
 335 0140 FFF7FEFF 		bl	osal_printf
 336              	.LVL37:
 337              	.LBE6:
  42:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 338              		.loc 1 42 5 is_stmt 1 discriminator 3 view .LVU86
  42:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 339              		.loc 1 42 5 discriminator 3 view .LVU87
  42:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 340              		.loc 1 42 5 discriminator 3 view .LVU88
 341 0144 C3E7     		b	.L1
 342              	.L20:
 343 0146 00BF     		.align	2
 344              	.L19:
 345 0148 00000000 		.word	gpSwitchUnit
 346 014c 00000000 		.word	yt_debug_level
 347 0150 00000000 		.word	__FUNCTION__.1
 348 0154 08000000 		.word	.LC1
 349 0158 00000000 		.word	_yt_errmsg
 350 015c 00000000 		.word	_yt_prompt_msg
 351 0160 6C000000 		.word	.LC2
 352 0164 00000000 		.word	.LC0
 353              		.cfi_endproc
 354              	.LFE3:
 356              		.section	.rodata.smi_switch_read.str1.4,"aMS",%progbits,1
 357              		.align	2
 358              	.LC3:
 359 0000 28282867 		.ascii	"(((gpSwitchUnit[unit]->sw_access).controller).smi_c"
 359      70537769 
 359      74636855 
 359      6E69745B 
 359      756E6974 
 360 0033 6F6E7472 		.ascii	"ontroller).smi_read(phyAddr, regAddr, &regVal)\000"
 360      6F6C6C65 
 360      72292E73 
 360      6D695F72 
 360      65616428 
 361              		.section	.text.smi_switch_read,"ax",%progbits
 362              		.align	1
 363              		.global	smi_switch_read
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
 368              	smi_switch_read:
 369              	.LVL38:
 370              	.LFB4:
  50:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
  51:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** uint32_t smi_switch_read(uint8_t unit, uint32_t reg_addr, uint32_t *reg_value)
  52:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** {
 371              		.loc 1 52 1 view -0
 372              		.cfi_startproc
 373              		@ args = 0, pretend = 0, frame = 8
 374              		@ frame_needed = 0, uses_anonymous_args = 0
 375              		.loc 1 52 1 is_stmt 0 view .LVU90
 376 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 377              		.cfi_def_cfa_offset 28
 378              		.cfi_offset 4, -28
 379              		.cfi_offset 5, -24
 380              		.cfi_offset 6, -20
 381              		.cfi_offset 7, -16
 382              		.cfi_offset 8, -12
 383              		.cfi_offset 9, -8
 384              		.cfi_offset 14, -4
 385 0004 85B0     		sub	sp, sp, #20
 386              		.cfi_def_cfa_offset 48
 387 0006 1746     		mov	r7, r2
  53:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     cmm_err_t ret = CMM_ERR_OK;
 388              		.loc 1 53 5 is_stmt 1 view .LVU91
 389              	.LVL39:
  54:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     uint32_t rData;
 390              		.loc 1 54 5 view .LVU92
  55:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     uint8_t phyAddr;
 391              		.loc 1 55 5 view .LVU93
  56:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     uint8_t regAddr;
 392              		.loc 1 56 5 view .LVU94
  57:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     uint16_t regVal;
 393              		.loc 1 57 5 view .LVU95
  58:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
  59:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_PARAM_CHK(NULL == SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_write, CMM_ERR_NOT_INIT);
 394              		.loc 1 59 5 view .LVU96
 395              		.loc 1 59 5 view .LVU97
 396 0008 694B     		ldr	r3, .L48
 397 000a 53F82020 		ldr	r2, [r3, r0, lsl #2]
 398              	.LVL40:
 399              		.loc 1 59 5 is_stmt 0 view .LVU98
 400 000e D368     		ldr	r3, [r2, #12]
 401 0010 002B     		cmp	r3, #0
 402 0012 56D0     		beq	.L36
 403 0014 0646     		mov	r6, r0
 404 0016 8946     		mov	r9, r1
 405              		.loc 1 59 5 is_stmt 1 discriminator 2 view .LVU99
  60:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_PARAM_CHK(NULL == SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_read, CMM_ERR_NOT_INIT);
 406              		.loc 1 60 5 discriminator 2 view .LVU100
 407              		.loc 1 60 5 discriminator 2 view .LVU101
 408 0018 1169     		ldr	r1, [r2, #16]
 409              	.LVL41:
 410              		.loc 1 60 5 is_stmt 0 discriminator 2 view .LVU102
 411 001a 0029     		cmp	r1, #0
 412 001c 5FD0     		beq	.L37
 413              		.loc 1 60 5 is_stmt 1 discriminator 2 view .LVU103
  61:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
  62:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     phyAddr           = SWITCH_SMI_CONTROLLER_ON_UNIT(unit).phyAddr;
 414              		.loc 1 62 5 discriminator 2 view .LVU104
 415              		.loc 1 62 23 is_stmt 0 discriminator 2 view .LVU105
 416 001e 92F80980 		ldrb	r8, [r2, #9]	@ zero_extendqisi2
 417              	.LVL42:
  63:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     regAddr           = ((SWITCH_SMI_CONTROLLER_ON_UNIT(unit).switchId<<2)|(REG_ADDR_BIT1_ADDR<<1)|
 418              		.loc 1 63 5 is_stmt 1 discriminator 2 view .LVU106
 419              		.loc 1 63 62 is_stmt 0 discriminator 2 view .LVU107
 420 0022 157A     		ldrb	r5, [r2, #8]	@ zero_extendqisi2
 421              		.loc 1 63 75 discriminator 2 view .LVU108
 422 0024 AD00     		lsls	r5, r5, #2
 423              		.loc 1 63 99 discriminator 2 view .LVU109
 424 0026 45F00105 		orr	r5, r5, #1
 425              		.loc 1 63 23 discriminator 2 view .LVU110
 426 002a 05F0FD05 		and	r5, r5, #253
 427              	.LVL43:
  64:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     /* Set reg_addr[31:16] */
  65:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     regVal = (reg_addr >> 16)&0xffff;
 428              		.loc 1 65 5 is_stmt 1 discriminator 2 view .LVU111
 429              		.loc 1 65 12 is_stmt 0 discriminator 2 view .LVU112
 430 002e 4FEA1942 		lsr	r2, r9, #16
 431 0032 ADF80E20 		strh	r2, [sp, #14]	@ movhi
  66:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_ERR_CHK(SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_write(phyAddr, regAddr, regVal), ret);
 432              		.loc 1 66 5 is_stmt 1 discriminator 2 view .LVU113
 433              		.loc 1 66 5 discriminator 2 view .LVU114
 434 0036 2946     		mov	r1, r5
 435 0038 4046     		mov	r0, r8
 436              	.LVL44:
 437              		.loc 1 66 5 is_stmt 0 discriminator 2 view .LVU115
 438 003a 9847     		blx	r3
 439              	.LVL45:
 440 003c 0446     		mov	r4, r0
 441              	.LVL46:
 442              		.loc 1 66 5 discriminator 2 view .LVU116
 443 003e 10F0FF03 		ands	r3, r0, #255
 444 0042 5AD1     		bne	.L38
 445              		.loc 1 66 5 is_stmt 1 discriminator 2 view .LVU117
  67:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
  68:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     /* Set reg_addr[15:0] */
  69:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     regVal = reg_addr&0xffff;
 446              		.loc 1 69 5 discriminator 2 view .LVU118
 447              		.loc 1 69 12 is_stmt 0 discriminator 2 view .LVU119
 448 0044 1FFA89F2 		uxth	r2, r9
 449 0048 ADF80E20 		strh	r2, [sp, #14]	@ movhi
  70:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_ERR_CHK(SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_write(phyAddr, regAddr, regVal), ret);
 450              		.loc 1 70 5 is_stmt 1 discriminator 2 view .LVU120
 451              		.loc 1 70 5 discriminator 2 view .LVU121
 452 004c 584B     		ldr	r3, .L48
 453 004e 53F82630 		ldr	r3, [r3, r6, lsl #2]
 454 0052 DB68     		ldr	r3, [r3, #12]
 455 0054 2946     		mov	r1, r5
 456 0056 4046     		mov	r0, r8
 457              	.LVL47:
 458              		.loc 1 70 5 is_stmt 0 discriminator 2 view .LVU122
 459 0058 9847     		blx	r3
 460              	.LVL48:
 461 005a 0446     		mov	r4, r0
 462              	.LVL49:
 463              		.loc 1 70 5 discriminator 2 view .LVU123
 464 005c 10F0FF03 		ands	r3, r0, #255
 465 0060 63D1     		bne	.L39
 466              		.loc 1 70 5 is_stmt 1 discriminator 2 view .LVU124
  71:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
  72:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     regAddr           = ((SWITCH_SMI_CONTROLLER_ON_UNIT(unit).switchId<<2)|(REG_ADDR_BIT1_DATA<<1)|
 467              		.loc 1 72 5 discriminator 2 view .LVU125
 468              		.loc 1 72 27 is_stmt 0 discriminator 2 view .LVU126
 469 0062 534B     		ldr	r3, .L48
 470 0064 53F82630 		ldr	r3, [r3, r6, lsl #2]
 471              		.loc 1 72 62 discriminator 2 view .LVU127
 472 0068 197A     		ldrb	r1, [r3, #8]	@ zero_extendqisi2
 473              		.loc 1 72 71 discriminator 2 view .LVU128
 474 006a 8900     		lsls	r1, r1, #2
 475              		.loc 1 72 99 discriminator 2 view .LVU129
 476 006c 41F00301 		orr	r1, r1, #3
 477              		.loc 1 72 23 discriminator 2 view .LVU130
 478 0070 CDB2     		uxtb	r5, r1
 479              	.LVL50:
  73:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     /* Read Data [31:16] */
  74:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     regVal = 0x0;
 480              		.loc 1 74 5 is_stmt 1 discriminator 2 view .LVU131
 481              		.loc 1 74 12 is_stmt 0 discriminator 2 view .LVU132
 482 0072 0022     		movs	r2, #0
 483 0074 ADF80E20 		strh	r2, [sp, #14]	@ movhi
  75:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_ERR_CHK(SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_read(phyAddr, regAddr, &regVal), ret);
 484              		.loc 1 75 5 is_stmt 1 discriminator 2 view .LVU133
 485              		.loc 1 75 5 discriminator 2 view .LVU134
 486 0078 1B69     		ldr	r3, [r3, #16]
 487 007a 0DF10E02 		add	r2, sp, #14
 488 007e 2946     		mov	r1, r5
 489 0080 4046     		mov	r0, r8
 490              	.LVL51:
 491              		.loc 1 75 5 is_stmt 0 discriminator 2 view .LVU135
 492 0082 9847     		blx	r3
 493              	.LVL52:
 494 0084 0446     		mov	r4, r0
 495              	.LVL53:
 496              		.loc 1 75 5 discriminator 2 view .LVU136
 497 0086 10F0FF03 		ands	r3, r0, #255
 498 008a 64D1     		bne	.L40
 499              		.loc 1 75 5 is_stmt 1 discriminator 2 view .LVU137
  76:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData = (uint32_t)(regVal<<16);
 500              		.loc 1 76 5 discriminator 2 view .LVU138
 501              		.loc 1 76 30 is_stmt 0 discriminator 2 view .LVU139
 502 008c BDF80E90 		ldrh	r9, [sp, #14]
 503              	.LVL54:
 504              		.loc 1 76 11 discriminator 2 view .LVU140
 505 0090 4FEA0949 		lsl	r9, r9, #16
 506              	.LVL55:
  77:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
  78:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     /* Read Data [15:0] */
  79:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     regVal = 0x0;
 507              		.loc 1 79 5 is_stmt 1 discriminator 2 view .LVU141
 508              		.loc 1 79 12 is_stmt 0 discriminator 2 view .LVU142
 509 0094 0023     		movs	r3, #0
 510 0096 ADF80E30 		strh	r3, [sp, #14]	@ movhi
  80:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_ERR_CHK(SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_read(phyAddr, regAddr, &regVal), ret);
 511              		.loc 1 80 5 is_stmt 1 discriminator 2 view .LVU143
 512              		.loc 1 80 5 discriminator 2 view .LVU144
 513 009a 454B     		ldr	r3, .L48
 514 009c 53F82630 		ldr	r3, [r3, r6, lsl #2]
 515 00a0 1B69     		ldr	r3, [r3, #16]
 516 00a2 0DF10E02 		add	r2, sp, #14
 517 00a6 2946     		mov	r1, r5
 518 00a8 4046     		mov	r0, r8
 519              	.LVL56:
 520              		.loc 1 80 5 is_stmt 0 discriminator 2 view .LVU145
 521 00aa 9847     		blx	r3
 522              	.LVL57:
 523 00ac 0446     		mov	r4, r0
 524              	.LVL58:
 525              		.loc 1 80 5 discriminator 2 view .LVU146
 526 00ae 10F0FF03 		ands	r3, r0, #255
 527 00b2 66D1     		bne	.L41
 528              		.loc 1 80 5 is_stmt 1 discriminator 2 view .LVU147
  81:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData |= regVal;
 529              		.loc 1 81 5 discriminator 2 view .LVU148
 530              		.loc 1 81 11 is_stmt 0 discriminator 2 view .LVU149
 531 00b4 BDF80E30 		ldrh	r3, [sp, #14]
 532 00b8 43EA0903 		orr	r3, r3, r9
 533              	.LVL59:
  82:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
  83:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     *reg_value = rData;
 534              		.loc 1 83 5 is_stmt 1 discriminator 2 view .LVU150
 535              		.loc 1 83 16 is_stmt 0 discriminator 2 view .LVU151
 536 00bc 3B60     		str	r3, [r7]
  84:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
  85:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     return CMM_ERR_OK;
 537              		.loc 1 85 5 is_stmt 1 discriminator 2 view .LVU152
 538              		.loc 1 85 12 is_stmt 0 discriminator 2 view .LVU153
 539 00be 0020     		movs	r0, #0
 540              	.LVL60:
 541              		.loc 1 85 12 discriminator 2 view .LVU154
 542 00c0 20E0     		b	.L21
 543              	.LVL61:
 544              	.L36:
  59:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_PARAM_CHK(NULL == SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_read, CMM_ERR_NOT_INIT);
 545              		.loc 1 59 5 is_stmt 1 discriminator 1 view .LVU155
  59:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_PARAM_CHK(NULL == SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_read, CMM_ERR_NOT_INIT);
 546              		.loc 1 59 5 discriminator 1 view .LVU156
 547 00c2 3C4B     		ldr	r3, .L48+4
 548 00c4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 549 00c6 012B     		cmp	r3, #1
 550 00c8 01D8     		bhi	.L42
 551              	.LVL62:
 552              	.L23:
  59:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_PARAM_CHK(NULL == SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_read, CMM_ERR_NOT_INIT);
 553              		.loc 1 59 5 discriminator 5 view .LVU157
  59:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_PARAM_CHK(NULL == SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_read, CMM_ERR_NOT_INIT);
 554              		.loc 1 59 5 discriminator 5 view .LVU158
  59:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_PARAM_CHK(NULL == SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_read, CMM_ERR_NOT_INIT);
 555              		.loc 1 59 5 discriminator 5 view .LVU159
 556 00ca 0420     		movs	r0, #4
 557 00cc 1AE0     		b	.L21
 558              	.LVL63:
 559              	.L42:
  59:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_PARAM_CHK(NULL == SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_read, CMM_ERR_NOT_INIT);
 560              		.loc 1 59 5 discriminator 3 view .LVU160
 561              	.LBB7:
  59:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_PARAM_CHK(NULL == SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_read, CMM_ERR_NOT_INIT);
 562              		.loc 1 59 5 discriminator 3 view .LVU161
 563 00ce 3A4B     		ldr	r3, .L48+8
 564 00d0 1A69     		ldr	r2, [r3, #16]
 565 00d2 3A4B     		ldr	r3, .L48+12
 566 00d4 9968     		ldr	r1, [r3, #8]
 567              	.LVL64:
  59:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_PARAM_CHK(NULL == SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_read, CMM_ERR_NOT_INIT);
 568              		.loc 1 59 5 is_stmt 0 discriminator 3 view .LVU162
 569 00d6 3A48     		ldr	r0, .L48+16
 570              	.LVL65:
  59:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_PARAM_CHK(NULL == SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_read, CMM_ERR_NOT_INIT);
 571              		.loc 1 59 5 discriminator 3 view .LVU163
 572 00d8 FFF7FEFF 		bl	osal_printf
 573              	.LVL66:
 574 00dc F5E7     		b	.L23
 575              	.LVL67:
 576              	.L37:
  59:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     CMM_PARAM_CHK(NULL == SWITCH_SMI_CONTROLLER_ON_UNIT(unit).smi_read, CMM_ERR_NOT_INIT);
 577              		.loc 1 59 5 discriminator 3 view .LVU164
 578              	.LBE7:
  60:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 579              		.loc 1 60 5 is_stmt 1 discriminator 1 view .LVU165
  60:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 580              		.loc 1 60 5 discriminator 1 view .LVU166
 581 00de 354B     		ldr	r3, .L48+4
 582 00e0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 583 00e2 012B     		cmp	r3, #1
 584 00e4 01D8     		bhi	.L43
 585              	.LVL68:
 586              	.L26:
  60:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 587              		.loc 1 60 5 discriminator 5 view .LVU167
  60:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 588              		.loc 1 60 5 discriminator 5 view .LVU168
  60:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 589              		.loc 1 60 5 discriminator 5 view .LVU169
 590 00e6 0420     		movs	r0, #4
 591 00e8 0CE0     		b	.L21
 592              	.LVL69:
 593              	.L43:
  60:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 594              		.loc 1 60 5 discriminator 3 view .LVU170
 595              	.LBB8:
  60:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 596              		.loc 1 60 5 discriminator 3 view .LVU171
 597 00ea 334B     		ldr	r3, .L48+8
 598 00ec 1A69     		ldr	r2, [r3, #16]
 599 00ee 334B     		ldr	r3, .L48+12
 600 00f0 9968     		ldr	r1, [r3, #8]
 601 00f2 3348     		ldr	r0, .L48+16
 602              	.LVL70:
  60:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 603              		.loc 1 60 5 is_stmt 0 discriminator 3 view .LVU172
 604 00f4 FFF7FEFF 		bl	osal_printf
 605              	.LVL71:
 606 00f8 F5E7     		b	.L26
 607              	.LVL72:
 608              	.L38:
  60:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 609              		.loc 1 60 5 discriminator 3 view .LVU173
 610              	.LBE8:
  66:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 611              		.loc 1 66 5 is_stmt 1 discriminator 1 view .LVU174
  66:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 612              		.loc 1 66 5 discriminator 1 view .LVU175
 613 00fa 2E4A     		ldr	r2, .L48+4
 614 00fc 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 615 00fe 012A     		cmp	r2, #1
 616 0100 03D8     		bhi	.L44
 617              	.LVL73:
 618              	.L28:
  66:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 619              		.loc 1 66 5 discriminator 5 view .LVU176
  66:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 620              		.loc 1 66 5 discriminator 5 view .LVU177
  66:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 621              		.loc 1 66 5 discriminator 5 view .LVU178
 622 0102 E0B2     		uxtb	r0, r4
 623              	.LVL74:
 624              	.L21:
  86:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** }
 625              		.loc 1 86 1 is_stmt 0 view .LVU179
 626 0104 05B0     		add	sp, sp, #20
 627              		.cfi_remember_state
 628              		.cfi_def_cfa_offset 28
 629              		@ sp needed
 630 0106 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 631              	.LVL75:
 632              	.L44:
 633              		.cfi_restore_state
  66:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 634              		.loc 1 66 5 is_stmt 1 discriminator 3 view .LVU180
 635              	.LBB9:
  66:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 636              		.loc 1 66 5 discriminator 3 view .LVU181
 637 010a 142B     		cmp	r3, #20
 638 010c 28BF     		it	cs
 639 010e 1423     		movcs	r3, #20
 640 0110 1A46     		mov	r2, r3
 641 0112 2C4B     		ldr	r3, .L48+20
 642 0114 0093     		str	r3, [sp]
 643 0116 2C4B     		ldr	r3, .L48+24
 644 0118 2749     		ldr	r1, .L48+8
 645 011a 51F82220 		ldr	r2, [r1, r2, lsl #2]
 646 011e 2749     		ldr	r1, .L48+12
 647 0120 8968     		ldr	r1, [r1, #8]
 648 0122 2A48     		ldr	r0, .L48+28
 649              	.LVL76:
  66:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 650              		.loc 1 66 5 is_stmt 0 discriminator 3 view .LVU182
 651 0124 FFF7FEFF 		bl	osal_printf
 652              	.LVL77:
 653 0128 EBE7     		b	.L28
 654              	.LVL78:
 655              	.L39:
  66:../Switch/core/drv/sw_ctrl/ctrlif/smi.c **** 
 656              		.loc 1 66 5 discriminator 3 view .LVU183
 657              	.LBE9:
  70:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 658              		.loc 1 70 5 is_stmt 1 discriminator 1 view .LVU184
  70:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 659              		.loc 1 70 5 discriminator 1 view .LVU185
 660 012a 224A     		ldr	r2, .L48+4
 661 012c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 662 012e 012A     		cmp	r2, #1
 663 0130 01D8     		bhi	.L45
 664              	.LVL79:
 665              	.L30:
  70:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 666              		.loc 1 70 5 discriminator 5 view .LVU186
  70:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 667              		.loc 1 70 5 discriminator 5 view .LVU187
  70:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 668              		.loc 1 70 5 discriminator 5 view .LVU188
 669 0132 E0B2     		uxtb	r0, r4
 670 0134 E6E7     		b	.L21
 671              	.LVL80:
 672              	.L45:
  70:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 673              		.loc 1 70 5 discriminator 3 view .LVU189
 674              	.LBB10:
  70:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 675              		.loc 1 70 5 discriminator 3 view .LVU190
 676 0136 142B     		cmp	r3, #20
 677 0138 28BF     		it	cs
 678 013a 1423     		movcs	r3, #20
 679 013c 1A46     		mov	r2, r3
 680 013e 214B     		ldr	r3, .L48+20
 681 0140 0093     		str	r3, [sp]
 682 0142 214B     		ldr	r3, .L48+24
 683 0144 1C49     		ldr	r1, .L48+8
 684 0146 51F82220 		ldr	r2, [r1, r2, lsl #2]
 685 014a 1C49     		ldr	r1, .L48+12
 686 014c 8968     		ldr	r1, [r1, #8]
 687 014e 1F48     		ldr	r0, .L48+28
 688              	.LVL81:
  70:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 689              		.loc 1 70 5 is_stmt 0 discriminator 3 view .LVU191
 690 0150 FFF7FEFF 		bl	osal_printf
 691              	.LVL82:
 692 0154 EDE7     		b	.L30
 693              	.LVL83:
 694              	.L40:
  70:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     
 695              		.loc 1 70 5 discriminator 3 view .LVU192
 696              	.LBE10:
  75:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData = (uint32_t)(regVal<<16);
 697              		.loc 1 75 5 is_stmt 1 discriminator 1 view .LVU193
  75:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData = (uint32_t)(regVal<<16);
 698              		.loc 1 75 5 discriminator 1 view .LVU194
 699 0156 174A     		ldr	r2, .L48+4
 700 0158 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 701 015a 012A     		cmp	r2, #1
 702 015c 01D8     		bhi	.L46
 703              	.LVL84:
 704              	.L32:
  75:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData = (uint32_t)(regVal<<16);
 705              		.loc 1 75 5 discriminator 5 view .LVU195
  75:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData = (uint32_t)(regVal<<16);
 706              		.loc 1 75 5 discriminator 5 view .LVU196
  75:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData = (uint32_t)(regVal<<16);
 707              		.loc 1 75 5 discriminator 5 view .LVU197
 708 015e E0B2     		uxtb	r0, r4
 709 0160 D0E7     		b	.L21
 710              	.LVL85:
 711              	.L46:
  75:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData = (uint32_t)(regVal<<16);
 712              		.loc 1 75 5 discriminator 3 view .LVU198
 713              	.LBB11:
  75:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData = (uint32_t)(regVal<<16);
 714              		.loc 1 75 5 discriminator 3 view .LVU199
 715 0162 142B     		cmp	r3, #20
 716 0164 28BF     		it	cs
 717 0166 1423     		movcs	r3, #20
 718 0168 1A46     		mov	r2, r3
 719 016a 164B     		ldr	r3, .L48+20
 720 016c 0093     		str	r3, [sp]
 721 016e 184B     		ldr	r3, .L48+32
 722 0170 1149     		ldr	r1, .L48+8
 723 0172 51F82220 		ldr	r2, [r1, r2, lsl #2]
 724 0176 1149     		ldr	r1, .L48+12
 725 0178 8968     		ldr	r1, [r1, #8]
 726 017a 1448     		ldr	r0, .L48+28
 727              	.LVL86:
  75:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData = (uint32_t)(regVal<<16);
 728              		.loc 1 75 5 is_stmt 0 discriminator 3 view .LVU200
 729 017c FFF7FEFF 		bl	osal_printf
 730              	.LVL87:
 731 0180 EDE7     		b	.L32
 732              	.LVL88:
 733              	.L41:
  75:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData = (uint32_t)(regVal<<16);
 734              		.loc 1 75 5 discriminator 3 view .LVU201
 735              	.LBE11:
  80:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData |= regVal;
 736              		.loc 1 80 5 is_stmt 1 discriminator 1 view .LVU202
  80:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData |= regVal;
 737              		.loc 1 80 5 discriminator 1 view .LVU203
 738 0182 0C4A     		ldr	r2, .L48+4
 739 0184 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 740 0186 012A     		cmp	r2, #1
 741 0188 01D8     		bhi	.L47
 742              	.LVL89:
 743              	.L34:
  80:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData |= regVal;
 744              		.loc 1 80 5 discriminator 5 view .LVU204
  80:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData |= regVal;
 745              		.loc 1 80 5 discriminator 5 view .LVU205
  80:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData |= regVal;
 746              		.loc 1 80 5 discriminator 5 view .LVU206
 747 018a E0B2     		uxtb	r0, r4
 748 018c BAE7     		b	.L21
 749              	.LVL90:
 750              	.L47:
  80:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData |= regVal;
 751              		.loc 1 80 5 discriminator 3 view .LVU207
 752              	.LBB12:
  80:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData |= regVal;
 753              		.loc 1 80 5 discriminator 3 view .LVU208
 754 018e 142B     		cmp	r3, #20
 755 0190 28BF     		it	cs
 756 0192 1423     		movcs	r3, #20
 757 0194 1A46     		mov	r2, r3
 758 0196 0B4B     		ldr	r3, .L48+20
 759 0198 0093     		str	r3, [sp]
 760 019a 0D4B     		ldr	r3, .L48+32
 761 019c 0649     		ldr	r1, .L48+8
 762 019e 51F82220 		ldr	r2, [r1, r2, lsl #2]
 763 01a2 0649     		ldr	r1, .L48+12
 764 01a4 8968     		ldr	r1, [r1, #8]
 765 01a6 0948     		ldr	r0, .L48+28
 766              	.LVL91:
  80:../Switch/core/drv/sw_ctrl/ctrlif/smi.c ****     rData |= regVal;
 767              		.loc 1 80 5 is_stmt 0 discriminator 3 view .LVU209
 768 01a8 FFF7FEFF 		bl	osal_printf
 769              	.LVL92:
 770 01ac EDE7     		b	.L34
 771              	.L49:
 772 01ae 00BF     		.align	2
 773              	.L48:
 774 01b0 00000000 		.word	gpSwitchUnit
 775 01b4 00000000 		.word	yt_debug_level
 776 01b8 00000000 		.word	_yt_errmsg
 777 01bc 00000000 		.word	_yt_prompt_msg
 778 01c0 00000000 		.word	.LC0
 779 01c4 00000000 		.word	__FUNCTION__.0
 780 01c8 08000000 		.word	.LC1
 781 01cc 6C000000 		.word	.LC2
 782 01d0 00000000 		.word	.LC3
 783              	.LBE12:
 784              		.cfi_endproc
 785              	.LFE4:
 787              		.section	.rodata.__FUNCTION__.0,"a"
 788              		.align	2
 791              	__FUNCTION__.0:
 792 0000 736D695F 		.ascii	"smi_switch_read\000"
 792      73776974 
 792      63685F72 
 792      65616400 
 793              		.section	.rodata.__FUNCTION__.1,"a"
 794              		.align	2
 797              	__FUNCTION__.1:
 798 0000 736D695F 		.ascii	"smi_switch_write\000"
 798      73776974 
 798      63685F77 
 798      72697465 
 798      00
 799              		.text
 800              	.Letext0:
 801              		.file 2 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\common\\include/yt_types.h"
 802              		.file 3 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\common\\include/yt_error.h"
 803              		.file 4 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\core\\fal\\chipdef/chipdef.h"
 804              		.file 5 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\core\\cal/cal_bprofile.h"
DEFINED SYMBOLS
                            *ABS*:00000000 smi.c
C:\Users\Dmitriy\AppData\Local\Temp\cc4n8tan.s:19     .rodata.smi_switch_write.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4n8tan.s:30     .text.smi_switch_write:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4n8tan.s:36     .text.smi_switch_write:00000000 smi_switch_write
C:\Users\Dmitriy\AppData\Local\Temp\cc4n8tan.s:345    .text.smi_switch_write:00000148 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4n8tan.s:797    .rodata.__FUNCTION__.1:00000000 __FUNCTION__.1
C:\Users\Dmitriy\AppData\Local\Temp\cc4n8tan.s:357    .rodata.smi_switch_read.str1.4:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4n8tan.s:362    .text.smi_switch_read:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4n8tan.s:368    .text.smi_switch_read:00000000 smi_switch_read
C:\Users\Dmitriy\AppData\Local\Temp\cc4n8tan.s:774    .text.smi_switch_read:000001b0 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4n8tan.s:791    .rodata.__FUNCTION__.0:00000000 __FUNCTION__.0
C:\Users\Dmitriy\AppData\Local\Temp\cc4n8tan.s:788    .rodata.__FUNCTION__.0:00000000 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4n8tan.s:794    .rodata.__FUNCTION__.1:00000000 $d
                           .group:00000000 wm4.0.353617a96a8f588ad8d04dd11dfc8225
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.185.cbb642e1ccd385e8aa504b15cb7fb086
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.stddef.h.39.0e5f0dabba1c666ccadf0408e0d47322
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.stdio.h.67.0cf8a9c281ab0b348aef5c02e7e48825
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.158.bfed30416c9480cd13bc4a25427d538f
                           .group:00000000 wm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.152.f5d1d9a9aabeac59da0ef41ede16d2b0
                           .group:00000000 wm4.yt_types.h.31.64aa050cf4c68d28514ce99f5dc2ddb9
                           .group:00000000 wm4.yt_lock.h.9.5d39f1aba4451d3b9b95aa39771489dc
                           .group:00000000 wm4.yt_error.h.38.039589275c83974021fd481937e9f4a7
                           .group:00000000 wm4.chipdef_tiger.h.10.ae557adb3508daebcdc97f8fb0dc9e1a
                           .group:00000000 wm4.phy_chipdef.h.9.9a1a2dbb46f5503e32a84083ab1dbc9f
                           .group:00000000 wm4.cal_bprofile.h.23.d6ecfc2230abc149b4da600a40b20e5b
                           .group:00000000 wm4.bprofile_YT9215_default_demo.h.15.13aa65ba4a73c41dc1ffa3c5f8dcfda3
                           .group:00000000 wm4.cal_cmm.h.46.eec47faa946e01877de19a2f99ee7710
                           .group:00000000 wm4.ctrlif.h.14.25b89f4f4e1c2d9a4d8cc002d2533731

UNDEFINED SYMBOLS
osal_printf
gpSwitchUnit
yt_debug_level
_yt_errmsg
_yt_prompt_msg
