{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632613712554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632613712554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 25 20:48:32 2021 " "Processing started: Sat Sep 25 20:48:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632613712554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1632613712554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_4_bits -c adder_4_bits --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_4_bits -c adder_4_bits --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1632613712554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1632613712938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1632613712938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_4_bits-hardware " "Found design unit 1: adder_4_bits-hardware" {  } { { "adder_4_bits.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA025_WR_Files/adder_4_bits.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632613720525 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_4_bits " "Found entity 1: adder_4_bits" {  } { { "adder_4_bits.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA025_WR_Files/adder_4_bits.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632613720525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632613720525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_1a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_1a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_1a-somador " "Found design unit 1: som_1a-somador" {  } { { "som_1a.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA025_WR_Files/som_1a.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632613720525 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_1a " "Found entity 1: som_1a" {  } { { "som_1a.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA025_WR_Files/som_1a.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632613720525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632613720525 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "vs out zs in adder_4_bits.vhd(41) " "VHDL error at adder_4_bits.vhd(41): actual port \"zs\" of mode \"in\" cannot be associated with formal port \"vs\" of mode \"out\"" {  } { { "adder_4_bits.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA025_WR_Files/adder_4_bits.vhd" 41 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Design Software" 0 -1 1632613720525 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "zs adder_4_bits.vhd(41) " "VHDL error at adder_4_bits.vhd(41): can't update value of interface object \"zs\" of mode IN" {  } { { "adder_4_bits.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA025_WR_Files/adder_4_bits.vhd" 41 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Design Software" 0 -1 1632613720533 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632613720579 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 25 20:48:40 2021 " "Processing ended: Sat Sep 25 20:48:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632613720579 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632613720579 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632613720579 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1632613720579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632613712554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632613712554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 25 20:48:32 2021 " "Processing started: Sat Sep 25 20:48:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632613712554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1632613712554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_4_bits -c adder_4_bits --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_4_bits -c adder_4_bits --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1632613712554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1632613712938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1632613712938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_4_bits-hardware " "Found design unit 1: adder_4_bits-hardware" {  } { { "adder_4_bits.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA025_WR_Files/adder_4_bits.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632613720525 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_4_bits " "Found entity 1: adder_4_bits" {  } { { "adder_4_bits.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA025_WR_Files/adder_4_bits.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632613720525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632613720525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_1a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_1a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_1a-somador " "Found design unit 1: som_1a-somador" {  } { { "som_1a.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA025_WR_Files/som_1a.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632613720525 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_1a " "Found entity 1: som_1a" {  } { { "som_1a.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA025_WR_Files/som_1a.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632613720525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1632613720525 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "vs out zs in adder_4_bits.vhd(41) " "VHDL error at adder_4_bits.vhd(41): actual port \"zs\" of mode \"in\" cannot be associated with formal port \"vs\" of mode \"out\"" {  } { { "adder_4_bits.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA025_WR_Files/adder_4_bits.vhd" 41 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Design Software" 0 -1 1632613720525 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "zs adder_4_bits.vhd(41) " "VHDL error at adder_4_bits.vhd(41): can't update value of interface object \"zs\" of mode IN" {  } { { "adder_4_bits.vhd" "" { Text "C:/Users/Mateus Batista/Desktop/FPGA025_WR_Files/adder_4_bits.vhd" 41 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Design Software" 0 -1 1632613720533 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632613720579 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 25 20:48:40 2021 " "Processing ended: Sat Sep 25 20:48:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632613720579 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632613720579 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632613720579 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1632613720579 ""}
