-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Block_proc125 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    pktEventDataStream_V_V_dout : IN STD_LOGIC_VECTOR (95 downto 0);
    pktEventDataStream_V_V_empty_n : IN STD_LOGIC;
    pktEventDataStream_V_V_read : OUT STD_LOGIC;
    stageCornerStream_V_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    stageCornerStream_V_V_empty_n : IN STD_LOGIC;
    stageCornerStream_V_V_read : OUT STD_LOGIC;
    xStreamOut_V_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    xStreamOut_V_V_TVALID : OUT STD_LOGIC;
    xStreamOut_V_V_TREADY : IN STD_LOGIC;
    yStreamOut_V_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    yStreamOut_V_V_TVALID : OUT STD_LOGIC;
    yStreamOut_V_V_TREADY : IN STD_LOGIC;
    polStreamOut_V_V_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    polStreamOut_V_V_TVALID : OUT STD_LOGIC;
    polStreamOut_V_V_TREADY : IN STD_LOGIC;
    tsStreamOut_V_V_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    tsStreamOut_V_V_TVALID : OUT STD_LOGIC;
    tsStreamOut_V_V_TREADY : IN STD_LOGIC;
    isFinalCornerStream_V_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    isFinalCornerStream_V_V_TVALID : OUT STD_LOGIC;
    isFinalCornerStream_V_V_TREADY : IN STD_LOGIC;
    status_inEventsNum : OUT STD_LOGIC_VECTOR (63 downto 0);
    status_inEventsNum_ap_vld : OUT STD_LOGIC;
    status_outEventsNum : OUT STD_LOGIC_VECTOR (63 downto 0);
    status_outEventsNum_ap_vld : OUT STD_LOGIC;
    status_cornerEventsNum : OUT STD_LOGIC_VECTOR (63 downto 0);
    status_cornerEventsNum_ap_vld : OUT STD_LOGIC;
    status_currentThreshold : OUT STD_LOGIC_VECTOR (31 downto 0);
    status_currentThreshold_ap_vld : OUT STD_LOGIC;
    status_currentAreaCntThr : OUT STD_LOGIC_VECTOR (31 downto 0);
    status_currentAreaCntThr_ap_vld : OUT STD_LOGIC;
    glConfig_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    glConfig_V_empty_n : IN STD_LOGIC;
    glConfig_V_read : OUT STD_LOGIC;
    glSFASTThrBak_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    glSFASTThrBak_empty_n : IN STD_LOGIC;
    glSFASTThrBak_read : OUT STD_LOGIC;
    glStatus_currentAreaCntThr_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    glStatus_currentAreaCntThr_empty_n : IN STD_LOGIC;
    glStatus_currentAreaCntThr_read : OUT STD_LOGIC;
    glStatus_inEventsNum_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    glStatus_inEventsNum_empty_n : IN STD_LOGIC;
    glStatus_inEventsNum_read : OUT STD_LOGIC );
end;


architecture behav of Block_proc125 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal xStreamOut_V_V_1_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal xStreamOut_V_V_1_vld_in : STD_LOGIC;
    signal xStreamOut_V_V_1_vld_out : STD_LOGIC;
    signal xStreamOut_V_V_1_ack_in : STD_LOGIC;
    signal xStreamOut_V_V_1_ack_out : STD_LOGIC;
    signal xStreamOut_V_V_1_payload_A : STD_LOGIC_VECTOR (15 downto 0);
    signal xStreamOut_V_V_1_payload_B : STD_LOGIC_VECTOR (15 downto 0);
    signal xStreamOut_V_V_1_sel_rd : STD_LOGIC := '0';
    signal xStreamOut_V_V_1_sel_wr : STD_LOGIC := '0';
    signal xStreamOut_V_V_1_sel : STD_LOGIC;
    signal xStreamOut_V_V_1_load_A : STD_LOGIC;
    signal xStreamOut_V_V_1_load_B : STD_LOGIC;
    signal xStreamOut_V_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal xStreamOut_V_V_1_state_cmp_full : STD_LOGIC;
    signal yStreamOut_V_V_1_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal yStreamOut_V_V_1_vld_in : STD_LOGIC;
    signal yStreamOut_V_V_1_vld_out : STD_LOGIC;
    signal yStreamOut_V_V_1_ack_in : STD_LOGIC;
    signal yStreamOut_V_V_1_ack_out : STD_LOGIC;
    signal yStreamOut_V_V_1_payload_A : STD_LOGIC_VECTOR (15 downto 0);
    signal yStreamOut_V_V_1_payload_B : STD_LOGIC_VECTOR (15 downto 0);
    signal yStreamOut_V_V_1_sel_rd : STD_LOGIC := '0';
    signal yStreamOut_V_V_1_sel_wr : STD_LOGIC := '0';
    signal yStreamOut_V_V_1_sel : STD_LOGIC;
    signal yStreamOut_V_V_1_load_A : STD_LOGIC;
    signal yStreamOut_V_V_1_load_B : STD_LOGIC;
    signal yStreamOut_V_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal yStreamOut_V_V_1_state_cmp_full : STD_LOGIC;
    signal polStreamOut_V_V_1_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal polStreamOut_V_V_1_vld_in : STD_LOGIC;
    signal polStreamOut_V_V_1_vld_out : STD_LOGIC;
    signal polStreamOut_V_V_1_ack_in : STD_LOGIC;
    signal polStreamOut_V_V_1_ack_out : STD_LOGIC;
    signal polStreamOut_V_V_1_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal polStreamOut_V_V_1_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal polStreamOut_V_V_1_sel_rd : STD_LOGIC := '0';
    signal polStreamOut_V_V_1_sel_wr : STD_LOGIC := '0';
    signal polStreamOut_V_V_1_sel : STD_LOGIC;
    signal polStreamOut_V_V_1_load_A : STD_LOGIC;
    signal polStreamOut_V_V_1_load_B : STD_LOGIC;
    signal polStreamOut_V_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal polStreamOut_V_V_1_state_cmp_full : STD_LOGIC;
    signal tsStreamOut_V_V_1_data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal tsStreamOut_V_V_1_vld_in : STD_LOGIC;
    signal tsStreamOut_V_V_1_vld_out : STD_LOGIC;
    signal tsStreamOut_V_V_1_ack_in : STD_LOGIC;
    signal tsStreamOut_V_V_1_ack_out : STD_LOGIC;
    signal tsStreamOut_V_V_1_payload_A : STD_LOGIC_VECTOR (63 downto 0);
    signal tsStreamOut_V_V_1_payload_B : STD_LOGIC_VECTOR (63 downto 0);
    signal tsStreamOut_V_V_1_sel_rd : STD_LOGIC := '0';
    signal tsStreamOut_V_V_1_sel_wr : STD_LOGIC := '0';
    signal tsStreamOut_V_V_1_sel : STD_LOGIC;
    signal tsStreamOut_V_V_1_load_A : STD_LOGIC;
    signal tsStreamOut_V_V_1_load_B : STD_LOGIC;
    signal tsStreamOut_V_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal tsStreamOut_V_V_1_state_cmp_full : STD_LOGIC;
    signal isFinalCornerStream_V_V_1_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal isFinalCornerStream_V_V_1_vld_in : STD_LOGIC;
    signal isFinalCornerStream_V_V_1_vld_out : STD_LOGIC;
    signal isFinalCornerStream_V_V_1_ack_in : STD_LOGIC;
    signal isFinalCornerStream_V_V_1_ack_out : STD_LOGIC;
    signal isFinalCornerStream_V_V_1_payload_A : STD_LOGIC_VECTOR (15 downto 0);
    signal isFinalCornerStream_V_V_1_payload_B : STD_LOGIC_VECTOR (15 downto 0);
    signal isFinalCornerStream_V_V_1_sel_rd : STD_LOGIC := '0';
    signal isFinalCornerStream_V_V_1_sel_wr : STD_LOGIC := '0';
    signal isFinalCornerStream_V_V_1_sel : STD_LOGIC;
    signal isFinalCornerStream_V_V_1_load_A : STD_LOGIC;
    signal isFinalCornerStream_V_V_1_load_B : STD_LOGIC;
    signal isFinalCornerStream_V_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal isFinalCornerStream_V_V_1_state_cmp_full : STD_LOGIC;
    signal glStatus_cornerEvent : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal glStatus_outEventsNu : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal glStatus_currentThre : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n : STD_LOGIC;
    signal pktEventDataStream_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n : STD_LOGIC;
    signal stageCornerStream_V_V_blk_n : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n : STD_LOGIC;
    signal xStreamOut_V_V_TDATA_blk_n : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n : STD_LOGIC;
    signal yStreamOut_V_V_TDATA_blk_n : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n : STD_LOGIC;
    signal polStreamOut_V_V_TDATA_blk_n : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n : STD_LOGIC;
    signal tsStreamOut_V_V_TDATA_blk_n : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n : STD_LOGIC;
    signal isFinalCornerStream_V_V_TDATA_blk_n : STD_LOGIC;
    signal glConfig_V_blk_n : STD_LOGIC;
    signal glSFASTThrBak_blk_n : STD_LOGIC;
    signal glStatus_currentAreaCntThr_blk_n : STD_LOGIC;
    signal glStatus_inEventsNum_blk_n : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_ap_start : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_ap_done : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_ap_idle : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_ap_ready : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_packetEventDataStrea_read : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_stageCornerStream_V_s_read : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_xStreamOut_V_V_TREADY : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_yStreamOut_V_V_TREADY : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_polStreamOut_V_V_TREADY : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_tsStreamOut_V_V_TREADY : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TREADY : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_combineOutputStream_fu_142_xStreamOut_V_V_TVALID : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_combineOutputStream_fu_142_yStreamOut_V_V_TVALID : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_combineOutputStream_fu_142_polStreamOut_V_V_TVALID : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_combineOutputStream_fu_142_tsStreamOut_V_V_TVALID : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TVALID : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_glStatus_cornerEvent : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_combineOutputStream_fu_142_glStatus_cornerEvent_ap_vld : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_glStatus_outEventsNu : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_combineOutputStream_fu_142_glStatus_outEventsNu_ap_vld : STD_LOGIC;
    signal grp_combineOutputStream_fu_142_glStatus_currentThre : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_combineOutputStream_fu_142_glStatus_currentThre_ap_vld : STD_LOGIC;
    signal ap_block_state1_ignore_call14 : BOOLEAN;
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal status_inEventsNum_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal extLd8_i_i_fu_174_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal status_currentAreaCntThr_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_block_state4 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal ap_block_state3 : BOOLEAN;

    component combineOutputStream IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        packetEventDataStrea_dout : IN STD_LOGIC_VECTOR (95 downto 0);
        packetEventDataStrea_empty_n : IN STD_LOGIC;
        packetEventDataStrea_read : OUT STD_LOGIC;
        stageCornerStream_V_s_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        stageCornerStream_V_s_empty_n : IN STD_LOGIC;
        stageCornerStream_V_s_read : OUT STD_LOGIC;
        xStreamOut_V_V_TREADY : IN STD_LOGIC;
        yStreamOut_V_V_TREADY : IN STD_LOGIC;
        polStreamOut_V_V_TREADY : IN STD_LOGIC;
        tsStreamOut_V_V_TREADY : IN STD_LOGIC;
        custDataStreamOut_V_s_TREADY : IN STD_LOGIC;
        xStreamOut_V_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        xStreamOut_V_V_TVALID : OUT STD_LOGIC;
        yStreamOut_V_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        yStreamOut_V_V_TVALID : OUT STD_LOGIC;
        polStreamOut_V_V_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        polStreamOut_V_V_TVALID : OUT STD_LOGIC;
        tsStreamOut_V_V_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        tsStreamOut_V_V_TVALID : OUT STD_LOGIC;
        custDataStreamOut_V_s_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        custDataStreamOut_V_s_TVALID : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        glStatus_cornerEvent : OUT STD_LOGIC_VECTOR (63 downto 0);
        glStatus_cornerEvent_ap_vld : OUT STD_LOGIC;
        glStatus_outEventsNu : OUT STD_LOGIC_VECTOR (63 downto 0);
        glStatus_outEventsNu_ap_vld : OUT STD_LOGIC;
        glStatus_currentThre : OUT STD_LOGIC_VECTOR (7 downto 0);
        glStatus_currentThre_ap_vld : OUT STD_LOGIC;
        packetEventDataStrea_blk_n : OUT STD_LOGIC;
        stageCornerStream_V_s_blk_n : OUT STD_LOGIC;
        xStreamOut_V_V_TDATA_blk_n : OUT STD_LOGIC;
        yStreamOut_V_V_TDATA_blk_n : OUT STD_LOGIC;
        polStreamOut_V_V_TDATA_blk_n : OUT STD_LOGIC;
        tsStreamOut_V_V_TDATA_blk_n : OUT STD_LOGIC;
        custDataStreamOut_V_s_TDATA_blk_n : OUT STD_LOGIC );
    end component;



begin
    grp_combineOutputStream_fu_142 : component combineOutputStream
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_combineOutputStream_fu_142_ap_start,
        ap_done => grp_combineOutputStream_fu_142_ap_done,
        ap_idle => grp_combineOutputStream_fu_142_ap_idle,
        ap_ready => grp_combineOutputStream_fu_142_ap_ready,
        packetEventDataStrea_dout => pktEventDataStream_V_V_dout,
        packetEventDataStrea_empty_n => pktEventDataStream_V_V_empty_n,
        packetEventDataStrea_read => grp_combineOutputStream_fu_142_packetEventDataStrea_read,
        stageCornerStream_V_s_dout => stageCornerStream_V_V_dout,
        stageCornerStream_V_s_empty_n => stageCornerStream_V_V_empty_n,
        stageCornerStream_V_s_read => grp_combineOutputStream_fu_142_stageCornerStream_V_s_read,
        xStreamOut_V_V_TREADY => grp_combineOutputStream_fu_142_xStreamOut_V_V_TREADY,
        yStreamOut_V_V_TREADY => grp_combineOutputStream_fu_142_yStreamOut_V_V_TREADY,
        polStreamOut_V_V_TREADY => grp_combineOutputStream_fu_142_polStreamOut_V_V_TREADY,
        tsStreamOut_V_V_TREADY => grp_combineOutputStream_fu_142_tsStreamOut_V_V_TREADY,
        custDataStreamOut_V_s_TREADY => grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TREADY,
        xStreamOut_V_V_TDATA => grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA,
        xStreamOut_V_V_TVALID => grp_combineOutputStream_fu_142_xStreamOut_V_V_TVALID,
        yStreamOut_V_V_TDATA => grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA,
        yStreamOut_V_V_TVALID => grp_combineOutputStream_fu_142_yStreamOut_V_V_TVALID,
        polStreamOut_V_V_TDATA => grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA,
        polStreamOut_V_V_TVALID => grp_combineOutputStream_fu_142_polStreamOut_V_V_TVALID,
        tsStreamOut_V_V_TDATA => grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA,
        tsStreamOut_V_V_TVALID => grp_combineOutputStream_fu_142_tsStreamOut_V_V_TVALID,
        custDataStreamOut_V_s_TDATA => grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA,
        custDataStreamOut_V_s_TVALID => grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TVALID,
        p_read => glConfig_V_dout,
        p_read1 => glSFASTThrBak_dout,
        glStatus_cornerEvent => grp_combineOutputStream_fu_142_glStatus_cornerEvent,
        glStatus_cornerEvent_ap_vld => grp_combineOutputStream_fu_142_glStatus_cornerEvent_ap_vld,
        glStatus_outEventsNu => grp_combineOutputStream_fu_142_glStatus_outEventsNu,
        glStatus_outEventsNu_ap_vld => grp_combineOutputStream_fu_142_glStatus_outEventsNu_ap_vld,
        glStatus_currentThre => grp_combineOutputStream_fu_142_glStatus_currentThre,
        glStatus_currentThre_ap_vld => grp_combineOutputStream_fu_142_glStatus_currentThre_ap_vld,
        packetEventDataStrea_blk_n => grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n,
        stageCornerStream_V_s_blk_n => grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n,
        xStreamOut_V_V_TDATA_blk_n => grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n,
        yStreamOut_V_V_TDATA_blk_n => grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n,
        polStreamOut_V_V_TDATA_blk_n => grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n,
        tsStreamOut_V_V_TDATA_blk_n => grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n,
        custDataStreamOut_V_s_TDATA_blk_n => grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((xStreamOut_V_V_1_ack_in = ap_const_logic_0) or (isFinalCornerStream_V_V_1_ack_in = ap_const_logic_0) or (tsStreamOut_V_V_1_ack_in = ap_const_logic_0) or (polStreamOut_V_V_1_ack_in = ap_const_logic_0) or (yStreamOut_V_V_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    isFinalCornerStream_V_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                isFinalCornerStream_V_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((isFinalCornerStream_V_V_1_ack_out = ap_const_logic_1) and (isFinalCornerStream_V_V_1_vld_out = ap_const_logic_1))) then 
                                        isFinalCornerStream_V_V_1_sel_rd <= not(isFinalCornerStream_V_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    isFinalCornerStream_V_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                isFinalCornerStream_V_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((isFinalCornerStream_V_V_1_ack_in = ap_const_logic_1) and (isFinalCornerStream_V_V_1_vld_in = ap_const_logic_1))) then 
                                        isFinalCornerStream_V_V_1_sel_wr <= not(isFinalCornerStream_V_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    isFinalCornerStream_V_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                isFinalCornerStream_V_V_1_state <= ap_const_lv2_0;
            else
                if ((((isFinalCornerStream_V_V_1_state = ap_const_lv2_2) and (isFinalCornerStream_V_V_1_vld_in = ap_const_logic_0)) or ((isFinalCornerStream_V_V_1_state = ap_const_lv2_3) and (isFinalCornerStream_V_V_1_vld_in = ap_const_logic_0) and (isFinalCornerStream_V_V_1_ack_out = ap_const_logic_1)))) then 
                    isFinalCornerStream_V_V_1_state <= ap_const_lv2_2;
                elsif ((((isFinalCornerStream_V_V_1_state = ap_const_lv2_1) and (isFinalCornerStream_V_V_1_ack_out = ap_const_logic_0)) or ((isFinalCornerStream_V_V_1_state = ap_const_lv2_3) and (isFinalCornerStream_V_V_1_ack_out = ap_const_logic_0) and (isFinalCornerStream_V_V_1_vld_in = ap_const_logic_1)))) then 
                    isFinalCornerStream_V_V_1_state <= ap_const_lv2_1;
                elsif (((not(((isFinalCornerStream_V_V_1_vld_in = ap_const_logic_0) and (isFinalCornerStream_V_V_1_ack_out = ap_const_logic_1))) and not(((isFinalCornerStream_V_V_1_ack_out = ap_const_logic_0) and (isFinalCornerStream_V_V_1_vld_in = ap_const_logic_1))) and (isFinalCornerStream_V_V_1_state = ap_const_lv2_3)) or ((isFinalCornerStream_V_V_1_state = ap_const_lv2_1) and (isFinalCornerStream_V_V_1_ack_out = ap_const_logic_1)) or ((isFinalCornerStream_V_V_1_state = ap_const_lv2_2) and (isFinalCornerStream_V_V_1_vld_in = ap_const_logic_1)))) then 
                    isFinalCornerStream_V_V_1_state <= ap_const_lv2_3;
                else 
                    isFinalCornerStream_V_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    polStreamOut_V_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                polStreamOut_V_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((polStreamOut_V_V_1_ack_out = ap_const_logic_1) and (polStreamOut_V_V_1_vld_out = ap_const_logic_1))) then 
                                        polStreamOut_V_V_1_sel_rd <= not(polStreamOut_V_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    polStreamOut_V_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                polStreamOut_V_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((polStreamOut_V_V_1_ack_in = ap_const_logic_1) and (polStreamOut_V_V_1_vld_in = ap_const_logic_1))) then 
                                        polStreamOut_V_V_1_sel_wr <= not(polStreamOut_V_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    polStreamOut_V_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                polStreamOut_V_V_1_state <= ap_const_lv2_0;
            else
                if ((((polStreamOut_V_V_1_state = ap_const_lv2_2) and (polStreamOut_V_V_1_vld_in = ap_const_logic_0)) or ((polStreamOut_V_V_1_state = ap_const_lv2_3) and (polStreamOut_V_V_1_vld_in = ap_const_logic_0) and (polStreamOut_V_V_1_ack_out = ap_const_logic_1)))) then 
                    polStreamOut_V_V_1_state <= ap_const_lv2_2;
                elsif ((((polStreamOut_V_V_1_state = ap_const_lv2_1) and (polStreamOut_V_V_1_ack_out = ap_const_logic_0)) or ((polStreamOut_V_V_1_state = ap_const_lv2_3) and (polStreamOut_V_V_1_ack_out = ap_const_logic_0) and (polStreamOut_V_V_1_vld_in = ap_const_logic_1)))) then 
                    polStreamOut_V_V_1_state <= ap_const_lv2_1;
                elsif (((not(((polStreamOut_V_V_1_vld_in = ap_const_logic_0) and (polStreamOut_V_V_1_ack_out = ap_const_logic_1))) and not(((polStreamOut_V_V_1_ack_out = ap_const_logic_0) and (polStreamOut_V_V_1_vld_in = ap_const_logic_1))) and (polStreamOut_V_V_1_state = ap_const_lv2_3)) or ((polStreamOut_V_V_1_state = ap_const_lv2_1) and (polStreamOut_V_V_1_ack_out = ap_const_logic_1)) or ((polStreamOut_V_V_1_state = ap_const_lv2_2) and (polStreamOut_V_V_1_vld_in = ap_const_logic_1)))) then 
                    polStreamOut_V_V_1_state <= ap_const_lv2_3;
                else 
                    polStreamOut_V_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    status_currentAreaCntThr_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                status_currentAreaCntThr_preg(0) <= '0';
                status_currentAreaCntThr_preg(1) <= '0';
                status_currentAreaCntThr_preg(2) <= '0';
                status_currentAreaCntThr_preg(3) <= '0';
                status_currentAreaCntThr_preg(4) <= '0';
                status_currentAreaCntThr_preg(5) <= '0';
                status_currentAreaCntThr_preg(6) <= '0';
                status_currentAreaCntThr_preg(7) <= '0';
                status_currentAreaCntThr_preg(8) <= '0';
                status_currentAreaCntThr_preg(9) <= '0';
                status_currentAreaCntThr_preg(10) <= '0';
                status_currentAreaCntThr_preg(11) <= '0';
                status_currentAreaCntThr_preg(12) <= '0';
                status_currentAreaCntThr_preg(13) <= '0';
                status_currentAreaCntThr_preg(14) <= '0';
                status_currentAreaCntThr_preg(15) <= '0';
            else
                if ((not(((ap_start = ap_const_logic_0) or (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                                        status_currentAreaCntThr_preg(15 downto 0) <= extLd8_i_i_fu_174_p1(15 downto 0);
                end if; 
            end if;
        end if;
    end process;


    status_inEventsNum_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                status_inEventsNum_preg <= ap_const_lv64_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    status_inEventsNum_preg <= glStatus_inEventsNum_dout;
                end if; 
            end if;
        end if;
    end process;


    tsStreamOut_V_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tsStreamOut_V_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((tsStreamOut_V_V_1_ack_out = ap_const_logic_1) and (tsStreamOut_V_V_1_vld_out = ap_const_logic_1))) then 
                                        tsStreamOut_V_V_1_sel_rd <= not(tsStreamOut_V_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    tsStreamOut_V_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tsStreamOut_V_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((tsStreamOut_V_V_1_ack_in = ap_const_logic_1) and (tsStreamOut_V_V_1_vld_in = ap_const_logic_1))) then 
                                        tsStreamOut_V_V_1_sel_wr <= not(tsStreamOut_V_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    tsStreamOut_V_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tsStreamOut_V_V_1_state <= ap_const_lv2_0;
            else
                if ((((tsStreamOut_V_V_1_state = ap_const_lv2_2) and (tsStreamOut_V_V_1_vld_in = ap_const_logic_0)) or ((tsStreamOut_V_V_1_state = ap_const_lv2_3) and (tsStreamOut_V_V_1_vld_in = ap_const_logic_0) and (tsStreamOut_V_V_1_ack_out = ap_const_logic_1)))) then 
                    tsStreamOut_V_V_1_state <= ap_const_lv2_2;
                elsif ((((tsStreamOut_V_V_1_state = ap_const_lv2_1) and (tsStreamOut_V_V_1_ack_out = ap_const_logic_0)) or ((tsStreamOut_V_V_1_state = ap_const_lv2_3) and (tsStreamOut_V_V_1_ack_out = ap_const_logic_0) and (tsStreamOut_V_V_1_vld_in = ap_const_logic_1)))) then 
                    tsStreamOut_V_V_1_state <= ap_const_lv2_1;
                elsif (((not(((tsStreamOut_V_V_1_vld_in = ap_const_logic_0) and (tsStreamOut_V_V_1_ack_out = ap_const_logic_1))) and not(((tsStreamOut_V_V_1_ack_out = ap_const_logic_0) and (tsStreamOut_V_V_1_vld_in = ap_const_logic_1))) and (tsStreamOut_V_V_1_state = ap_const_lv2_3)) or ((tsStreamOut_V_V_1_state = ap_const_lv2_1) and (tsStreamOut_V_V_1_ack_out = ap_const_logic_1)) or ((tsStreamOut_V_V_1_state = ap_const_lv2_2) and (tsStreamOut_V_V_1_vld_in = ap_const_logic_1)))) then 
                    tsStreamOut_V_V_1_state <= ap_const_lv2_3;
                else 
                    tsStreamOut_V_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    xStreamOut_V_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                xStreamOut_V_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((xStreamOut_V_V_1_ack_out = ap_const_logic_1) and (xStreamOut_V_V_1_vld_out = ap_const_logic_1))) then 
                                        xStreamOut_V_V_1_sel_rd <= not(xStreamOut_V_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    xStreamOut_V_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                xStreamOut_V_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((xStreamOut_V_V_1_ack_in = ap_const_logic_1) and (xStreamOut_V_V_1_vld_in = ap_const_logic_1))) then 
                                        xStreamOut_V_V_1_sel_wr <= not(xStreamOut_V_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    xStreamOut_V_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                xStreamOut_V_V_1_state <= ap_const_lv2_0;
            else
                if ((((xStreamOut_V_V_1_state = ap_const_lv2_2) and (xStreamOut_V_V_1_vld_in = ap_const_logic_0)) or ((xStreamOut_V_V_1_state = ap_const_lv2_3) and (xStreamOut_V_V_1_vld_in = ap_const_logic_0) and (xStreamOut_V_V_1_ack_out = ap_const_logic_1)))) then 
                    xStreamOut_V_V_1_state <= ap_const_lv2_2;
                elsif ((((xStreamOut_V_V_1_state = ap_const_lv2_1) and (xStreamOut_V_V_1_ack_out = ap_const_logic_0)) or ((xStreamOut_V_V_1_state = ap_const_lv2_3) and (xStreamOut_V_V_1_ack_out = ap_const_logic_0) and (xStreamOut_V_V_1_vld_in = ap_const_logic_1)))) then 
                    xStreamOut_V_V_1_state <= ap_const_lv2_1;
                elsif (((not(((xStreamOut_V_V_1_vld_in = ap_const_logic_0) and (xStreamOut_V_V_1_ack_out = ap_const_logic_1))) and not(((xStreamOut_V_V_1_ack_out = ap_const_logic_0) and (xStreamOut_V_V_1_vld_in = ap_const_logic_1))) and (xStreamOut_V_V_1_state = ap_const_lv2_3)) or ((xStreamOut_V_V_1_state = ap_const_lv2_1) and (xStreamOut_V_V_1_ack_out = ap_const_logic_1)) or ((xStreamOut_V_V_1_state = ap_const_lv2_2) and (xStreamOut_V_V_1_vld_in = ap_const_logic_1)))) then 
                    xStreamOut_V_V_1_state <= ap_const_lv2_3;
                else 
                    xStreamOut_V_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    yStreamOut_V_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                yStreamOut_V_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((yStreamOut_V_V_1_ack_out = ap_const_logic_1) and (yStreamOut_V_V_1_vld_out = ap_const_logic_1))) then 
                                        yStreamOut_V_V_1_sel_rd <= not(yStreamOut_V_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    yStreamOut_V_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                yStreamOut_V_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((yStreamOut_V_V_1_ack_in = ap_const_logic_1) and (yStreamOut_V_V_1_vld_in = ap_const_logic_1))) then 
                                        yStreamOut_V_V_1_sel_wr <= not(yStreamOut_V_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    yStreamOut_V_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                yStreamOut_V_V_1_state <= ap_const_lv2_0;
            else
                if ((((yStreamOut_V_V_1_state = ap_const_lv2_2) and (yStreamOut_V_V_1_vld_in = ap_const_logic_0)) or ((yStreamOut_V_V_1_state = ap_const_lv2_3) and (yStreamOut_V_V_1_vld_in = ap_const_logic_0) and (yStreamOut_V_V_1_ack_out = ap_const_logic_1)))) then 
                    yStreamOut_V_V_1_state <= ap_const_lv2_2;
                elsif ((((yStreamOut_V_V_1_state = ap_const_lv2_1) and (yStreamOut_V_V_1_ack_out = ap_const_logic_0)) or ((yStreamOut_V_V_1_state = ap_const_lv2_3) and (yStreamOut_V_V_1_ack_out = ap_const_logic_0) and (yStreamOut_V_V_1_vld_in = ap_const_logic_1)))) then 
                    yStreamOut_V_V_1_state <= ap_const_lv2_1;
                elsif (((not(((yStreamOut_V_V_1_vld_in = ap_const_logic_0) and (yStreamOut_V_V_1_ack_out = ap_const_logic_1))) and not(((yStreamOut_V_V_1_ack_out = ap_const_logic_0) and (yStreamOut_V_V_1_vld_in = ap_const_logic_1))) and (yStreamOut_V_V_1_state = ap_const_lv2_3)) or ((yStreamOut_V_V_1_state = ap_const_lv2_1) and (yStreamOut_V_V_1_ack_out = ap_const_logic_1)) or ((yStreamOut_V_V_1_state = ap_const_lv2_2) and (yStreamOut_V_V_1_vld_in = ap_const_logic_1)))) then 
                    yStreamOut_V_V_1_state <= ap_const_lv2_3;
                else 
                    yStreamOut_V_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_combineOutputStream_fu_142_glStatus_cornerEvent_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                glStatus_cornerEvent <= grp_combineOutputStream_fu_142_glStatus_cornerEvent;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_combineOutputStream_fu_142_glStatus_currentThre_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                glStatus_currentThre <= grp_combineOutputStream_fu_142_glStatus_currentThre;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_combineOutputStream_fu_142_glStatus_outEventsNu_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                glStatus_outEventsNu <= grp_combineOutputStream_fu_142_glStatus_outEventsNu;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((isFinalCornerStream_V_V_1_load_A = ap_const_logic_1)) then
                isFinalCornerStream_V_V_1_payload_A <= grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((isFinalCornerStream_V_V_1_load_B = ap_const_logic_1)) then
                isFinalCornerStream_V_V_1_payload_B <= grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((polStreamOut_V_V_1_load_A = ap_const_logic_1)) then
                polStreamOut_V_V_1_payload_A <= grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((polStreamOut_V_V_1_load_B = ap_const_logic_1)) then
                polStreamOut_V_V_1_payload_B <= grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((tsStreamOut_V_V_1_load_A = ap_const_logic_1)) then
                tsStreamOut_V_V_1_payload_A <= grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((tsStreamOut_V_V_1_load_B = ap_const_logic_1)) then
                tsStreamOut_V_V_1_payload_B <= grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((xStreamOut_V_V_1_load_A = ap_const_logic_1)) then
                xStreamOut_V_V_1_payload_A <= grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((xStreamOut_V_V_1_load_B = ap_const_logic_1)) then
                xStreamOut_V_V_1_payload_B <= grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((yStreamOut_V_V_1_load_A = ap_const_logic_1)) then
                yStreamOut_V_V_1_payload_A <= grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((yStreamOut_V_V_1_load_B = ap_const_logic_1)) then
                yStreamOut_V_V_1_payload_B <= grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA;
            end if;
        end if;
    end process;
    status_currentAreaCntThr_preg(31 downto 16) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, xStreamOut_V_V_1_ack_in, yStreamOut_V_V_1_ack_in, polStreamOut_V_V_1_ack_in, tsStreamOut_V_V_1_ack_in, isFinalCornerStream_V_V_1_ack_in, glConfig_V_empty_n, glSFASTThrBak_empty_n, glStatus_currentAreaCntThr_empty_n, glStatus_inEventsNum_empty_n, grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n, ap_CS_fsm_state2, ap_CS_fsm_state3, grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n, grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((xStreamOut_V_V_1_ack_in = ap_const_logic_0) or (isFinalCornerStream_V_V_1_ack_in = ap_const_logic_0) or (tsStreamOut_V_V_1_ack_in = ap_const_logic_0) or (polStreamOut_V_V_1_ack_in = ap_const_logic_0) or (yStreamOut_V_V_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, glConfig_V_empty_n, glSFASTThrBak_empty_n, glStatus_currentAreaCntThr_empty_n, glStatus_inEventsNum_empty_n, grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n, grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n, grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call14_assign_proc : process(ap_start, ap_done_reg, glConfig_V_empty_n, glSFASTThrBak_empty_n, glStatus_currentAreaCntThr_empty_n, glStatus_inEventsNum_empty_n)
    begin
                ap_block_state1_ignore_call14 <= ((ap_start = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_assign_proc : process(grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n, grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n, grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n)
    begin
                ap_block_state2 <= ((grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0));
    end process;


    ap_block_state3_assign_proc : process(grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n, grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n, grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n)
    begin
                ap_block_state3 <= ((grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(xStreamOut_V_V_1_ack_in, yStreamOut_V_V_1_ack_in, polStreamOut_V_V_1_ack_in, tsStreamOut_V_V_1_ack_in, isFinalCornerStream_V_V_1_ack_in)
    begin
                ap_block_state4 <= ((xStreamOut_V_V_1_ack_in = ap_const_logic_0) or (isFinalCornerStream_V_V_1_ack_in = ap_const_logic_0) or (tsStreamOut_V_V_1_ack_in = ap_const_logic_0) or (polStreamOut_V_V_1_ack_in = ap_const_logic_0) or (yStreamOut_V_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, xStreamOut_V_V_1_ack_in, yStreamOut_V_V_1_ack_in, polStreamOut_V_V_1_ack_in, tsStreamOut_V_V_1_ack_in, isFinalCornerStream_V_V_1_ack_in, ap_CS_fsm_state4)
    begin
        if ((not(((xStreamOut_V_V_1_ack_in = ap_const_logic_0) or (isFinalCornerStream_V_V_1_ack_in = ap_const_logic_0) or (tsStreamOut_V_V_1_ack_in = ap_const_logic_0) or (polStreamOut_V_V_1_ack_in = ap_const_logic_0) or (yStreamOut_V_V_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(xStreamOut_V_V_1_ack_in, yStreamOut_V_V_1_ack_in, polStreamOut_V_V_1_ack_in, tsStreamOut_V_V_1_ack_in, isFinalCornerStream_V_V_1_ack_in, ap_CS_fsm_state4)
    begin
        if ((not(((xStreamOut_V_V_1_ack_in = ap_const_logic_0) or (isFinalCornerStream_V_V_1_ack_in = ap_const_logic_0) or (tsStreamOut_V_V_1_ack_in = ap_const_logic_0) or (polStreamOut_V_V_1_ack_in = ap_const_logic_0) or (yStreamOut_V_V_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    extLd8_i_i_fu_174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(glStatus_currentAreaCntThr_dout),32));

    glConfig_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glConfig_V_blk_n <= glConfig_V_empty_n;
        else 
            glConfig_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    glConfig_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n, glSFASTThrBak_empty_n, glStatus_currentAreaCntThr_empty_n, glStatus_inEventsNum_empty_n, grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n, grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n, grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glConfig_V_read <= ap_const_logic_1;
        else 
            glConfig_V_read <= ap_const_logic_0;
        end if; 
    end process;


    glSFASTThrBak_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glSFASTThrBak_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glSFASTThrBak_blk_n <= glSFASTThrBak_empty_n;
        else 
            glSFASTThrBak_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    glSFASTThrBak_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n, glSFASTThrBak_empty_n, glStatus_currentAreaCntThr_empty_n, glStatus_inEventsNum_empty_n, grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n, grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n, grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glSFASTThrBak_read <= ap_const_logic_1;
        else 
            glSFASTThrBak_read <= ap_const_logic_0;
        end if; 
    end process;


    glStatus_currentAreaCntThr_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glStatus_currentAreaCntThr_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glStatus_currentAreaCntThr_blk_n <= glStatus_currentAreaCntThr_empty_n;
        else 
            glStatus_currentAreaCntThr_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    glStatus_currentAreaCntThr_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n, glSFASTThrBak_empty_n, glStatus_currentAreaCntThr_empty_n, glStatus_inEventsNum_empty_n, grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n, grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n, grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glStatus_currentAreaCntThr_read <= ap_const_logic_1;
        else 
            glStatus_currentAreaCntThr_read <= ap_const_logic_0;
        end if; 
    end process;


    glStatus_inEventsNum_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glStatus_inEventsNum_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glStatus_inEventsNum_blk_n <= glStatus_inEventsNum_empty_n;
        else 
            glStatus_inEventsNum_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    glStatus_inEventsNum_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n, glSFASTThrBak_empty_n, glStatus_currentAreaCntThr_empty_n, glStatus_inEventsNum_empty_n, grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n, grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n, grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glStatus_inEventsNum_read <= ap_const_logic_1;
        else 
            glStatus_inEventsNum_read <= ap_const_logic_0;
        end if; 
    end process;


    grp_combineOutputStream_fu_142_ap_start_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n, glSFASTThrBak_empty_n, glStatus_currentAreaCntThr_empty_n, glStatus_inEventsNum_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_combineOutputStream_fu_142_ap_start <= ap_const_logic_1;
        else 
            grp_combineOutputStream_fu_142_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TREADY <= isFinalCornerStream_V_V_1_state(1);
    grp_combineOutputStream_fu_142_polStreamOut_V_V_TREADY <= polStreamOut_V_V_1_state(1);
    grp_combineOutputStream_fu_142_tsStreamOut_V_V_TREADY <= tsStreamOut_V_V_1_state(1);
    grp_combineOutputStream_fu_142_xStreamOut_V_V_TREADY <= xStreamOut_V_V_1_state(1);
    grp_combineOutputStream_fu_142_yStreamOut_V_V_TREADY <= yStreamOut_V_V_1_state(1);
    isFinalCornerStream_V_V_1_ack_in <= isFinalCornerStream_V_V_1_state(1);
    isFinalCornerStream_V_V_1_ack_out <= isFinalCornerStream_V_V_TREADY;

    isFinalCornerStream_V_V_1_data_out_assign_proc : process(isFinalCornerStream_V_V_1_payload_A, isFinalCornerStream_V_V_1_payload_B, isFinalCornerStream_V_V_1_sel)
    begin
        if ((isFinalCornerStream_V_V_1_sel = ap_const_logic_1)) then 
            isFinalCornerStream_V_V_1_data_out <= isFinalCornerStream_V_V_1_payload_B;
        else 
            isFinalCornerStream_V_V_1_data_out <= isFinalCornerStream_V_V_1_payload_A;
        end if; 
    end process;

    isFinalCornerStream_V_V_1_load_A <= (isFinalCornerStream_V_V_1_state_cmp_full and not(isFinalCornerStream_V_V_1_sel_wr));
    isFinalCornerStream_V_V_1_load_B <= (isFinalCornerStream_V_V_1_state_cmp_full and isFinalCornerStream_V_V_1_sel_wr);
    isFinalCornerStream_V_V_1_sel <= isFinalCornerStream_V_V_1_sel_rd;
    isFinalCornerStream_V_V_1_state_cmp_full <= '0' when (isFinalCornerStream_V_V_1_state = ap_const_lv2_1) else '1';
    isFinalCornerStream_V_V_1_vld_in <= grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TVALID;
    isFinalCornerStream_V_V_1_vld_out <= isFinalCornerStream_V_V_1_state(0);
    isFinalCornerStream_V_V_TDATA <= isFinalCornerStream_V_V_1_data_out;

    isFinalCornerStream_V_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            isFinalCornerStream_V_V_TDATA_blk_n <= grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n;
        else 
            isFinalCornerStream_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    isFinalCornerStream_V_V_TVALID <= isFinalCornerStream_V_V_1_state(0);

    pktEventDataStream_V_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            pktEventDataStream_V_V_blk_n <= grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n;
        else 
            pktEventDataStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    pktEventDataStream_V_V_read_assign_proc : process(ap_CS_fsm_state1, grp_combineOutputStream_fu_142_packetEventDataStrea_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            pktEventDataStream_V_V_read <= grp_combineOutputStream_fu_142_packetEventDataStrea_read;
        else 
            pktEventDataStream_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    polStreamOut_V_V_1_ack_in <= polStreamOut_V_V_1_state(1);
    polStreamOut_V_V_1_ack_out <= polStreamOut_V_V_TREADY;

    polStreamOut_V_V_1_data_out_assign_proc : process(polStreamOut_V_V_1_payload_A, polStreamOut_V_V_1_payload_B, polStreamOut_V_V_1_sel)
    begin
        if ((polStreamOut_V_V_1_sel = ap_const_logic_1)) then 
            polStreamOut_V_V_1_data_out <= polStreamOut_V_V_1_payload_B;
        else 
            polStreamOut_V_V_1_data_out <= polStreamOut_V_V_1_payload_A;
        end if; 
    end process;

    polStreamOut_V_V_1_load_A <= (polStreamOut_V_V_1_state_cmp_full and not(polStreamOut_V_V_1_sel_wr));
    polStreamOut_V_V_1_load_B <= (polStreamOut_V_V_1_state_cmp_full and polStreamOut_V_V_1_sel_wr);
    polStreamOut_V_V_1_sel <= polStreamOut_V_V_1_sel_rd;
    polStreamOut_V_V_1_state_cmp_full <= '0' when (polStreamOut_V_V_1_state = ap_const_lv2_1) else '1';
    polStreamOut_V_V_1_vld_in <= grp_combineOutputStream_fu_142_polStreamOut_V_V_TVALID;
    polStreamOut_V_V_1_vld_out <= polStreamOut_V_V_1_state(0);
    polStreamOut_V_V_TDATA <= polStreamOut_V_V_1_data_out;

    polStreamOut_V_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            polStreamOut_V_V_TDATA_blk_n <= grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n;
        else 
            polStreamOut_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    polStreamOut_V_V_TVALID <= polStreamOut_V_V_1_state(0);

    stageCornerStream_V_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            stageCornerStream_V_V_blk_n <= grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n;
        else 
            stageCornerStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stageCornerStream_V_V_read_assign_proc : process(ap_CS_fsm_state1, grp_combineOutputStream_fu_142_stageCornerStream_V_s_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            stageCornerStream_V_V_read <= grp_combineOutputStream_fu_142_stageCornerStream_V_s_read;
        else 
            stageCornerStream_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    status_cornerEventsNum <= glStatus_cornerEvent;

    status_cornerEventsNum_ap_vld_assign_proc : process(xStreamOut_V_V_1_ack_in, yStreamOut_V_V_1_ack_in, polStreamOut_V_V_1_ack_in, tsStreamOut_V_V_1_ack_in, isFinalCornerStream_V_V_1_ack_in, ap_CS_fsm_state4)
    begin
        if ((not(((xStreamOut_V_V_1_ack_in = ap_const_logic_0) or (isFinalCornerStream_V_V_1_ack_in = ap_const_logic_0) or (tsStreamOut_V_V_1_ack_in = ap_const_logic_0) or (polStreamOut_V_V_1_ack_in = ap_const_logic_0) or (yStreamOut_V_V_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            status_cornerEventsNum_ap_vld <= ap_const_logic_1;
        else 
            status_cornerEventsNum_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    status_currentAreaCntThr_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n, glSFASTThrBak_empty_n, glStatus_currentAreaCntThr_empty_n, glStatus_inEventsNum_empty_n, grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n, grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n, grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n, extLd8_i_i_fu_174_p1, status_currentAreaCntThr_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            status_currentAreaCntThr <= extLd8_i_i_fu_174_p1;
        else 
            status_currentAreaCntThr <= status_currentAreaCntThr_preg;
        end if; 
    end process;


    status_currentAreaCntThr_ap_vld_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n, glSFASTThrBak_empty_n, glStatus_currentAreaCntThr_empty_n, glStatus_inEventsNum_empty_n, grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n, grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n, grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            status_currentAreaCntThr_ap_vld <= ap_const_logic_1;
        else 
            status_currentAreaCntThr_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    status_currentThreshold <= std_logic_vector(IEEE.numeric_std.resize(unsigned(glStatus_currentThre),32));

    status_currentThreshold_ap_vld_assign_proc : process(xStreamOut_V_V_1_ack_in, yStreamOut_V_V_1_ack_in, polStreamOut_V_V_1_ack_in, tsStreamOut_V_V_1_ack_in, isFinalCornerStream_V_V_1_ack_in, ap_CS_fsm_state4)
    begin
        if ((not(((xStreamOut_V_V_1_ack_in = ap_const_logic_0) or (isFinalCornerStream_V_V_1_ack_in = ap_const_logic_0) or (tsStreamOut_V_V_1_ack_in = ap_const_logic_0) or (polStreamOut_V_V_1_ack_in = ap_const_logic_0) or (yStreamOut_V_V_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            status_currentThreshold_ap_vld <= ap_const_logic_1;
        else 
            status_currentThreshold_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    status_inEventsNum_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n, glSFASTThrBak_empty_n, glStatus_currentAreaCntThr_empty_n, glStatus_inEventsNum_dout, glStatus_inEventsNum_empty_n, grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n, grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n, grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n, status_inEventsNum_preg)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            status_inEventsNum <= glStatus_inEventsNum_dout;
        else 
            status_inEventsNum <= status_inEventsNum_preg;
        end if; 
    end process;


    status_inEventsNum_ap_vld_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n, glSFASTThrBak_empty_n, glStatus_currentAreaCntThr_empty_n, glStatus_inEventsNum_empty_n, grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n, grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n, grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n, grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n = ap_const_logic_0) or (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n = ap_const_logic_0) or (glStatus_inEventsNum_empty_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_empty_n = ap_const_logic_0) or (glSFASTThrBak_empty_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            status_inEventsNum_ap_vld <= ap_const_logic_1;
        else 
            status_inEventsNum_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    status_outEventsNum <= glStatus_outEventsNu;

    status_outEventsNum_ap_vld_assign_proc : process(xStreamOut_V_V_1_ack_in, yStreamOut_V_V_1_ack_in, polStreamOut_V_V_1_ack_in, tsStreamOut_V_V_1_ack_in, isFinalCornerStream_V_V_1_ack_in, ap_CS_fsm_state4)
    begin
        if ((not(((xStreamOut_V_V_1_ack_in = ap_const_logic_0) or (isFinalCornerStream_V_V_1_ack_in = ap_const_logic_0) or (tsStreamOut_V_V_1_ack_in = ap_const_logic_0) or (polStreamOut_V_V_1_ack_in = ap_const_logic_0) or (yStreamOut_V_V_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            status_outEventsNum_ap_vld <= ap_const_logic_1;
        else 
            status_outEventsNum_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tsStreamOut_V_V_1_ack_in <= tsStreamOut_V_V_1_state(1);
    tsStreamOut_V_V_1_ack_out <= tsStreamOut_V_V_TREADY;

    tsStreamOut_V_V_1_data_out_assign_proc : process(tsStreamOut_V_V_1_payload_A, tsStreamOut_V_V_1_payload_B, tsStreamOut_V_V_1_sel)
    begin
        if ((tsStreamOut_V_V_1_sel = ap_const_logic_1)) then 
            tsStreamOut_V_V_1_data_out <= tsStreamOut_V_V_1_payload_B;
        else 
            tsStreamOut_V_V_1_data_out <= tsStreamOut_V_V_1_payload_A;
        end if; 
    end process;

    tsStreamOut_V_V_1_load_A <= (tsStreamOut_V_V_1_state_cmp_full and not(tsStreamOut_V_V_1_sel_wr));
    tsStreamOut_V_V_1_load_B <= (tsStreamOut_V_V_1_state_cmp_full and tsStreamOut_V_V_1_sel_wr);
    tsStreamOut_V_V_1_sel <= tsStreamOut_V_V_1_sel_rd;
    tsStreamOut_V_V_1_state_cmp_full <= '0' when (tsStreamOut_V_V_1_state = ap_const_lv2_1) else '1';
    tsStreamOut_V_V_1_vld_in <= grp_combineOutputStream_fu_142_tsStreamOut_V_V_TVALID;
    tsStreamOut_V_V_1_vld_out <= tsStreamOut_V_V_1_state(0);
    tsStreamOut_V_V_TDATA <= tsStreamOut_V_V_1_data_out;

    tsStreamOut_V_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            tsStreamOut_V_V_TDATA_blk_n <= grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n;
        else 
            tsStreamOut_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tsStreamOut_V_V_TVALID <= tsStreamOut_V_V_1_state(0);
    xStreamOut_V_V_1_ack_in <= xStreamOut_V_V_1_state(1);
    xStreamOut_V_V_1_ack_out <= xStreamOut_V_V_TREADY;

    xStreamOut_V_V_1_data_out_assign_proc : process(xStreamOut_V_V_1_payload_A, xStreamOut_V_V_1_payload_B, xStreamOut_V_V_1_sel)
    begin
        if ((xStreamOut_V_V_1_sel = ap_const_logic_1)) then 
            xStreamOut_V_V_1_data_out <= xStreamOut_V_V_1_payload_B;
        else 
            xStreamOut_V_V_1_data_out <= xStreamOut_V_V_1_payload_A;
        end if; 
    end process;

    xStreamOut_V_V_1_load_A <= (xStreamOut_V_V_1_state_cmp_full and not(xStreamOut_V_V_1_sel_wr));
    xStreamOut_V_V_1_load_B <= (xStreamOut_V_V_1_state_cmp_full and xStreamOut_V_V_1_sel_wr);
    xStreamOut_V_V_1_sel <= xStreamOut_V_V_1_sel_rd;
    xStreamOut_V_V_1_state_cmp_full <= '0' when (xStreamOut_V_V_1_state = ap_const_lv2_1) else '1';
    xStreamOut_V_V_1_vld_in <= grp_combineOutputStream_fu_142_xStreamOut_V_V_TVALID;
    xStreamOut_V_V_1_vld_out <= xStreamOut_V_V_1_state(0);
    xStreamOut_V_V_TDATA <= xStreamOut_V_V_1_data_out;

    xStreamOut_V_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            xStreamOut_V_V_TDATA_blk_n <= grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n;
        else 
            xStreamOut_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    xStreamOut_V_V_TVALID <= xStreamOut_V_V_1_state(0);
    yStreamOut_V_V_1_ack_in <= yStreamOut_V_V_1_state(1);
    yStreamOut_V_V_1_ack_out <= yStreamOut_V_V_TREADY;

    yStreamOut_V_V_1_data_out_assign_proc : process(yStreamOut_V_V_1_payload_A, yStreamOut_V_V_1_payload_B, yStreamOut_V_V_1_sel)
    begin
        if ((yStreamOut_V_V_1_sel = ap_const_logic_1)) then 
            yStreamOut_V_V_1_data_out <= yStreamOut_V_V_1_payload_B;
        else 
            yStreamOut_V_V_1_data_out <= yStreamOut_V_V_1_payload_A;
        end if; 
    end process;

    yStreamOut_V_V_1_load_A <= (yStreamOut_V_V_1_state_cmp_full and not(yStreamOut_V_V_1_sel_wr));
    yStreamOut_V_V_1_load_B <= (yStreamOut_V_V_1_state_cmp_full and yStreamOut_V_V_1_sel_wr);
    yStreamOut_V_V_1_sel <= yStreamOut_V_V_1_sel_rd;
    yStreamOut_V_V_1_state_cmp_full <= '0' when (yStreamOut_V_V_1_state = ap_const_lv2_1) else '1';
    yStreamOut_V_V_1_vld_in <= grp_combineOutputStream_fu_142_yStreamOut_V_V_TVALID;
    yStreamOut_V_V_1_vld_out <= yStreamOut_V_V_1_state(0);
    yStreamOut_V_V_TDATA <= yStreamOut_V_V_1_data_out;

    yStreamOut_V_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            yStreamOut_V_V_TDATA_blk_n <= grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n;
        else 
            yStreamOut_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    yStreamOut_V_V_TVALID <= yStreamOut_V_V_1_state(0);
end behav;
