

================================================================
== Vitis HLS Report for 'ConvolutionInputGenerator_3u_64u_1u_14u_12u_32u_1u_s'
================================================================
* Date:           Thu May 29 09:36:44 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                  |                                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_fu_52  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    2|     880|   1589|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     70|    -|
|Register         |        -|    -|      82|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     962|   1661|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                     Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_fu_52  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1  |        0|   0|  715|  1539|    0|
    |mul_32ns_13ns_44_2_1_U312                                                         |mul_32ns_13ns_44_2_1                                                    |        0|   2|  165|    50|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                             |                                                                        |        0|   2|  880|  1589|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  25|          5|    1|          5|
    |ap_done             |   9|          2|    1|          2|
    |convInp_i10_write   |   9|          2|    1|          2|
    |numReps_blk_n       |   9|          2|    1|          2|
    |numReps_c150_blk_n  |   9|          2|    1|          2|
    |wa_in_i822_read     |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  70|         15|    6|         15|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                      |   4|   0|    4|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |bound_reg_81                                                                                   |  44|   0|   44|          0|
    |grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_1_fu_52_ap_start_reg  |   1|   0|    1|          0|
    |numReps_11_reg_71                                                                              |  32|   0|   32|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  82|   0|   82|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator<3u, 64u, 1u, 14u, 12u, 32u, 1u>|  return value|
|wa_in_i822_dout              |   in|   32|     ap_fifo|                                                 wa_in_i822|       pointer|
|wa_in_i822_num_data_valid    |   in|    3|     ap_fifo|                                                 wa_in_i822|       pointer|
|wa_in_i822_fifo_cap          |   in|    3|     ap_fifo|                                                 wa_in_i822|       pointer|
|wa_in_i822_empty_n           |   in|    1|     ap_fifo|                                                 wa_in_i822|       pointer|
|wa_in_i822_read              |  out|    1|     ap_fifo|                                                 wa_in_i822|       pointer|
|convInp_i10_din              |  out|   32|     ap_fifo|                                                convInp_i10|       pointer|
|convInp_i10_num_data_valid   |   in|    3|     ap_fifo|                                                convInp_i10|       pointer|
|convInp_i10_fifo_cap         |   in|    3|     ap_fifo|                                                convInp_i10|       pointer|
|convInp_i10_full_n           |   in|    1|     ap_fifo|                                                convInp_i10|       pointer|
|convInp_i10_write            |  out|    1|     ap_fifo|                                                convInp_i10|       pointer|
|numReps_dout                 |   in|   32|     ap_fifo|                                                    numReps|       pointer|
|numReps_num_data_valid       |   in|    3|     ap_fifo|                                                    numReps|       pointer|
|numReps_fifo_cap             |   in|    3|     ap_fifo|                                                    numReps|       pointer|
|numReps_empty_n              |   in|    1|     ap_fifo|                                                    numReps|       pointer|
|numReps_read                 |  out|    1|     ap_fifo|                                                    numReps|       pointer|
|numReps_c150_din             |  out|   32|     ap_fifo|                                               numReps_c150|       pointer|
|numReps_c150_num_data_valid  |   in|    3|     ap_fifo|                                               numReps_c150|       pointer|
|numReps_c150_fifo_cap        |   in|    3|     ap_fifo|                                               numReps_c150|       pointer|
|numReps_c150_full_n          |   in|    1|     ap_fifo|                                               numReps_c150|       pointer|
|numReps_c150_write           |  out|    1|     ap_fifo|                                               numReps_c150|       pointer|
+-----------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

