
sound.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007504  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000370  08007648  08007648  00017648  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080079b8  080079b8  000179b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080079c0  080079c0  000179c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080079c4  080079c4  000179c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000004  080079c8  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000004a0  20000010  080079d4  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200004b0  080079d4  000204b0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017dbe  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002c4b  00000000  00000000  00037dfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001640  00000000  00000000  0003aa50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001560  00000000  00000000  0003c090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00021acf  00000000  00000000  0003d5f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00014323  00000000  00000000  0005f0bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000d7bb7  00000000  00000000  000733e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0014af99  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006140  00000000  00000000  0014afec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000010 	.word	0x20000010
 800015c:	00000000 	.word	0x00000000
 8000160:	0800762c 	.word	0x0800762c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000014 	.word	0x20000014
 800017c:	0800762c 	.word	0x0800762c

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	3c01      	subs	r4, #1
 80002bc:	bf28      	it	cs
 80002be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002c2:	d2e9      	bcs.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800046a:	bf08      	it	eq
 800046c:	4770      	bxeq	lr
 800046e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000472:	bf04      	itt	eq
 8000474:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000488:	e71c      	b.n	80002c4 <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_ul2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f04f 0500 	mov.w	r5, #0
 800049a:	e00a      	b.n	80004b2 <__aeabi_l2d+0x16>

0800049c <__aeabi_l2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004aa:	d502      	bpl.n	80004b2 <__aeabi_l2d+0x16>
 80004ac:	4240      	negs	r0, r0
 80004ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004be:	f43f aed8 	beq.w	8000272 <__adddf3+0xe6>
 80004c2:	f04f 0203 	mov.w	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	fa00 fc03 	lsl.w	ip, r0, r3
 80004e2:	fa20 f002 	lsr.w	r0, r0, r2
 80004e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ea:	ea40 000e 	orr.w	r0, r0, lr
 80004ee:	fa21 f102 	lsr.w	r1, r1, r2
 80004f2:	4414      	add	r4, r2
 80004f4:	e6bd      	b.n	8000272 <__adddf3+0xe6>
 80004f6:	bf00      	nop

080004f8 <__aeabi_dmul>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000502:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000506:	bf1d      	ittte	ne
 8000508:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800050c:	ea94 0f0c 	teqne	r4, ip
 8000510:	ea95 0f0c 	teqne	r5, ip
 8000514:	f000 f8de 	bleq	80006d4 <__aeabi_dmul+0x1dc>
 8000518:	442c      	add	r4, r5
 800051a:	ea81 0603 	eor.w	r6, r1, r3
 800051e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000522:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000526:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800052a:	bf18      	it	ne
 800052c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000530:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000534:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000538:	d038      	beq.n	80005ac <__aeabi_dmul+0xb4>
 800053a:	fba0 ce02 	umull	ip, lr, r0, r2
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000546:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800054a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800054e:	f04f 0600 	mov.w	r6, #0
 8000552:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000556:	f09c 0f00 	teq	ip, #0
 800055a:	bf18      	it	ne
 800055c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000560:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000564:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000568:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800056c:	d204      	bcs.n	8000578 <__aeabi_dmul+0x80>
 800056e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000572:	416d      	adcs	r5, r5
 8000574:	eb46 0606 	adc.w	r6, r6, r6
 8000578:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800057c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000580:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000584:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000588:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800058c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000590:	bf88      	it	hi
 8000592:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000596:	d81e      	bhi.n	80005d6 <__aeabi_dmul+0xde>
 8000598:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800059c:	bf08      	it	eq
 800059e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005a2:	f150 0000 	adcs.w	r0, r0, #0
 80005a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b0:	ea46 0101 	orr.w	r1, r6, r1
 80005b4:	ea40 0002 	orr.w	r0, r0, r2
 80005b8:	ea81 0103 	eor.w	r1, r1, r3
 80005bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c0:	bfc2      	ittt	gt
 80005c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ca:	bd70      	popgt	{r4, r5, r6, pc}
 80005cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d0:	f04f 0e00 	mov.w	lr, #0
 80005d4:	3c01      	subs	r4, #1
 80005d6:	f300 80ab 	bgt.w	8000730 <__aeabi_dmul+0x238>
 80005da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005de:	bfde      	ittt	le
 80005e0:	2000      	movle	r0, #0
 80005e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005e6:	bd70      	pople	{r4, r5, r6, pc}
 80005e8:	f1c4 0400 	rsb	r4, r4, #0
 80005ec:	3c20      	subs	r4, #32
 80005ee:	da35      	bge.n	800065c <__aeabi_dmul+0x164>
 80005f0:	340c      	adds	r4, #12
 80005f2:	dc1b      	bgt.n	800062c <__aeabi_dmul+0x134>
 80005f4:	f104 0414 	add.w	r4, r4, #20
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000600:	fa20 f004 	lsr.w	r0, r0, r4
 8000604:	fa01 f205 	lsl.w	r2, r1, r5
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000610:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	fa21 f604 	lsr.w	r6, r1, r4
 800061c:	eb42 0106 	adc.w	r1, r2, r6
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 040c 	rsb	r4, r4, #12
 8000630:	f1c4 0520 	rsb	r5, r4, #32
 8000634:	fa00 f304 	lsl.w	r3, r0, r4
 8000638:	fa20 f005 	lsr.w	r0, r0, r5
 800063c:	fa01 f204 	lsl.w	r2, r1, r4
 8000640:	ea40 0002 	orr.w	r0, r0, r2
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800064c:	f141 0100 	adc.w	r1, r1, #0
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f205 	lsl.w	r2, r0, r5
 8000664:	ea4e 0e02 	orr.w	lr, lr, r2
 8000668:	fa20 f304 	lsr.w	r3, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea43 0302 	orr.w	r3, r3, r2
 8000674:	fa21 f004 	lsr.w	r0, r1, r4
 8000678:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800067c:	fa21 f204 	lsr.w	r2, r1, r4
 8000680:	ea20 0002 	bic.w	r0, r0, r2
 8000684:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f094 0f00 	teq	r4, #0
 8000698:	d10f      	bne.n	80006ba <__aeabi_dmul+0x1c2>
 800069a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800069e:	0040      	lsls	r0, r0, #1
 80006a0:	eb41 0101 	adc.w	r1, r1, r1
 80006a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3c01      	subeq	r4, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1a6>
 80006ae:	ea41 0106 	orr.w	r1, r1, r6
 80006b2:	f095 0f00 	teq	r5, #0
 80006b6:	bf18      	it	ne
 80006b8:	4770      	bxne	lr
 80006ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006be:	0052      	lsls	r2, r2, #1
 80006c0:	eb43 0303 	adc.w	r3, r3, r3
 80006c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c8:	bf08      	it	eq
 80006ca:	3d01      	subeq	r5, #1
 80006cc:	d0f7      	beq.n	80006be <__aeabi_dmul+0x1c6>
 80006ce:	ea43 0306 	orr.w	r3, r3, r6
 80006d2:	4770      	bx	lr
 80006d4:	ea94 0f0c 	teq	r4, ip
 80006d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006dc:	bf18      	it	ne
 80006de:	ea95 0f0c 	teqne	r5, ip
 80006e2:	d00c      	beq.n	80006fe <__aeabi_dmul+0x206>
 80006e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e8:	bf18      	it	ne
 80006ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ee:	d1d1      	bne.n	8000694 <__aeabi_dmul+0x19c>
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	f04f 0000 	mov.w	r0, #0
 80006fc:	bd70      	pop	{r4, r5, r6, pc}
 80006fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000702:	bf06      	itte	eq
 8000704:	4610      	moveq	r0, r2
 8000706:	4619      	moveq	r1, r3
 8000708:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800070c:	d019      	beq.n	8000742 <__aeabi_dmul+0x24a>
 800070e:	ea94 0f0c 	teq	r4, ip
 8000712:	d102      	bne.n	800071a <__aeabi_dmul+0x222>
 8000714:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000718:	d113      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800071a:	ea95 0f0c 	teq	r5, ip
 800071e:	d105      	bne.n	800072c <__aeabi_dmul+0x234>
 8000720:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000724:	bf1c      	itt	ne
 8000726:	4610      	movne	r0, r2
 8000728:	4619      	movne	r1, r3
 800072a:	d10a      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800072c:	ea81 0103 	eor.w	r1, r1, r3
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000738:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	bd70      	pop	{r4, r5, r6, pc}
 8000742:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000746:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800074a:	bd70      	pop	{r4, r5, r6, pc}

0800074c <__aeabi_ddiv>:
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000752:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000756:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800075a:	bf1d      	ittte	ne
 800075c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000760:	ea94 0f0c 	teqne	r4, ip
 8000764:	ea95 0f0c 	teqne	r5, ip
 8000768:	f000 f8a7 	bleq	80008ba <__aeabi_ddiv+0x16e>
 800076c:	eba4 0405 	sub.w	r4, r4, r5
 8000770:	ea81 0e03 	eor.w	lr, r1, r3
 8000774:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000778:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800077c:	f000 8088 	beq.w	8000890 <__aeabi_ddiv+0x144>
 8000780:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000784:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000788:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800078c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000790:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000794:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000798:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800079c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007a4:	429d      	cmp	r5, r3
 80007a6:	bf08      	it	eq
 80007a8:	4296      	cmpeq	r6, r2
 80007aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007b2:	d202      	bcs.n	80007ba <__aeabi_ddiv+0x6e>
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	1ab6      	subs	r6, r6, r2
 80007bc:	eb65 0503 	sbc.w	r5, r5, r3
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f8:	085b      	lsrs	r3, r3, #1
 80007fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000802:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000806:	bf22      	ittt	cs
 8000808:	1ab6      	subcs	r6, r6, r2
 800080a:	4675      	movcs	r5, lr
 800080c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000828:	ea55 0e06 	orrs.w	lr, r5, r6
 800082c:	d018      	beq.n	8000860 <__aeabi_ddiv+0x114>
 800082e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000832:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000836:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800083a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800083e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000842:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000846:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800084a:	d1c0      	bne.n	80007ce <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000850:	d10b      	bne.n	800086a <__aeabi_ddiv+0x11e>
 8000852:	ea41 0100 	orr.w	r1, r1, r0
 8000856:	f04f 0000 	mov.w	r0, #0
 800085a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800085e:	e7b6      	b.n	80007ce <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000864:	bf04      	itt	eq
 8000866:	4301      	orreq	r1, r0
 8000868:	2000      	moveq	r0, #0
 800086a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800086e:	bf88      	it	hi
 8000870:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000874:	f63f aeaf 	bhi.w	80005d6 <__aeabi_dmul+0xde>
 8000878:	ebb5 0c03 	subs.w	ip, r5, r3
 800087c:	bf04      	itt	eq
 800087e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000882:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000886:	f150 0000 	adcs.w	r0, r0, #0
 800088a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000894:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000898:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800089c:	bfc2      	ittt	gt
 800089e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008a6:	bd70      	popgt	{r4, r5, r6, pc}
 80008a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ac:	f04f 0e00 	mov.w	lr, #0
 80008b0:	3c01      	subs	r4, #1
 80008b2:	e690      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008b4:	ea45 0e06 	orr.w	lr, r5, r6
 80008b8:	e68d      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	bf08      	it	eq
 80008c4:	ea95 0f0c 	teqeq	r5, ip
 80008c8:	f43f af3b 	beq.w	8000742 <__aeabi_dmul+0x24a>
 80008cc:	ea94 0f0c 	teq	r4, ip
 80008d0:	d10a      	bne.n	80008e8 <__aeabi_ddiv+0x19c>
 80008d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008d6:	f47f af34 	bne.w	8000742 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	f47f af25 	bne.w	800072c <__aeabi_dmul+0x234>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e72c      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008e8:	ea95 0f0c 	teq	r5, ip
 80008ec:	d106      	bne.n	80008fc <__aeabi_ddiv+0x1b0>
 80008ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f2:	f43f aefd 	beq.w	80006f0 <__aeabi_dmul+0x1f8>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e722      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000900:	bf18      	it	ne
 8000902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000906:	f47f aec5 	bne.w	8000694 <__aeabi_dmul+0x19c>
 800090a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800090e:	f47f af0d 	bne.w	800072c <__aeabi_dmul+0x234>
 8000912:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000916:	f47f aeeb 	bne.w	80006f0 <__aeabi_dmul+0x1f8>
 800091a:	e712      	b.n	8000742 <__aeabi_dmul+0x24a>

0800091c <__gedf2>:
 800091c:	f04f 3cff 	mov.w	ip, #4294967295
 8000920:	e006      	b.n	8000930 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__ledf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	e002      	b.n	8000930 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__cmpdf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000934:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000938:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800093c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000946:	d01b      	beq.n	8000980 <__cmpdf2+0x54>
 8000948:	b001      	add	sp, #4
 800094a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800094e:	bf0c      	ite	eq
 8000950:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000954:	ea91 0f03 	teqne	r1, r3
 8000958:	bf02      	ittt	eq
 800095a:	ea90 0f02 	teqeq	r0, r2
 800095e:	2000      	moveq	r0, #0
 8000960:	4770      	bxeq	lr
 8000962:	f110 0f00 	cmn.w	r0, #0
 8000966:	ea91 0f03 	teq	r1, r3
 800096a:	bf58      	it	pl
 800096c:	4299      	cmppl	r1, r3
 800096e:	bf08      	it	eq
 8000970:	4290      	cmpeq	r0, r2
 8000972:	bf2c      	ite	cs
 8000974:	17d8      	asrcs	r0, r3, #31
 8000976:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800097a:	f040 0001 	orr.w	r0, r0, #1
 800097e:	4770      	bx	lr
 8000980:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000988:	d102      	bne.n	8000990 <__cmpdf2+0x64>
 800098a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800098e:	d107      	bne.n	80009a0 <__cmpdf2+0x74>
 8000990:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d1d6      	bne.n	8000948 <__cmpdf2+0x1c>
 800099a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800099e:	d0d3      	beq.n	8000948 <__cmpdf2+0x1c>
 80009a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop

080009a8 <__aeabi_cdrcmple>:
 80009a8:	4684      	mov	ip, r0
 80009aa:	4610      	mov	r0, r2
 80009ac:	4662      	mov	r2, ip
 80009ae:	468c      	mov	ip, r1
 80009b0:	4619      	mov	r1, r3
 80009b2:	4663      	mov	r3, ip
 80009b4:	e000      	b.n	80009b8 <__aeabi_cdcmpeq>
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdcmpeq>:
 80009b8:	b501      	push	{r0, lr}
 80009ba:	f7ff ffb7 	bl	800092c <__cmpdf2>
 80009be:	2800      	cmp	r0, #0
 80009c0:	bf48      	it	mi
 80009c2:	f110 0f00 	cmnmi.w	r0, #0
 80009c6:	bd01      	pop	{r0, pc}

080009c8 <__aeabi_dcmpeq>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff fff4 	bl	80009b8 <__aeabi_cdcmpeq>
 80009d0:	bf0c      	ite	eq
 80009d2:	2001      	moveq	r0, #1
 80009d4:	2000      	movne	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmplt>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffea 	bl	80009b8 <__aeabi_cdcmpeq>
 80009e4:	bf34      	ite	cc
 80009e6:	2001      	movcc	r0, #1
 80009e8:	2000      	movcs	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmple>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffe0 	bl	80009b8 <__aeabi_cdcmpeq>
 80009f8:	bf94      	ite	ls
 80009fa:	2001      	movls	r0, #1
 80009fc:	2000      	movhi	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpge>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffce 	bl	80009a8 <__aeabi_cdrcmple>
 8000a0c:	bf94      	ite	ls
 8000a0e:	2001      	movls	r0, #1
 8000a10:	2000      	movhi	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpgt>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff ffc4 	bl	80009a8 <__aeabi_cdrcmple>
 8000a20:	bf34      	ite	cc
 8000a22:	2001      	movcc	r0, #1
 8000a24:	2000      	movcs	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b96e 	b.w	8000d70 <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	4604      	mov	r4, r0
 8000ab4:	468c      	mov	ip, r1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	f040 8083 	bne.w	8000bc2 <__udivmoddi4+0x116>
 8000abc:	428a      	cmp	r2, r1
 8000abe:	4617      	mov	r7, r2
 8000ac0:	d947      	bls.n	8000b52 <__udivmoddi4+0xa6>
 8000ac2:	fab2 f282 	clz	r2, r2
 8000ac6:	b142      	cbz	r2, 8000ada <__udivmoddi4+0x2e>
 8000ac8:	f1c2 0020 	rsb	r0, r2, #32
 8000acc:	fa24 f000 	lsr.w	r0, r4, r0
 8000ad0:	4091      	lsls	r1, r2
 8000ad2:	4097      	lsls	r7, r2
 8000ad4:	ea40 0c01 	orr.w	ip, r0, r1
 8000ad8:	4094      	lsls	r4, r2
 8000ada:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ade:	0c23      	lsrs	r3, r4, #16
 8000ae0:	fbbc f6f8 	udiv	r6, ip, r8
 8000ae4:	fa1f fe87 	uxth.w	lr, r7
 8000ae8:	fb08 c116 	mls	r1, r8, r6, ip
 8000aec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000af0:	fb06 f10e 	mul.w	r1, r6, lr
 8000af4:	4299      	cmp	r1, r3
 8000af6:	d909      	bls.n	8000b0c <__udivmoddi4+0x60>
 8000af8:	18fb      	adds	r3, r7, r3
 8000afa:	f106 30ff 	add.w	r0, r6, #4294967295
 8000afe:	f080 8119 	bcs.w	8000d34 <__udivmoddi4+0x288>
 8000b02:	4299      	cmp	r1, r3
 8000b04:	f240 8116 	bls.w	8000d34 <__udivmoddi4+0x288>
 8000b08:	3e02      	subs	r6, #2
 8000b0a:	443b      	add	r3, r7
 8000b0c:	1a5b      	subs	r3, r3, r1
 8000b0e:	b2a4      	uxth	r4, r4
 8000b10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b14:	fb08 3310 	mls	r3, r8, r0, r3
 8000b18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b1c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b20:	45a6      	cmp	lr, r4
 8000b22:	d909      	bls.n	8000b38 <__udivmoddi4+0x8c>
 8000b24:	193c      	adds	r4, r7, r4
 8000b26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b2a:	f080 8105 	bcs.w	8000d38 <__udivmoddi4+0x28c>
 8000b2e:	45a6      	cmp	lr, r4
 8000b30:	f240 8102 	bls.w	8000d38 <__udivmoddi4+0x28c>
 8000b34:	3802      	subs	r0, #2
 8000b36:	443c      	add	r4, r7
 8000b38:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b3c:	eba4 040e 	sub.w	r4, r4, lr
 8000b40:	2600      	movs	r6, #0
 8000b42:	b11d      	cbz	r5, 8000b4c <__udivmoddi4+0xa0>
 8000b44:	40d4      	lsrs	r4, r2
 8000b46:	2300      	movs	r3, #0
 8000b48:	e9c5 4300 	strd	r4, r3, [r5]
 8000b4c:	4631      	mov	r1, r6
 8000b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b52:	b902      	cbnz	r2, 8000b56 <__udivmoddi4+0xaa>
 8000b54:	deff      	udf	#255	; 0xff
 8000b56:	fab2 f282 	clz	r2, r2
 8000b5a:	2a00      	cmp	r2, #0
 8000b5c:	d150      	bne.n	8000c00 <__udivmoddi4+0x154>
 8000b5e:	1bcb      	subs	r3, r1, r7
 8000b60:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b64:	fa1f f887 	uxth.w	r8, r7
 8000b68:	2601      	movs	r6, #1
 8000b6a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b6e:	0c21      	lsrs	r1, r4, #16
 8000b70:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b78:	fb08 f30c 	mul.w	r3, r8, ip
 8000b7c:	428b      	cmp	r3, r1
 8000b7e:	d907      	bls.n	8000b90 <__udivmoddi4+0xe4>
 8000b80:	1879      	adds	r1, r7, r1
 8000b82:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b86:	d202      	bcs.n	8000b8e <__udivmoddi4+0xe2>
 8000b88:	428b      	cmp	r3, r1
 8000b8a:	f200 80e9 	bhi.w	8000d60 <__udivmoddi4+0x2b4>
 8000b8e:	4684      	mov	ip, r0
 8000b90:	1ac9      	subs	r1, r1, r3
 8000b92:	b2a3      	uxth	r3, r4
 8000b94:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b98:	fb0e 1110 	mls	r1, lr, r0, r1
 8000b9c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ba0:	fb08 f800 	mul.w	r8, r8, r0
 8000ba4:	45a0      	cmp	r8, r4
 8000ba6:	d907      	bls.n	8000bb8 <__udivmoddi4+0x10c>
 8000ba8:	193c      	adds	r4, r7, r4
 8000baa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bae:	d202      	bcs.n	8000bb6 <__udivmoddi4+0x10a>
 8000bb0:	45a0      	cmp	r8, r4
 8000bb2:	f200 80d9 	bhi.w	8000d68 <__udivmoddi4+0x2bc>
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	eba4 0408 	sub.w	r4, r4, r8
 8000bbc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bc0:	e7bf      	b.n	8000b42 <__udivmoddi4+0x96>
 8000bc2:	428b      	cmp	r3, r1
 8000bc4:	d909      	bls.n	8000bda <__udivmoddi4+0x12e>
 8000bc6:	2d00      	cmp	r5, #0
 8000bc8:	f000 80b1 	beq.w	8000d2e <__udivmoddi4+0x282>
 8000bcc:	2600      	movs	r6, #0
 8000bce:	e9c5 0100 	strd	r0, r1, [r5]
 8000bd2:	4630      	mov	r0, r6
 8000bd4:	4631      	mov	r1, r6
 8000bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bda:	fab3 f683 	clz	r6, r3
 8000bde:	2e00      	cmp	r6, #0
 8000be0:	d14a      	bne.n	8000c78 <__udivmoddi4+0x1cc>
 8000be2:	428b      	cmp	r3, r1
 8000be4:	d302      	bcc.n	8000bec <__udivmoddi4+0x140>
 8000be6:	4282      	cmp	r2, r0
 8000be8:	f200 80b8 	bhi.w	8000d5c <__udivmoddi4+0x2b0>
 8000bec:	1a84      	subs	r4, r0, r2
 8000bee:	eb61 0103 	sbc.w	r1, r1, r3
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	468c      	mov	ip, r1
 8000bf6:	2d00      	cmp	r5, #0
 8000bf8:	d0a8      	beq.n	8000b4c <__udivmoddi4+0xa0>
 8000bfa:	e9c5 4c00 	strd	r4, ip, [r5]
 8000bfe:	e7a5      	b.n	8000b4c <__udivmoddi4+0xa0>
 8000c00:	f1c2 0320 	rsb	r3, r2, #32
 8000c04:	fa20 f603 	lsr.w	r6, r0, r3
 8000c08:	4097      	lsls	r7, r2
 8000c0a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c0e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c12:	40d9      	lsrs	r1, r3
 8000c14:	4330      	orrs	r0, r6
 8000c16:	0c03      	lsrs	r3, r0, #16
 8000c18:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c1c:	fa1f f887 	uxth.w	r8, r7
 8000c20:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c28:	fb06 f108 	mul.w	r1, r6, r8
 8000c2c:	4299      	cmp	r1, r3
 8000c2e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x19c>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c3a:	f080 808d 	bcs.w	8000d58 <__udivmoddi4+0x2ac>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 808a 	bls.w	8000d58 <__udivmoddi4+0x2ac>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b281      	uxth	r1, r0
 8000c4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c58:	fb00 f308 	mul.w	r3, r0, r8
 8000c5c:	428b      	cmp	r3, r1
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0x1c4>
 8000c60:	1879      	adds	r1, r7, r1
 8000c62:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c66:	d273      	bcs.n	8000d50 <__udivmoddi4+0x2a4>
 8000c68:	428b      	cmp	r3, r1
 8000c6a:	d971      	bls.n	8000d50 <__udivmoddi4+0x2a4>
 8000c6c:	3802      	subs	r0, #2
 8000c6e:	4439      	add	r1, r7
 8000c70:	1acb      	subs	r3, r1, r3
 8000c72:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c76:	e778      	b.n	8000b6a <__udivmoddi4+0xbe>
 8000c78:	f1c6 0c20 	rsb	ip, r6, #32
 8000c7c:	fa03 f406 	lsl.w	r4, r3, r6
 8000c80:	fa22 f30c 	lsr.w	r3, r2, ip
 8000c84:	431c      	orrs	r4, r3
 8000c86:	fa20 f70c 	lsr.w	r7, r0, ip
 8000c8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000c8e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000c92:	fa21 f10c 	lsr.w	r1, r1, ip
 8000c96:	431f      	orrs	r7, r3
 8000c98:	0c3b      	lsrs	r3, r7, #16
 8000c9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c9e:	fa1f f884 	uxth.w	r8, r4
 8000ca2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ca6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000caa:	fb09 fa08 	mul.w	sl, r9, r8
 8000cae:	458a      	cmp	sl, r1
 8000cb0:	fa02 f206 	lsl.w	r2, r2, r6
 8000cb4:	fa00 f306 	lsl.w	r3, r0, r6
 8000cb8:	d908      	bls.n	8000ccc <__udivmoddi4+0x220>
 8000cba:	1861      	adds	r1, r4, r1
 8000cbc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cc0:	d248      	bcs.n	8000d54 <__udivmoddi4+0x2a8>
 8000cc2:	458a      	cmp	sl, r1
 8000cc4:	d946      	bls.n	8000d54 <__udivmoddi4+0x2a8>
 8000cc6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cca:	4421      	add	r1, r4
 8000ccc:	eba1 010a 	sub.w	r1, r1, sl
 8000cd0:	b2bf      	uxth	r7, r7
 8000cd2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cda:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000cde:	fb00 f808 	mul.w	r8, r0, r8
 8000ce2:	45b8      	cmp	r8, r7
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x24a>
 8000ce6:	19e7      	adds	r7, r4, r7
 8000ce8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cec:	d22e      	bcs.n	8000d4c <__udivmoddi4+0x2a0>
 8000cee:	45b8      	cmp	r8, r7
 8000cf0:	d92c      	bls.n	8000d4c <__udivmoddi4+0x2a0>
 8000cf2:	3802      	subs	r0, #2
 8000cf4:	4427      	add	r7, r4
 8000cf6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cfa:	eba7 0708 	sub.w	r7, r7, r8
 8000cfe:	fba0 8902 	umull	r8, r9, r0, r2
 8000d02:	454f      	cmp	r7, r9
 8000d04:	46c6      	mov	lr, r8
 8000d06:	4649      	mov	r1, r9
 8000d08:	d31a      	bcc.n	8000d40 <__udivmoddi4+0x294>
 8000d0a:	d017      	beq.n	8000d3c <__udivmoddi4+0x290>
 8000d0c:	b15d      	cbz	r5, 8000d26 <__udivmoddi4+0x27a>
 8000d0e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d12:	eb67 0701 	sbc.w	r7, r7, r1
 8000d16:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d1a:	40f2      	lsrs	r2, r6
 8000d1c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d20:	40f7      	lsrs	r7, r6
 8000d22:	e9c5 2700 	strd	r2, r7, [r5]
 8000d26:	2600      	movs	r6, #0
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	462e      	mov	r6, r5
 8000d30:	4628      	mov	r0, r5
 8000d32:	e70b      	b.n	8000b4c <__udivmoddi4+0xa0>
 8000d34:	4606      	mov	r6, r0
 8000d36:	e6e9      	b.n	8000b0c <__udivmoddi4+0x60>
 8000d38:	4618      	mov	r0, r3
 8000d3a:	e6fd      	b.n	8000b38 <__udivmoddi4+0x8c>
 8000d3c:	4543      	cmp	r3, r8
 8000d3e:	d2e5      	bcs.n	8000d0c <__udivmoddi4+0x260>
 8000d40:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d44:	eb69 0104 	sbc.w	r1, r9, r4
 8000d48:	3801      	subs	r0, #1
 8000d4a:	e7df      	b.n	8000d0c <__udivmoddi4+0x260>
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	e7d2      	b.n	8000cf6 <__udivmoddi4+0x24a>
 8000d50:	4660      	mov	r0, ip
 8000d52:	e78d      	b.n	8000c70 <__udivmoddi4+0x1c4>
 8000d54:	4681      	mov	r9, r0
 8000d56:	e7b9      	b.n	8000ccc <__udivmoddi4+0x220>
 8000d58:	4666      	mov	r6, ip
 8000d5a:	e775      	b.n	8000c48 <__udivmoddi4+0x19c>
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	e74a      	b.n	8000bf6 <__udivmoddi4+0x14a>
 8000d60:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d64:	4439      	add	r1, r7
 8000d66:	e713      	b.n	8000b90 <__udivmoddi4+0xe4>
 8000d68:	3802      	subs	r0, #2
 8000d6a:	443c      	add	r4, r7
 8000d6c:	e724      	b.n	8000bb8 <__udivmoddi4+0x10c>
 8000d6e:	bf00      	nop

08000d70 <__aeabi_idiv0>:
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop

08000d74 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000d7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d84:	f023 0218 	bic.w	r2, r3, #24
 8000d88:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000d94:	bf00      	nop
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr

08000da0 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000da8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000dac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000dae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000db8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000dbc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000dc4:	68fb      	ldr	r3, [r7, #12]
}
 8000dc6:	bf00      	nop
 8000dc8:	3714      	adds	r7, #20
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr

08000dd2 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	b085      	sub	sp, #20
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000dda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000dde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000de0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000dea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000dee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	4013      	ands	r3, r2
 8000df4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000df6:	68fb      	ldr	r3, [r7, #12]
}
 8000df8:	bf00      	nop
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	0000      	movs	r0, r0
	...

08000e08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e08:	b5b0      	push	{r4, r5, r7, lr}
 8000e0a:	b0a2      	sub	sp, #136	; 0x88
 8000e0c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e0e:	f000 fd27 	bl	8001860 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e12:	f000 f95d 	bl	80010d0 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000e16:	f000 f9d1 	bl	80011bc <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e1a:	f000 fac1 	bl	80013a0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000e1e:	f000 fa37 	bl	8001290 <MX_USART1_UART_Init>
  MX_DMA_Init();
 8000e22:	f000 faab 	bl	800137c <MX_DMA_Init>
  MX_SAI1_Init();
 8000e26:	f000 f9fb 	bl	8001220 <MX_SAI1_Init>
  MX_USB_PCD_Init();
 8000e2a:	f000 fa7f 	bl	800132c <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
  double dur = 1.0;
 8000e2e:	f04f 0200 	mov.w	r2, #0
 8000e32:	4ba3      	ldr	r3, [pc, #652]	; (80010c0 <main+0x2b8>)
 8000e34:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
   double fs = 16000.0;
 8000e38:	f04f 0200 	mov.w	r2, #0
 8000e3c:	4ba1      	ldr	r3, [pc, #644]	; (80010c4 <main+0x2bc>)
 8000e3e:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
   double f0 = 261.63; // Middle C
 8000e42:	a399      	add	r3, pc, #612	; (adr r3, 80010a8 <main+0x2a0>)
 8000e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e48:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
   double delta_t = 1.0 / fs;
 8000e4c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8000e50:	f04f 0000 	mov.w	r0, #0
 8000e54:	499a      	ldr	r1, [pc, #616]	; (80010c0 <main+0x2b8>)
 8000e56:	f7ff fc79 	bl	800074c <__aeabi_ddiv>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
   double volume = 12000.0;
 8000e62:	a393      	add	r3, pc, #588	; (adr r3, 80010b0 <main+0x2a8>)
 8000e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e68:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
   double c_scale[] = {261.63, 293.66, 329.63, 349.23, 392.00, 440.00, 493.88, 523.25};
 8000e6c:	4b96      	ldr	r3, [pc, #600]	; (80010c8 <main+0x2c0>)
 8000e6e:	463c      	mov	r4, r7
 8000e70:	461d      	mov	r5, r3
 8000e72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e7e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000e82:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  // Frequencies corresponding to C scale: C4-D4-E4-F4-G4-A4-B4-C5
   int numberOfSamples = 2.0 * dur * fs; // 2 channels * duration (sec) * samples per sec
 8000e86:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	f7ff f97d 	bl	800018c <__adddf3>
 8000e92:	4602      	mov	r2, r0
 8000e94:	460b      	mov	r3, r1
 8000e96:	4610      	mov	r0, r2
 8000e98:	4619      	mov	r1, r3
 8000e9a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8000e9e:	f7ff fb2b 	bl	80004f8 <__aeabi_dmul>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	4610      	mov	r0, r2
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	f7ff fdbf 	bl	8000a2c <__aeabi_d2iz>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	64fb      	str	r3, [r7, #76]	; 0x4c
   int16_t signal[numberOfSamples];
 8000eb2:	6cfc      	ldr	r4, [r7, #76]	; 0x4c
 8000eb4:	1e63      	subs	r3, r4, #1
 8000eb6:	64bb      	str	r3, [r7, #72]	; 0x48
 8000eb8:	4623      	mov	r3, r4
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f04f 0100 	mov.w	r1, #0
 8000ec0:	f04f 0200 	mov.w	r2, #0
 8000ec4:	f04f 0300 	mov.w	r3, #0
 8000ec8:	010b      	lsls	r3, r1, #4
 8000eca:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8000ece:	0102      	lsls	r2, r0, #4
 8000ed0:	4623      	mov	r3, r4
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f04f 0100 	mov.w	r1, #0
 8000ed8:	f04f 0200 	mov.w	r2, #0
 8000edc:	f04f 0300 	mov.w	r3, #0
 8000ee0:	010b      	lsls	r3, r1, #4
 8000ee2:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8000ee6:	0102      	lsls	r2, r0, #4
 8000ee8:	4623      	mov	r3, r4
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	3307      	adds	r3, #7
 8000eee:	08db      	lsrs	r3, r3, #3
 8000ef0:	00db      	lsls	r3, r3, #3
 8000ef2:	ebad 0d03 	sub.w	sp, sp, r3
 8000ef6:	466b      	mov	r3, sp
 8000ef8:	3301      	adds	r3, #1
 8000efa:	085b      	lsrs	r3, r3, #1
 8000efc:	005b      	lsls	r3, r3, #1
 8000efe:	647b      	str	r3, [r7, #68]	; 0x44
   // Single tone
   double t = 0;
 8000f00:	f04f 0200 	mov.w	r2, #0
 8000f04:	f04f 0300 	mov.w	r3, #0
 8000f08:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
   int count = 0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   while (count < numberOfSamples) {
 8000f12:	e045      	b.n	8000fa0 <main+0x198>
   signal[count] = volume * sin(2.0 * PI * f0 * t); // left
 8000f14:	a368      	add	r3, pc, #416	; (adr r3, 80010b8 <main+0x2b0>)
 8000f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f1a:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8000f1e:	f7ff faeb 	bl	80004f8 <__aeabi_dmul>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	4610      	mov	r0, r2
 8000f28:	4619      	mov	r1, r3
 8000f2a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8000f2e:	f7ff fae3 	bl	80004f8 <__aeabi_dmul>
 8000f32:	4602      	mov	r2, r0
 8000f34:	460b      	mov	r3, r1
 8000f36:	ec43 2b17 	vmov	d7, r2, r3
 8000f3a:	eeb0 0a47 	vmov.f32	s0, s14
 8000f3e:	eef0 0a67 	vmov.f32	s1, s15
 8000f42:	f005 fb3d 	bl	80065c0 <sin>
 8000f46:	ec51 0b10 	vmov	r0, r1, d0
 8000f4a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8000f4e:	f7ff fad3 	bl	80004f8 <__aeabi_dmul>
 8000f52:	4602      	mov	r2, r0
 8000f54:	460b      	mov	r3, r1
 8000f56:	4610      	mov	r0, r2
 8000f58:	4619      	mov	r1, r3
 8000f5a:	f7ff fd67 	bl	8000a2c <__aeabi_d2iz>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	b219      	sxth	r1, r3
 8000f62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f64:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8000f68:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
   signal[count + 1] = signal[count]; // right
 8000f6c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000f70:	1c5a      	adds	r2, r3, #1
 8000f72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f74:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8000f78:	f933 1011 	ldrsh.w	r1, [r3, r1, lsl #1]
 8000f7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f7e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
   count += 2;
 8000f82:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000f86:	3302      	adds	r3, #2
 8000f88:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   t += delta_t;
 8000f8c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8000f90:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8000f94:	f7ff f8fa 	bl	800018c <__adddf3>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
   while (count < numberOfSamples) {
 8000fa0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8000fa4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	dbb4      	blt.n	8000f14 <main+0x10c>
   }
   HAL_SAI_Transmit_DMA(&hsai_BlockA1, signal, numberOfSamples);
 8000faa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000fac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4846      	ldr	r0, [pc, #280]	; (80010cc <main+0x2c4>)
 8000fb4:	f004 fa8e 	bl	80054d4 <HAL_SAI_Transmit_DMA>
   HAL_Delay(1000);
 8000fb8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fbc:	f000 fcd6 	bl	800196c <HAL_Delay>
   // Plays a "C" scale
   for (int k = 0; k < 8; k++) {
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000fc6:	e067      	b.n	8001098 <main+0x290>
   t = 0;
 8000fc8:	f04f 0200 	mov.w	r2, #0
 8000fcc:	f04f 0300 	mov.w	r3, #0
 8000fd0:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
   count = 0;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   while (count < numberOfSamples) {
 8000fda:	e04c      	b.n	8001076 <main+0x26e>
   signal[count] = volume * sin(2.0 * PI * c_scale[k] * t); // left
 8000fdc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000fe0:	00db      	lsls	r3, r3, #3
 8000fe2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8000fe6:	4413      	add	r3, r2
 8000fe8:	3b88      	subs	r3, #136	; 0x88
 8000fea:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fee:	a332      	add	r3, pc, #200	; (adr r3, 80010b8 <main+0x2b0>)
 8000ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff4:	f7ff fa80 	bl	80004f8 <__aeabi_dmul>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	4610      	mov	r0, r2
 8000ffe:	4619      	mov	r1, r3
 8001000:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8001004:	f7ff fa78 	bl	80004f8 <__aeabi_dmul>
 8001008:	4602      	mov	r2, r0
 800100a:	460b      	mov	r3, r1
 800100c:	ec43 2b17 	vmov	d7, r2, r3
 8001010:	eeb0 0a47 	vmov.f32	s0, s14
 8001014:	eef0 0a67 	vmov.f32	s1, s15
 8001018:	f005 fad2 	bl	80065c0 <sin>
 800101c:	ec51 0b10 	vmov	r0, r1, d0
 8001020:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001024:	f7ff fa68 	bl	80004f8 <__aeabi_dmul>
 8001028:	4602      	mov	r2, r0
 800102a:	460b      	mov	r3, r1
 800102c:	4610      	mov	r0, r2
 800102e:	4619      	mov	r1, r3
 8001030:	f7ff fcfc 	bl	8000a2c <__aeabi_d2iz>
 8001034:	4603      	mov	r3, r0
 8001036:	b219      	sxth	r1, r3
 8001038:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800103a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800103e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
   signal[count + 1] = signal[count]; // right
 8001042:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001046:	1c5a      	adds	r2, r3, #1
 8001048:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800104a:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800104e:	f933 1011 	ldrsh.w	r1, [r3, r1, lsl #1]
 8001052:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001054:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
   count += 2;
 8001058:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800105c:	3302      	adds	r3, #2
 800105e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   t += delta_t;
 8001062:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001066:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800106a:	f7ff f88f 	bl	800018c <__adddf3>
 800106e:	4602      	mov	r2, r0
 8001070:	460b      	mov	r3, r1
 8001072:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
   while (count < numberOfSamples) {
 8001076:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800107a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800107c:	429a      	cmp	r2, r3
 800107e:	dbad      	blt.n	8000fdc <main+0x1d4>
   }
   HAL_SAI_Transmit_DMA(&hsai_BlockA1, signal, numberOfSamples);
 8001080:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001082:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001084:	b292      	uxth	r2, r2
 8001086:	4619      	mov	r1, r3
 8001088:	4810      	ldr	r0, [pc, #64]	; (80010cc <main+0x2c4>)
 800108a:	f004 fa23 	bl	80054d4 <HAL_SAI_Transmit_DMA>
   for (int k = 0; k < 8; k++) {
 800108e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001092:	3301      	adds	r3, #1
 8001094:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001098:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800109c:	2b07      	cmp	r3, #7
 800109e:	dd93      	ble.n	8000fc8 <main+0x1c0>
   }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010a0:	e7fe      	b.n	80010a0 <main+0x298>
 80010a2:	bf00      	nop
 80010a4:	f3af 8000 	nop.w
 80010a8:	7ae147ae 	.word	0x7ae147ae
 80010ac:	40705a14 	.word	0x40705a14
 80010b0:	00000000 	.word	0x00000000
 80010b4:	40c77000 	.word	0x40c77000
 80010b8:	53c8d4f1 	.word	0x53c8d4f1
 80010bc:	401921fb 	.word	0x401921fb
 80010c0:	3ff00000 	.word	0x3ff00000
 80010c4:	40cf4000 	.word	0x40cf4000
 80010c8:	08007648 	.word	0x08007648
 80010cc:	20000120 	.word	0x20000120

080010d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b09a      	sub	sp, #104	; 0x68
 80010d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d6:	f107 0320 	add.w	r3, r7, #32
 80010da:	2248      	movs	r2, #72	; 0x48
 80010dc:	2100      	movs	r1, #0
 80010de:	4618      	mov	r0, r3
 80010e0:	f005 fa66 	bl	80065b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e4:	1d3b      	adds	r3, r7, #4
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
 80010f0:	611a      	str	r2, [r3, #16]
 80010f2:	615a      	str	r2, [r3, #20]
 80010f4:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 80010f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001100:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001104:	60d3      	str	r3, [r2, #12]
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 8001106:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	f023 0303 	bic.w	r3, r3, #3
 8001110:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	60d3      	str	r3, [r2, #12]
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800111a:	f001 fa67 	bl	80025ec <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800111e:	2000      	movs	r0, #0
 8001120:	f7ff fe28 	bl	8000d74 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001124:	4b24      	ldr	r3, [pc, #144]	; (80011b8 <SystemClock_Config+0xe8>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800112c:	4a22      	ldr	r2, [pc, #136]	; (80011b8 <SystemClock_Config+0xe8>)
 800112e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001132:	6013      	str	r3, [r2, #0]
 8001134:	4b20      	ldr	r3, [pc, #128]	; (80011b8 <SystemClock_Config+0xe8>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800113c:	603b      	str	r3, [r7, #0]
 800113e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8001140:	2327      	movs	r3, #39	; 0x27
 8001142:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001144:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001148:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800114a:	2301      	movs	r3, #1
 800114c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800114e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001152:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001154:	2301      	movs	r3, #1
 8001156:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001158:	2340      	movs	r3, #64	; 0x40
 800115a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800115c:	2300      	movs	r3, #0
 800115e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001160:	2360      	movs	r3, #96	; 0x60
 8001162:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001164:	2300      	movs	r3, #0
 8001166:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001168:	f107 0320 	add.w	r3, r7, #32
 800116c:	4618      	mov	r0, r3
 800116e:	f001 fdd1 	bl	8002d14 <HAL_RCC_OscConfig>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001178:	f000 f95a 	bl	8001430 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800117c:	236f      	movs	r3, #111	; 0x6f
 800117e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001180:	2302      	movs	r3, #2
 8001182:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001188:	2300      	movs	r3, #0
 800118a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800118c:	2300      	movs	r3, #0
 800118e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001190:	2300      	movs	r3, #0
 8001192:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001194:	2300      	movs	r3, #0
 8001196:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001198:	1d3b      	adds	r3, r7, #4
 800119a:	2101      	movs	r1, #1
 800119c:	4618      	mov	r0, r3
 800119e:	f002 f945 	bl	800342c <HAL_RCC_ClockConfig>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <SystemClock_Config+0xdc>
  {
    Error_Handler();
 80011a8:	f000 f942 	bl	8001430 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80011ac:	f003 fd09 	bl	8004bc2 <HAL_RCCEx_EnableMSIPLLMode>
}
 80011b0:	bf00      	nop
 80011b2:	3768      	adds	r7, #104	; 0x68
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	58000400 	.word	0x58000400

080011bc <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b094      	sub	sp, #80	; 0x50
 80011c0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011c2:	463b      	mov	r3, r7
 80011c4:	2250      	movs	r2, #80	; 0x50
 80011c6:	2100      	movs	r1, #0
 80011c8:	4618      	mov	r0, r3
 80011ca:	f005 f9f1 	bl	80065b0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_SAI1
 80011ce:	f44f 5305 	mov.w	r3, #8512	; 0x2140
 80011d2:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 80011d4:	2318      	movs	r3, #24
 80011d6:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 80011d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011dc:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 80011de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80011e2:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 80011e4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80011e8:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_USBCLK;
 80011ea:	4b0c      	ldr	r3, [pc, #48]	; (800121c <PeriphCommonClock_Config+0x60>)
 80011ec:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80011ee:	2300      	movs	r3, #0
 80011f0:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80011f2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80011f6:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80011f8:	2300      	movs	r3, #0
 80011fa:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001200:	463b      	mov	r3, r7
 8001202:	4618      	mov	r0, r3
 8001204:	f002 ff50 	bl	80040a8 <HAL_RCCEx_PeriphCLKConfig>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800120e:	f000 f90f 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8001212:	bf00      	nop
 8001214:	3750      	adds	r7, #80	; 0x50
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	01010000 	.word	0x01010000

08001220 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8001224:	4b18      	ldr	r3, [pc, #96]	; (8001288 <MX_SAI1_Init+0x68>)
 8001226:	4a19      	ldr	r2, [pc, #100]	; (800128c <MX_SAI1_Init+0x6c>)
 8001228:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800122a:	4b17      	ldr	r3, [pc, #92]	; (8001288 <MX_SAI1_Init+0x68>)
 800122c:	2200      	movs	r2, #0
 800122e:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001230:	4b15      	ldr	r3, [pc, #84]	; (8001288 <MX_SAI1_Init+0x68>)
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001236:	4b14      	ldr	r3, [pc, #80]	; (8001288 <MX_SAI1_Init+0x68>)
 8001238:	2200      	movs	r2, #0
 800123a:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <MX_SAI1_Init+0x68>)
 800123e:	2200      	movs	r2, #0
 8001240:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <MX_SAI1_Init+0x68>)
 8001244:	2200      	movs	r2, #0
 8001246:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001248:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <MX_SAI1_Init+0x68>)
 800124a:	2200      	movs	r2, #0
 800124c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 800124e:	4b0e      	ldr	r3, [pc, #56]	; (8001288 <MX_SAI1_Init+0x68>)
 8001250:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8001254:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001256:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <MX_SAI1_Init+0x68>)
 8001258:	2200      	movs	r2, #0
 800125a:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800125c:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <MX_SAI1_Init+0x68>)
 800125e:	2200      	movs	r2, #0
 8001260:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <MX_SAI1_Init+0x68>)
 8001264:	2200      	movs	r2, #0
 8001266:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001268:	4b07      	ldr	r3, [pc, #28]	; (8001288 <MX_SAI1_Init+0x68>)
 800126a:	2200      	movs	r2, #0
 800126c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 800126e:	2302      	movs	r3, #2
 8001270:	2200      	movs	r2, #0
 8001272:	2100      	movs	r1, #0
 8001274:	4804      	ldr	r0, [pc, #16]	; (8001288 <MX_SAI1_Init+0x68>)
 8001276:	f003 ff69 	bl	800514c <HAL_SAI_InitProtocol>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_SAI1_Init+0x64>
  {
    Error_Handler();
 8001280:	f000 f8d6 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000120 	.word	0x20000120
 800128c:	40015404 	.word	0x40015404

08001290 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001294:	4b23      	ldr	r3, [pc, #140]	; (8001324 <MX_USART1_UART_Init+0x94>)
 8001296:	4a24      	ldr	r2, [pc, #144]	; (8001328 <MX_USART1_UART_Init+0x98>)
 8001298:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800129a:	4b22      	ldr	r3, [pc, #136]	; (8001324 <MX_USART1_UART_Init+0x94>)
 800129c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_7B;
 80012a2:	4b20      	ldr	r3, [pc, #128]	; (8001324 <MX_USART1_UART_Init+0x94>)
 80012a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80012a8:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012aa:	4b1e      	ldr	r3, [pc, #120]	; (8001324 <MX_USART1_UART_Init+0x94>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012b0:	4b1c      	ldr	r3, [pc, #112]	; (8001324 <MX_USART1_UART_Init+0x94>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012b6:	4b1b      	ldr	r3, [pc, #108]	; (8001324 <MX_USART1_UART_Init+0x94>)
 80012b8:	220c      	movs	r2, #12
 80012ba:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012bc:	4b19      	ldr	r3, [pc, #100]	; (8001324 <MX_USART1_UART_Init+0x94>)
 80012be:	2200      	movs	r2, #0
 80012c0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c2:	4b18      	ldr	r3, [pc, #96]	; (8001324 <MX_USART1_UART_Init+0x94>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012c8:	4b16      	ldr	r3, [pc, #88]	; (8001324 <MX_USART1_UART_Init+0x94>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012ce:	4b15      	ldr	r3, [pc, #84]	; (8001324 <MX_USART1_UART_Init+0x94>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012d4:	4b13      	ldr	r3, [pc, #76]	; (8001324 <MX_USART1_UART_Init+0x94>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012da:	4812      	ldr	r0, [pc, #72]	; (8001324 <MX_USART1_UART_Init+0x94>)
 80012dc:	f004 fbfa 	bl	8005ad4 <HAL_UART_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80012e6:	f000 f8a3 	bl	8001430 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012ea:	2100      	movs	r1, #0
 80012ec:	480d      	ldr	r0, [pc, #52]	; (8001324 <MX_USART1_UART_Init+0x94>)
 80012ee:	f005 f835 	bl	800635c <HAL_UARTEx_SetTxFifoThreshold>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80012f8:	f000 f89a 	bl	8001430 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012fc:	2100      	movs	r1, #0
 80012fe:	4809      	ldr	r0, [pc, #36]	; (8001324 <MX_USART1_UART_Init+0x94>)
 8001300:	f005 f86a 	bl	80063d8 <HAL_UARTEx_SetRxFifoThreshold>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 800130a:	f000 f891 	bl	8001430 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800130e:	4805      	ldr	r0, [pc, #20]	; (8001324 <MX_USART1_UART_Init+0x94>)
 8001310:	f004 ffeb 	bl	80062ea <HAL_UARTEx_DisableFifoMode>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800131a:	f000 f889 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20000090 	.word	0x20000090
 8001328:	40013800 	.word	0x40013800

0800132c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001330:	4b10      	ldr	r3, [pc, #64]	; (8001374 <MX_USB_PCD_Init+0x48>)
 8001332:	4a11      	ldr	r2, [pc, #68]	; (8001378 <MX_USB_PCD_Init+0x4c>)
 8001334:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001336:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <MX_USB_PCD_Init+0x48>)
 8001338:	2208      	movs	r2, #8
 800133a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800133c:	4b0d      	ldr	r3, [pc, #52]	; (8001374 <MX_USB_PCD_Init+0x48>)
 800133e:	2202      	movs	r2, #2
 8001340:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001342:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <MX_USB_PCD_Init+0x48>)
 8001344:	2202      	movs	r2, #2
 8001346:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8001348:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <MX_USB_PCD_Init+0x48>)
 800134a:	2200      	movs	r2, #0
 800134c:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800134e:	4b09      	ldr	r3, [pc, #36]	; (8001374 <MX_USB_PCD_Init+0x48>)
 8001350:	2200      	movs	r2, #0
 8001352:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8001354:	4b07      	ldr	r3, [pc, #28]	; (8001374 <MX_USB_PCD_Init+0x48>)
 8001356:	2200      	movs	r2, #0
 8001358:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800135a:	4b06      	ldr	r3, [pc, #24]	; (8001374 <MX_USB_PCD_Init+0x48>)
 800135c:	2200      	movs	r2, #0
 800135e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001360:	4804      	ldr	r0, [pc, #16]	; (8001374 <MX_USB_PCD_Init+0x48>)
 8001362:	f001 f833 	bl	80023cc <HAL_PCD_Init>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 800136c:	f000 f860 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}
 8001374:	200001b8 	.word	0x200001b8
 8001378:	40006800 	.word	0x40006800

0800137c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001380:	2004      	movs	r0, #4
 8001382:	f7ff fd0d 	bl	8000da0 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001386:	2001      	movs	r0, #1
 8001388:	f7ff fd0a 	bl	8000da0 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800138c:	2200      	movs	r2, #0
 800138e:	2100      	movs	r1, #0
 8001390:	200b      	movs	r0, #11
 8001392:	f000 fbea 	bl	8001b6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001396:	200b      	movs	r0, #11
 8001398:	f000 fc01 	bl	8001b9e <HAL_NVIC_EnableIRQ>

}
 800139c:	bf00      	nop
 800139e:	bd80      	pop	{r7, pc}

080013a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b086      	sub	sp, #24
 80013a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	605a      	str	r2, [r3, #4]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	60da      	str	r2, [r3, #12]
 80013b2:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013b4:	2004      	movs	r0, #4
 80013b6:	f7ff fd0c 	bl	8000dd2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ba:	2002      	movs	r0, #2
 80013bc:	f7ff fd09 	bl	8000dd2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c0:	2001      	movs	r0, #1
 80013c2:	f7ff fd06 	bl	8000dd2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013c6:	2008      	movs	r0, #8
 80013c8:	f7ff fd03 	bl	8000dd2 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 80013cc:	2200      	movs	r2, #0
 80013ce:	2123      	movs	r1, #35	; 0x23
 80013d0:	4814      	ldr	r0, [pc, #80]	; (8001424 <MX_GPIO_Init+0x84>)
 80013d2:	f000 ffe3 	bl	800239c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013d6:	2310      	movs	r3, #16
 80013d8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013da:	2300      	movs	r3, #0
 80013dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	4619      	mov	r1, r3
 80013e6:	4810      	ldr	r0, [pc, #64]	; (8001428 <MX_GPIO_Init+0x88>)
 80013e8:	f000 fe68 	bl	80020bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 80013ec:	2323      	movs	r3, #35	; 0x23
 80013ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f0:	2301      	movs	r3, #1
 80013f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f8:	2300      	movs	r3, #0
 80013fa:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fc:	1d3b      	adds	r3, r7, #4
 80013fe:	4619      	mov	r1, r3
 8001400:	4808      	ldr	r0, [pc, #32]	; (8001424 <MX_GPIO_Init+0x84>)
 8001402:	f000 fe5b 	bl	80020bc <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 8001406:	2303      	movs	r3, #3
 8001408:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800140a:	2300      	movs	r3, #0
 800140c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001412:	1d3b      	adds	r3, r7, #4
 8001414:	4619      	mov	r1, r3
 8001416:	4805      	ldr	r0, [pc, #20]	; (800142c <MX_GPIO_Init+0x8c>)
 8001418:	f000 fe50 	bl	80020bc <HAL_GPIO_Init>

}
 800141c:	bf00      	nop
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	48000400 	.word	0x48000400
 8001428:	48000800 	.word	0x48000800
 800142c:	48000c00 	.word	0x48000c00

08001430 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001434:	b672      	cpsid	i
}
 8001436:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001438:	e7fe      	b.n	8001438 <Error_Handler+0x8>

0800143a <LL_AHB2_GRP1_EnableClock>:
{
 800143a:	b480      	push	{r7}
 800143c:	b085      	sub	sp, #20
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001442:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001446:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001448:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	4313      	orrs	r3, r2
 8001450:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001452:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001456:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4013      	ands	r3, r2
 800145c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800145e:	68fb      	ldr	r3, [r7, #12]
}
 8001460:	bf00      	nop
 8001462:	3714      	adds	r7, #20
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001474:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001478:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800147a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4313      	orrs	r3, r2
 8001482:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001484:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001488:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4013      	ands	r3, r2
 800148e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001490:	68fb      	ldr	r3, [r7, #12]
}
 8001492:	bf00      	nop
 8001494:	3714      	adds	r7, #20
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr

0800149e <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800149e:	b480      	push	{r7}
 80014a0:	b085      	sub	sp, #20
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80014a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014aa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80014ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80014b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	4013      	ands	r3, r2
 80014c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014c2:	68fb      	ldr	r3, [r7, #12]
}
 80014c4:	bf00      	nop
 80014c6:	3714      	adds	r7, #20
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014d4:	bf00      	nop
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
	...

080014e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b09c      	sub	sp, #112	; 0x70
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014f8:	f107 030c 	add.w	r3, r7, #12
 80014fc:	2250      	movs	r2, #80	; 0x50
 80014fe:	2100      	movs	r1, #0
 8001500:	4618      	mov	r0, r3
 8001502:	f005 f855 	bl	80065b0 <memset>
  if(huart->Instance==USART1)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a16      	ldr	r2, [pc, #88]	; (8001564 <HAL_UART_MspInit+0x84>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d124      	bne.n	800155a <HAL_UART_MspInit+0x7a>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001510:	2301      	movs	r3, #1
 8001512:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001514:	2300      	movs	r3, #0
 8001516:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001518:	f107 030c 	add.w	r3, r7, #12
 800151c:	4618      	mov	r0, r3
 800151e:	f002 fdc3 	bl	80040a8 <HAL_RCCEx_PeriphCLKConfig>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001528:	f7ff ff82 	bl	8001430 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800152c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001530:	f7ff ffb5 	bl	800149e <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001534:	2002      	movs	r0, #2
 8001536:	f7ff ff80 	bl	800143a <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800153a:	23c0      	movs	r3, #192	; 0xc0
 800153c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153e:	2302      	movs	r3, #2
 8001540:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001542:	2301      	movs	r3, #1
 8001544:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001546:	2300      	movs	r3, #0
 8001548:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800154a:	2307      	movs	r3, #7
 800154c:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800154e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001552:	4619      	mov	r1, r3
 8001554:	4804      	ldr	r0, [pc, #16]	; (8001568 <HAL_UART_MspInit+0x88>)
 8001556:	f000 fdb1 	bl	80020bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800155a:	bf00      	nop
 800155c:	3770      	adds	r7, #112	; 0x70
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40013800 	.word	0x40013800
 8001568:	48000400 	.word	0x48000400

0800156c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b088      	sub	sp, #32
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001574:	f107 030c 	add.w	r3, r7, #12
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]
 8001582:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a0f      	ldr	r2, [pc, #60]	; (80015c8 <HAL_PCD_MspInit+0x5c>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d118      	bne.n	80015c0 <HAL_PCD_MspInit+0x54>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800158e:	2001      	movs	r0, #1
 8001590:	f7ff ff53 	bl	800143a <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001594:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001598:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159a:	2302      	movs	r3, #2
 800159c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80015a6:	230a      	movs	r3, #10
 80015a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015aa:	f107 030c 	add.w	r3, r7, #12
 80015ae:	4619      	mov	r1, r3
 80015b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015b4:	f000 fd82 	bl	80020bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80015b8:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80015bc:	f7ff ff56 	bl	800146c <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80015c0:	bf00      	nop
 80015c2:	3720      	adds	r7, #32
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40006800 	.word	0x40006800

080015cc <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai1_a;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b088      	sub	sp, #32
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a3c      	ldr	r2, [pc, #240]	; (80016cc <HAL_SAI_MspInit+0x100>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d172      	bne.n	80016c4 <HAL_SAI_MspInit+0xf8>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 80015de:	4b3c      	ldr	r3, [pc, #240]	; (80016d0 <HAL_SAI_MspInit+0x104>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d103      	bne.n	80015ee <HAL_SAI_MspInit+0x22>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80015e6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80015ea:	f7ff ff58 	bl	800149e <LL_APB2_GRP1_EnableClock>
    }
    SAI1_client ++;
 80015ee:	4b38      	ldr	r3, [pc, #224]	; (80016d0 <HAL_SAI_MspInit+0x104>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	3301      	adds	r3, #1
 80015f4:	4a36      	ldr	r2, [pc, #216]	; (80016d0 <HAL_SAI_MspInit+0x104>)
 80015f6:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration
    PB9     ------> SAI1_FS_A
    PC3     ------> SAI1_SD_A
    PA8     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015fc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015fe:	2302      	movs	r3, #2
 8001600:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001606:	2300      	movs	r3, #0
 8001608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800160a:	230d      	movs	r3, #13
 800160c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800160e:	f107 030c 	add.w	r3, r7, #12
 8001612:	4619      	mov	r1, r3
 8001614:	482f      	ldr	r0, [pc, #188]	; (80016d4 <HAL_SAI_MspInit+0x108>)
 8001616:	f000 fd51 	bl	80020bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800161a:	2308      	movs	r3, #8
 800161c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161e:	2302      	movs	r3, #2
 8001620:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001626:	2300      	movs	r3, #0
 8001628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800162a:	230d      	movs	r3, #13
 800162c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800162e:	f107 030c 	add.w	r3, r7, #12
 8001632:	4619      	mov	r1, r3
 8001634:	4828      	ldr	r0, [pc, #160]	; (80016d8 <HAL_SAI_MspInit+0x10c>)
 8001636:	f000 fd41 	bl	80020bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800163a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800163e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001640:	2302      	movs	r3, #2
 8001642:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001648:	2300      	movs	r3, #0
 800164a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800164c:	230d      	movs	r3, #13
 800164e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001650:	f107 030c 	add.w	r3, r7, #12
 8001654:	4619      	mov	r1, r3
 8001656:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800165a:	f000 fd2f 	bl	80020bc <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Channel1;
 800165e:	4b1f      	ldr	r3, [pc, #124]	; (80016dc <HAL_SAI_MspInit+0x110>)
 8001660:	4a1f      	ldr	r2, [pc, #124]	; (80016e0 <HAL_SAI_MspInit+0x114>)
 8001662:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8001664:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <HAL_SAI_MspInit+0x110>)
 8001666:	2212      	movs	r2, #18
 8001668:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800166a:	4b1c      	ldr	r3, [pc, #112]	; (80016dc <HAL_SAI_MspInit+0x110>)
 800166c:	2210      	movs	r2, #16
 800166e:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001670:	4b1a      	ldr	r3, [pc, #104]	; (80016dc <HAL_SAI_MspInit+0x110>)
 8001672:	2200      	movs	r2, #0
 8001674:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8001676:	4b19      	ldr	r3, [pc, #100]	; (80016dc <HAL_SAI_MspInit+0x110>)
 8001678:	2280      	movs	r2, #128	; 0x80
 800167a:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800167c:	4b17      	ldr	r3, [pc, #92]	; (80016dc <HAL_SAI_MspInit+0x110>)
 800167e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001682:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001684:	4b15      	ldr	r3, [pc, #84]	; (80016dc <HAL_SAI_MspInit+0x110>)
 8001686:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800168a:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_NORMAL;
 800168c:	4b13      	ldr	r3, [pc, #76]	; (80016dc <HAL_SAI_MspInit+0x110>)
 800168e:	2200      	movs	r2, #0
 8001690:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_LOW;
 8001692:	4b12      	ldr	r3, [pc, #72]	; (80016dc <HAL_SAI_MspInit+0x110>)
 8001694:	2200      	movs	r2, #0
 8001696:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001698:	4810      	ldr	r0, [pc, #64]	; (80016dc <HAL_SAI_MspInit+0x110>)
 800169a:	f000 fa9b 	bl	8001bd4 <HAL_DMA_Init>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <HAL_SAI_MspInit+0xdc>
    {
      Error_Handler();
 80016a4:	f7ff fec4 	bl	8001430 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	4a0c      	ldr	r2, [pc, #48]	; (80016dc <HAL_SAI_MspInit+0x110>)
 80016ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 80016b0:	4a0a      	ldr	r2, [pc, #40]	; (80016dc <HAL_SAI_MspInit+0x110>)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6293      	str	r3, [r2, #40]	; 0x28

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a08      	ldr	r2, [pc, #32]	; (80016dc <HAL_SAI_MspInit+0x110>)
 80016ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80016be:	4a07      	ldr	r2, [pc, #28]	; (80016dc <HAL_SAI_MspInit+0x110>)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6293      	str	r3, [r2, #40]	; 0x28

    }
}
 80016c4:	bf00      	nop
 80016c6:	3720      	adds	r7, #32
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40015404 	.word	0x40015404
 80016d0:	2000002c 	.word	0x2000002c
 80016d4:	48000400 	.word	0x48000400
 80016d8:	48000800 	.word	0x48000800
 80016dc:	20000030 	.word	0x20000030
 80016e0:	40020008 	.word	0x40020008

080016e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016e8:	e7fe      	b.n	80016e8 <NMI_Handler+0x4>

080016ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016ea:	b480      	push	{r7}
 80016ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ee:	e7fe      	b.n	80016ee <HardFault_Handler+0x4>

080016f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016f4:	e7fe      	b.n	80016f4 <MemManage_Handler+0x4>

080016f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016f6:	b480      	push	{r7}
 80016f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016fa:	e7fe      	b.n	80016fa <BusFault_Handler+0x4>

080016fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001700:	e7fe      	b.n	8001700 <UsageFault_Handler+0x4>

08001702 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001702:	b480      	push	{r7}
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800171e:	b480      	push	{r7}
 8001720:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001730:	f000 f8f0 	bl	8001914 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001734:	bf00      	nop
 8001736:	bd80      	pop	{r7, pc}

08001738 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 800173c:	4802      	ldr	r0, [pc, #8]	; (8001748 <DMA1_Channel1_IRQHandler+0x10>)
 800173e:	f000 fb6c 	bl	8001e1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20000030 	.word	0x20000030

0800174c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8001750:	4b24      	ldr	r3, [pc, #144]	; (80017e4 <SystemInit+0x98>)
 8001752:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001756:	4a23      	ldr	r2, [pc, #140]	; (80017e4 <SystemInit+0x98>)
 8001758:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800175c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001760:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800176a:	f043 0301 	orr.w	r3, r3, #1
 800176e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001770:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001774:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001778:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800177a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001784:	4b18      	ldr	r3, [pc, #96]	; (80017e8 <SystemInit+0x9c>)
 8001786:	4013      	ands	r3, r2
 8001788:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800178a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800178e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001792:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001796:	f023 0305 	bic.w	r3, r3, #5
 800179a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800179e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80017a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017aa:	f023 0301 	bic.w	r3, r3, #1
 80017ae:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80017b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017b6:	4a0d      	ldr	r2, [pc, #52]	; (80017ec <SystemInit+0xa0>)
 80017b8:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80017ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017be:	4a0b      	ldr	r2, [pc, #44]	; (80017ec <SystemInit+0xa0>)
 80017c0:	611a      	str	r2, [r3, #16]
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80017c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017d0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80017d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017d6:	2200      	movs	r2, #0
 80017d8:	619a      	str	r2, [r3, #24]
}
 80017da:	bf00      	nop
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	e000ed00 	.word	0xe000ed00
 80017e8:	faf6fefb 	.word	0xfaf6fefb
 80017ec:	22041000 	.word	0x22041000

080017f0 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80017f0:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017f2:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017f4:	3304      	adds	r3, #4

080017f6 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017f6:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017f8:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80017fa:	d3f9      	bcc.n	80017f0 <CopyDataInit>
  bx lr
 80017fc:	4770      	bx	lr

080017fe <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80017fe:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001800:	3004      	adds	r0, #4

08001802 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001802:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001804:	d3fb      	bcc.n	80017fe <FillZerobss>
  bx lr
 8001806:	4770      	bx	lr

08001808 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001808:	480c      	ldr	r0, [pc, #48]	; (800183c <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 800180a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800180c:	f7ff ff9e 	bl	800174c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001810:	480b      	ldr	r0, [pc, #44]	; (8001840 <LoopForever+0x8>)
 8001812:	490c      	ldr	r1, [pc, #48]	; (8001844 <LoopForever+0xc>)
 8001814:	4a0c      	ldr	r2, [pc, #48]	; (8001848 <LoopForever+0x10>)
 8001816:	2300      	movs	r3, #0
 8001818:	f7ff ffed 	bl	80017f6 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800181c:	480b      	ldr	r0, [pc, #44]	; (800184c <LoopForever+0x14>)
 800181e:	490c      	ldr	r1, [pc, #48]	; (8001850 <LoopForever+0x18>)
 8001820:	2300      	movs	r3, #0
 8001822:	f7ff ffee 	bl	8001802 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001826:	480b      	ldr	r0, [pc, #44]	; (8001854 <LoopForever+0x1c>)
 8001828:	490b      	ldr	r1, [pc, #44]	; (8001858 <LoopForever+0x20>)
 800182a:	2300      	movs	r3, #0
 800182c:	f7ff ffe9 	bl	8001802 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001830:	f004 fe9a 	bl	8006568 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8001834:	f7ff fae8 	bl	8000e08 <main>

08001838 <LoopForever>:

LoopForever:
  b LoopForever
 8001838:	e7fe      	b.n	8001838 <LoopForever>
 800183a:	0000      	.short	0x0000
  ldr   r0, =_estack
 800183c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001840:	20000004 	.word	0x20000004
 8001844:	20000010 	.word	0x20000010
 8001848:	080079c8 	.word	0x080079c8
  INIT_BSS _sbss, _ebss
 800184c:	20000010 	.word	0x20000010
 8001850:	200004b0 	.word	0x200004b0
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001854:	20030000 	.word	0x20030000
 8001858:	20030000 	.word	0x20030000

0800185c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800185c:	e7fe      	b.n	800185c <ADC1_IRQHandler>
	...

08001860 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001866:	2300      	movs	r3, #0
 8001868:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800186a:	4b0c      	ldr	r3, [pc, #48]	; (800189c <HAL_Init+0x3c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a0b      	ldr	r2, [pc, #44]	; (800189c <HAL_Init+0x3c>)
 8001870:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001874:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001876:	2003      	movs	r0, #3
 8001878:	f000 f96c 	bl	8001b54 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800187c:	2000      	movs	r0, #0
 800187e:	f000 f80f 	bl	80018a0 <HAL_InitTick>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d002      	beq.n	800188e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	71fb      	strb	r3, [r7, #7]
 800188c:	e001      	b.n	8001892 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800188e:	f7ff fe1f 	bl	80014d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001892:	79fb      	ldrb	r3, [r7, #7]
}
 8001894:	4618      	mov	r0, r3
 8001896:	3708      	adds	r7, #8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	58004000 	.word	0x58004000

080018a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018a8:	2300      	movs	r3, #0
 80018aa:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80018ac:	4b17      	ldr	r3, [pc, #92]	; (800190c <HAL_InitTick+0x6c>)
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d024      	beq.n	80018fe <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U / (uint32_t)uwTickFreq)) == 0U)
 80018b4:	f001 ff66 	bl	8003784 <HAL_RCC_GetHCLKFreq>
 80018b8:	4602      	mov	r2, r0
 80018ba:	4b14      	ldr	r3, [pc, #80]	; (800190c <HAL_InitTick+0x6c>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	4619      	mov	r1, r3
 80018c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018c4:	fbb3 f3f1 	udiv	r3, r3, r1
 80018c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80018cc:	4618      	mov	r0, r3
 80018ce:	f000 f974 	bl	8001bba <HAL_SYSTICK_Config>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d10f      	bne.n	80018f8 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2b0f      	cmp	r3, #15
 80018dc:	d809      	bhi.n	80018f2 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018de:	2200      	movs	r2, #0
 80018e0:	6879      	ldr	r1, [r7, #4]
 80018e2:	f04f 30ff 	mov.w	r0, #4294967295
 80018e6:	f000 f940 	bl	8001b6a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018ea:	4a09      	ldr	r2, [pc, #36]	; (8001910 <HAL_InitTick+0x70>)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6013      	str	r3, [r2, #0]
 80018f0:	e007      	b.n	8001902 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	73fb      	strb	r3, [r7, #15]
 80018f6:	e004      	b.n	8001902 <HAL_InitTick+0x62>
      }
    }
    else
    {  
      status = HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	73fb      	strb	r3, [r7, #15]
 80018fc:	e001      	b.n	8001902 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001902:	7bfb      	ldrb	r3, [r7, #15]
}
 8001904:	4618      	mov	r0, r3
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	2000000c 	.word	0x2000000c
 8001910:	20000008 	.word	0x20000008

08001914 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001918:	4b06      	ldr	r3, [pc, #24]	; (8001934 <HAL_IncTick+0x20>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	461a      	mov	r2, r3
 800191e:	4b06      	ldr	r3, [pc, #24]	; (8001938 <HAL_IncTick+0x24>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4413      	add	r3, r2
 8001924:	4a04      	ldr	r2, [pc, #16]	; (8001938 <HAL_IncTick+0x24>)
 8001926:	6013      	str	r3, [r2, #0]
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	2000000c 	.word	0x2000000c
 8001938:	200004ac 	.word	0x200004ac

0800193c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  return uwTick;
 8001940:	4b03      	ldr	r3, [pc, #12]	; (8001950 <HAL_GetTick+0x14>)
 8001942:	681b      	ldr	r3, [r3, #0]
}
 8001944:	4618      	mov	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	200004ac 	.word	0x200004ac

08001954 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001958:	4b03      	ldr	r3, [pc, #12]	; (8001968 <HAL_GetTickPrio+0x14>)
 800195a:	681b      	ldr	r3, [r3, #0]
}
 800195c:	4618      	mov	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	20000008 	.word	0x20000008

0800196c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
  __weak void HAL_Delay(uint32_t Delay)
  {
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
    uint32_t tickstart = HAL_GetTick();
 8001974:	f7ff ffe2 	bl	800193c <HAL_GetTick>
 8001978:	60b8      	str	r0, [r7, #8]
    uint32_t wait = Delay;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	60fb      	str	r3, [r7, #12]
  
    /* Add a freq to guarantee minimum wait */
    if (wait < HAL_MAX_DELAY)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001984:	d005      	beq.n	8001992 <HAL_Delay+0x26>
    {
      wait += (uint32_t)(uwTickFreq);
 8001986:	4b0a      	ldr	r3, [pc, #40]	; (80019b0 <HAL_Delay+0x44>)
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	461a      	mov	r2, r3
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	4413      	add	r3, r2
 8001990:	60fb      	str	r3, [r7, #12]
    }
  
    while ((HAL_GetTick() - tickstart) < wait)
 8001992:	bf00      	nop
 8001994:	f7ff ffd2 	bl	800193c <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	68fa      	ldr	r2, [r7, #12]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d8f7      	bhi.n	8001994 <HAL_Delay+0x28>
    {
    }
  }
 80019a4:	bf00      	nop
 80019a6:	bf00      	nop
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	2000000c 	.word	0x2000000c

080019b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019c4:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019d0:	4013      	ands	r3, r2
 80019d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019e6:	4a04      	ldr	r2, [pc, #16]	; (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	60d3      	str	r3, [r2, #12]
}
 80019ec:	bf00      	nop
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	e000ed00 	.word	0xe000ed00

080019fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a00:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <__NVIC_GetPriorityGrouping+0x18>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	0a1b      	lsrs	r3, r3, #8
 8001a06:	f003 0307 	and.w	r3, r3, #7
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	db0b      	blt.n	8001a42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a2a:	79fb      	ldrb	r3, [r7, #7]
 8001a2c:	f003 021f 	and.w	r2, r3, #31
 8001a30:	4907      	ldr	r1, [pc, #28]	; (8001a50 <__NVIC_EnableIRQ+0x38>)
 8001a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a36:	095b      	lsrs	r3, r3, #5
 8001a38:	2001      	movs	r0, #1
 8001a3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	e000e100 	.word	0xe000e100

08001a54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	6039      	str	r1, [r7, #0]
 8001a5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	db0a      	blt.n	8001a7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	b2da      	uxtb	r2, r3
 8001a6c:	490c      	ldr	r1, [pc, #48]	; (8001aa0 <__NVIC_SetPriority+0x4c>)
 8001a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a72:	0112      	lsls	r2, r2, #4
 8001a74:	b2d2      	uxtb	r2, r2
 8001a76:	440b      	add	r3, r1
 8001a78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a7c:	e00a      	b.n	8001a94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	b2da      	uxtb	r2, r3
 8001a82:	4908      	ldr	r1, [pc, #32]	; (8001aa4 <__NVIC_SetPriority+0x50>)
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	f003 030f 	and.w	r3, r3, #15
 8001a8a:	3b04      	subs	r3, #4
 8001a8c:	0112      	lsls	r2, r2, #4
 8001a8e:	b2d2      	uxtb	r2, r2
 8001a90:	440b      	add	r3, r1
 8001a92:	761a      	strb	r2, [r3, #24]
}
 8001a94:	bf00      	nop
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	e000e100 	.word	0xe000e100
 8001aa4:	e000ed00 	.word	0xe000ed00

08001aa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b089      	sub	sp, #36	; 0x24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	f003 0307 	and.w	r3, r3, #7
 8001aba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	f1c3 0307 	rsb	r3, r3, #7
 8001ac2:	2b04      	cmp	r3, #4
 8001ac4:	bf28      	it	cs
 8001ac6:	2304      	movcs	r3, #4
 8001ac8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	3304      	adds	r3, #4
 8001ace:	2b06      	cmp	r3, #6
 8001ad0:	d902      	bls.n	8001ad8 <NVIC_EncodePriority+0x30>
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3b03      	subs	r3, #3
 8001ad6:	e000      	b.n	8001ada <NVIC_EncodePriority+0x32>
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001adc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae6:	43da      	mvns	r2, r3
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	401a      	ands	r2, r3
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af0:	f04f 31ff 	mov.w	r1, #4294967295
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	fa01 f303 	lsl.w	r3, r1, r3
 8001afa:	43d9      	mvns	r1, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b00:	4313      	orrs	r3, r2
         );
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3724      	adds	r7, #36	; 0x24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
	...

08001b10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b20:	d301      	bcc.n	8001b26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b22:	2301      	movs	r3, #1
 8001b24:	e00f      	b.n	8001b46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b26:	4a0a      	ldr	r2, [pc, #40]	; (8001b50 <SysTick_Config+0x40>)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b2e:	210f      	movs	r1, #15
 8001b30:	f04f 30ff 	mov.w	r0, #4294967295
 8001b34:	f7ff ff8e 	bl	8001a54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b38:	4b05      	ldr	r3, [pc, #20]	; (8001b50 <SysTick_Config+0x40>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b3e:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <SysTick_Config+0x40>)
 8001b40:	2207      	movs	r2, #7
 8001b42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	e000e010 	.word	0xe000e010

08001b54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff ff29 	bl	80019b4 <__NVIC_SetPriorityGrouping>
}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b086      	sub	sp, #24
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	4603      	mov	r3, r0
 8001b72:	60b9      	str	r1, [r7, #8]
 8001b74:	607a      	str	r2, [r7, #4]
 8001b76:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b78:	f7ff ff40 	bl	80019fc <__NVIC_GetPriorityGrouping>
 8001b7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	68b9      	ldr	r1, [r7, #8]
 8001b82:	6978      	ldr	r0, [r7, #20]
 8001b84:	f7ff ff90 	bl	8001aa8 <NVIC_EncodePriority>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b8e:	4611      	mov	r1, r2
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff ff5f 	bl	8001a54 <__NVIC_SetPriority>
}
 8001b96:	bf00      	nop
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b082      	sub	sp, #8
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff ff33 	bl	8001a18 <__NVIC_EnableIRQ>
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	b082      	sub	sp, #8
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f7ff ffa4 	bl	8001b10 <SysTick_Config>
 8001bc8:	4603      	mov	r3, r0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
	...

08001bd4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d101      	bne.n	8001be6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e08e      	b.n	8001d04 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	4b47      	ldr	r3, [pc, #284]	; (8001d0c <HAL_DMA_Init+0x138>)
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d80f      	bhi.n	8001c12 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	4b45      	ldr	r3, [pc, #276]	; (8001d10 <HAL_DMA_Init+0x13c>)
 8001bfa:	4413      	add	r3, r2
 8001bfc:	4a45      	ldr	r2, [pc, #276]	; (8001d14 <HAL_DMA_Init+0x140>)
 8001bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8001c02:	091b      	lsrs	r3, r3, #4
 8001c04:	009a      	lsls	r2, r3, #2
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4a42      	ldr	r2, [pc, #264]	; (8001d18 <HAL_DMA_Init+0x144>)
 8001c0e:	641a      	str	r2, [r3, #64]	; 0x40
 8001c10:	e00e      	b.n	8001c30 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	461a      	mov	r2, r3
 8001c18:	4b40      	ldr	r3, [pc, #256]	; (8001d1c <HAL_DMA_Init+0x148>)
 8001c1a:	4413      	add	r3, r2
 8001c1c:	4a3d      	ldr	r2, [pc, #244]	; (8001d14 <HAL_DMA_Init+0x140>)
 8001c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c22:	091b      	lsrs	r3, r3, #4
 8001c24:	009a      	lsls	r2, r3, #2
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a3c      	ldr	r2, [pc, #240]	; (8001d20 <HAL_DMA_Init+0x14c>)
 8001c2e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2202      	movs	r2, #2
 8001c34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001c46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c4a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001c54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6a1b      	ldr	r3, [r3, #32]
 8001c72:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c74:	68fa      	ldr	r2, [r7, #12]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 f9b6 	bl	8001ff4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001c90:	d102      	bne.n	8001c98 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ca0:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001ca4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001cae:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d010      	beq.n	8001cda <HAL_DMA_Init+0x106>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	2b04      	cmp	r3, #4
 8001cbe:	d80c      	bhi.n	8001cda <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f000 f9d5 	bl	8002070 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cca:	2200      	movs	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001cd6:	605a      	str	r2, [r3, #4]
 8001cd8:	e008      	b.n	8001cec <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3710      	adds	r7, #16
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40020407 	.word	0x40020407
 8001d10:	bffdfff8 	.word	0xbffdfff8
 8001d14:	cccccccd 	.word	0xcccccccd
 8001d18:	40020000 	.word	0x40020000
 8001d1c:	bffdfbf8 	.word	0xbffdfbf8
 8001d20:	40020400 	.word	0x40020400

08001d24 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
 8001d30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d32:	2300      	movs	r3, #0
 8001d34:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d101      	bne.n	8001d44 <HAL_DMA_Start_IT+0x20>
 8001d40:	2302      	movs	r3, #2
 8001d42:	e066      	b.n	8001e12 <HAL_DMA_Start_IT+0xee>
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d155      	bne.n	8001e04 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2202      	movs	r2, #2
 8001d5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2200      	movs	r2, #0
 8001d64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f022 0201 	bic.w	r2, r2, #1
 8001d74:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	68b9      	ldr	r1, [r7, #8]
 8001d7c:	68f8      	ldr	r0, [r7, #12]
 8001d7e:	f000 f8fb 	bl	8001f78 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d008      	beq.n	8001d9c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f042 020e 	orr.w	r2, r2, #14
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	e00f      	b.n	8001dbc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 0204 	bic.w	r2, r2, #4
 8001daa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f042 020a 	orr.w	r2, r2, #10
 8001dba:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d007      	beq.n	8001dda <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001dd4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001dd8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d007      	beq.n	8001df2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001df0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f042 0201 	orr.w	r2, r2, #1
 8001e00:	601a      	str	r2, [r3, #0]
 8001e02:	e005      	b.n	8001e10 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001e10:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3718      	adds	r7, #24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b084      	sub	sp, #16
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	f003 031c 	and.w	r3, r3, #28
 8001e3a:	2204      	movs	r2, #4
 8001e3c:	409a      	lsls	r2, r3
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	4013      	ands	r3, r2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d026      	beq.n	8001e94 <HAL_DMA_IRQHandler+0x7a>
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	f003 0304 	and.w	r3, r3, #4
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d021      	beq.n	8001e94 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0320 	and.w	r3, r3, #32
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d107      	bne.n	8001e6e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f022 0204 	bic.w	r2, r2, #4
 8001e6c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e72:	f003 021c 	and.w	r2, r3, #28
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7a:	2104      	movs	r1, #4
 8001e7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e80:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d071      	beq.n	8001f6e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001e92:	e06c      	b.n	8001f6e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e98:	f003 031c 	and.w	r3, r3, #28
 8001e9c:	2202      	movs	r2, #2
 8001e9e:	409a      	lsls	r2, r3
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d02e      	beq.n	8001f06 <HAL_DMA_IRQHandler+0xec>
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d029      	beq.n	8001f06 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0320 	and.w	r3, r3, #32
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d10b      	bne.n	8001ed8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f022 020a 	bic.w	r2, r2, #10
 8001ece:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001edc:	f003 021c 	and.w	r2, r3, #28
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee4:	2102      	movs	r1, #2
 8001ee6:	fa01 f202 	lsl.w	r2, r1, r2
 8001eea:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d038      	beq.n	8001f6e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001f04:	e033      	b.n	8001f6e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0a:	f003 031c 	and.w	r3, r3, #28
 8001f0e:	2208      	movs	r2, #8
 8001f10:	409a      	lsls	r2, r3
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	4013      	ands	r3, r2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d02a      	beq.n	8001f70 <HAL_DMA_IRQHandler+0x156>
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	f003 0308 	and.w	r3, r3, #8
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d025      	beq.n	8001f70 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f022 020e 	bic.w	r2, r2, #14
 8001f32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f38:	f003 021c 	and.w	r2, r3, #28
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f40:	2101      	movs	r1, #1
 8001f42:	fa01 f202 	lsl.w	r2, r1, r2
 8001f46:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2201      	movs	r2, #1
 8001f52:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d004      	beq.n	8001f70 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001f6e:	bf00      	nop
 8001f70:	bf00      	nop
}
 8001f72:	3710      	adds	r7, #16
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
 8001f84:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001f8e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d004      	beq.n	8001fa2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001fa0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa6:	f003 021c 	and.w	r2, r3, #28
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fae:	2101      	movs	r1, #1
 8001fb0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fb4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	683a      	ldr	r2, [r7, #0]
 8001fbc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	2b10      	cmp	r3, #16
 8001fc4:	d108      	bne.n	8001fd8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	68ba      	ldr	r2, [r7, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001fd6:	e007      	b.n	8001fe8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	68ba      	ldr	r2, [r7, #8]
 8001fde:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	60da      	str	r2, [r3, #12]
}
 8001fe8:	bf00      	nop
 8001fea:	3714      	adds	r7, #20
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	461a      	mov	r2, r3
 8002002:	4b17      	ldr	r3, [pc, #92]	; (8002060 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002004:	429a      	cmp	r2, r3
 8002006:	d80a      	bhi.n	800201e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200c:	089b      	lsrs	r3, r3, #2
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002014:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	6493      	str	r3, [r2, #72]	; 0x48
 800201c:	e007      	b.n	800202e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002022:	089b      	lsrs	r3, r3, #2
 8002024:	009a      	lsls	r2, r3, #2
 8002026:	4b0f      	ldr	r3, [pc, #60]	; (8002064 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002028:	4413      	add	r3, r2
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	6493      	str	r3, [r2, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	b2db      	uxtb	r3, r3
 8002034:	3b08      	subs	r3, #8
 8002036:	4a0c      	ldr	r2, [pc, #48]	; (8002068 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002038:	fba2 2303 	umull	r2, r3, r2, r3
 800203c:	091b      	lsrs	r3, r3, #4
 800203e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4a0a      	ldr	r2, [pc, #40]	; (800206c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002044:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f003 031f 	and.w	r3, r3, #31
 800204c:	2201      	movs	r2, #1
 800204e:	409a      	lsls	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002054:	bf00      	nop
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	40020407 	.word	0x40020407
 8002064:	4002081c 	.word	0x4002081c
 8002068:	cccccccd 	.word	0xcccccccd
 800206c:	40020880 	.word	0x40020880

08002070 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002070:	b480      	push	{r7}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002080:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	4b0b      	ldr	r3, [pc, #44]	; (80020b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002086:	4413      	add	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	461a      	mov	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4a09      	ldr	r2, [pc, #36]	; (80020b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8002094:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	3b01      	subs	r3, #1
 800209a:	f003 0303 	and.w	r3, r3, #3
 800209e:	2201      	movs	r2, #1
 80020a0:	409a      	lsls	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80020a6:	bf00      	nop
 80020a8:	3714      	adds	r7, #20
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	1000823f 	.word	0x1000823f
 80020b8:	40020940 	.word	0x40020940

080020bc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020bc:	b480      	push	{r7}
 80020be:	b087      	sub	sp, #28
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020c6:	2300      	movs	r3, #0
 80020c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020ca:	e14c      	b.n	8002366 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	2101      	movs	r1, #1
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	fa01 f303 	lsl.w	r3, r1, r3
 80020d8:	4013      	ands	r3, r2
 80020da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f000 813e 	beq.w	8002360 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f003 0303 	and.w	r3, r3, #3
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d005      	beq.n	80020fc <HAL_GPIO_Init+0x40>
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f003 0303 	and.w	r3, r3, #3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d130      	bne.n	800215e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	2203      	movs	r2, #3
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	4013      	ands	r3, r2
 8002112:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	68da      	ldr	r2, [r3, #12]
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	4313      	orrs	r3, r2
 8002124:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002132:	2201      	movs	r2, #1
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	fa02 f303 	lsl.w	r3, r2, r3
 800213a:	43db      	mvns	r3, r3
 800213c:	693a      	ldr	r2, [r7, #16]
 800213e:	4013      	ands	r3, r2
 8002140:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	091b      	lsrs	r3, r3, #4
 8002148:	f003 0201 	and.w	r2, r3, #1
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	fa02 f303 	lsl.w	r3, r2, r3
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	4313      	orrs	r3, r2
 8002156:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f003 0303 	and.w	r3, r3, #3
 8002166:	2b03      	cmp	r3, #3
 8002168:	d017      	beq.n	800219a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	2203      	movs	r2, #3
 8002176:	fa02 f303 	lsl.w	r3, r2, r3
 800217a:	43db      	mvns	r3, r3
 800217c:	693a      	ldr	r2, [r7, #16]
 800217e:	4013      	ands	r3, r2
 8002180:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	689a      	ldr	r2, [r3, #8]
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	005b      	lsls	r3, r3, #1
 800218a:	fa02 f303 	lsl.w	r3, r2, r3
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	4313      	orrs	r3, r2
 8002192:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f003 0303 	and.w	r3, r3, #3
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d123      	bne.n	80021ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	08da      	lsrs	r2, r3, #3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	3208      	adds	r2, #8
 80021ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	220f      	movs	r2, #15
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	43db      	mvns	r3, r3
 80021c4:	693a      	ldr	r2, [r7, #16]
 80021c6:	4013      	ands	r3, r2
 80021c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	691a      	ldr	r2, [r3, #16]
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	f003 0307 	and.w	r3, r3, #7
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	fa02 f303 	lsl.w	r3, r2, r3
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	4313      	orrs	r3, r2
 80021de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	08da      	lsrs	r2, r3, #3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3208      	adds	r2, #8
 80021e8:	6939      	ldr	r1, [r7, #16]
 80021ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	2203      	movs	r2, #3
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	43db      	mvns	r3, r3
 8002200:	693a      	ldr	r2, [r7, #16]
 8002202:	4013      	ands	r3, r2
 8002204:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f003 0203 	and.w	r2, r3, #3
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	005b      	lsls	r3, r3, #1
 8002212:	fa02 f303 	lsl.w	r3, r2, r3
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	4313      	orrs	r3, r2
 800221a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800222a:	2b00      	cmp	r3, #0
 800222c:	f000 8098 	beq.w	8002360 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002230:	4a54      	ldr	r2, [pc, #336]	; (8002384 <HAL_GPIO_Init+0x2c8>)
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	089b      	lsrs	r3, r3, #2
 8002236:	3302      	adds	r3, #2
 8002238:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800223c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	f003 0303 	and.w	r3, r3, #3
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	220f      	movs	r2, #15
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	43db      	mvns	r3, r3
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	4013      	ands	r3, r2
 8002252:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800225a:	d019      	beq.n	8002290 <HAL_GPIO_Init+0x1d4>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a4a      	ldr	r2, [pc, #296]	; (8002388 <HAL_GPIO_Init+0x2cc>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d013      	beq.n	800228c <HAL_GPIO_Init+0x1d0>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4a49      	ldr	r2, [pc, #292]	; (800238c <HAL_GPIO_Init+0x2d0>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d00d      	beq.n	8002288 <HAL_GPIO_Init+0x1cc>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4a48      	ldr	r2, [pc, #288]	; (8002390 <HAL_GPIO_Init+0x2d4>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d007      	beq.n	8002284 <HAL_GPIO_Init+0x1c8>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4a47      	ldr	r2, [pc, #284]	; (8002394 <HAL_GPIO_Init+0x2d8>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d101      	bne.n	8002280 <HAL_GPIO_Init+0x1c4>
 800227c:	2304      	movs	r3, #4
 800227e:	e008      	b.n	8002292 <HAL_GPIO_Init+0x1d6>
 8002280:	2307      	movs	r3, #7
 8002282:	e006      	b.n	8002292 <HAL_GPIO_Init+0x1d6>
 8002284:	2303      	movs	r3, #3
 8002286:	e004      	b.n	8002292 <HAL_GPIO_Init+0x1d6>
 8002288:	2302      	movs	r3, #2
 800228a:	e002      	b.n	8002292 <HAL_GPIO_Init+0x1d6>
 800228c:	2301      	movs	r3, #1
 800228e:	e000      	b.n	8002292 <HAL_GPIO_Init+0x1d6>
 8002290:	2300      	movs	r3, #0
 8002292:	697a      	ldr	r2, [r7, #20]
 8002294:	f002 0203 	and.w	r2, r2, #3
 8002298:	0092      	lsls	r2, r2, #2
 800229a:	4093      	lsls	r3, r2
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	4313      	orrs	r3, r2
 80022a0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022a2:	4938      	ldr	r1, [pc, #224]	; (8002384 <HAL_GPIO_Init+0x2c8>)
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	089b      	lsrs	r3, r3, #2
 80022a8:	3302      	adds	r3, #2
 80022aa:	693a      	ldr	r2, [r7, #16]
 80022ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022b0:	4b39      	ldr	r3, [pc, #228]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	43db      	mvns	r3, r3
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	4013      	ands	r3, r2
 80022be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d003      	beq.n	80022d4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80022d4:	4a30      	ldr	r2, [pc, #192]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80022da:	4b2f      	ldr	r3, [pc, #188]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	43db      	mvns	r3, r3
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	4013      	ands	r3, r2
 80022e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d003      	beq.n	80022fe <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022fe:	4a26      	ldr	r2, [pc, #152]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002304:	4b24      	ldr	r3, [pc, #144]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 8002306:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800230a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	43db      	mvns	r3, r3
 8002310:	693a      	ldr	r2, [r7, #16]
 8002312:	4013      	ands	r3, r2
 8002314:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d003      	beq.n	800232a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	4313      	orrs	r3, r2
 8002328:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800232a:	4a1b      	ldr	r2, [pc, #108]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8002332:	4b19      	ldr	r3, [pc, #100]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 8002334:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002338:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	43db      	mvns	r3, r3
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	4013      	ands	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d003      	beq.n	8002358 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002350:	693a      	ldr	r2, [r7, #16]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	4313      	orrs	r3, r2
 8002356:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002358:	4a0f      	ldr	r2, [pc, #60]	; (8002398 <HAL_GPIO_Init+0x2dc>)
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	3301      	adds	r3, #1
 8002364:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	fa22 f303 	lsr.w	r3, r2, r3
 8002370:	2b00      	cmp	r3, #0
 8002372:	f47f aeab 	bne.w	80020cc <HAL_GPIO_Init+0x10>
  }
}
 8002376:	bf00      	nop
 8002378:	bf00      	nop
 800237a:	371c      	adds	r7, #28
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr
 8002384:	40010000 	.word	0x40010000
 8002388:	48000400 	.word	0x48000400
 800238c:	48000800 	.word	0x48000800
 8002390:	48000c00 	.word	0x48000c00
 8002394:	48001000 	.word	0x48001000
 8002398:	58000800 	.word	0x58000800

0800239c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	460b      	mov	r3, r1
 80023a6:	807b      	strh	r3, [r7, #2]
 80023a8:	4613      	mov	r3, r2
 80023aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023ac:	787b      	ldrb	r3, [r7, #1]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023b2:	887a      	ldrh	r2, [r7, #2]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023b8:	e002      	b.n	80023c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023ba:	887a      	ldrh	r2, [r7, #2]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023c0:	bf00      	nop
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80023cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ce:	b08b      	sub	sp, #44	; 0x2c
 80023d0:	af06      	add	r7, sp, #24
 80023d2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d101      	bne.n	80023de <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e0d7      	b.n	800258e <HAL_PCD_Init+0x1c2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d106      	bne.n	80023f8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f7ff f8ba 	bl	800156c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2203      	movs	r2, #3
 80023fc:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4618      	mov	r0, r3
 8002406:	f004 f873 	bl	80064f0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800240a:	2300      	movs	r3, #0
 800240c:	73fb      	strb	r3, [r7, #15]
 800240e:	e04c      	b.n	80024aa <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002410:	7bfb      	ldrb	r3, [r7, #15]
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	1c5a      	adds	r2, r3, #1
 8002416:	4613      	mov	r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	4413      	add	r3, r2
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	440b      	add	r3, r1
 8002420:	3301      	adds	r3, #1
 8002422:	2201      	movs	r2, #1
 8002424:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002426:	7bfb      	ldrb	r3, [r7, #15]
 8002428:	6879      	ldr	r1, [r7, #4]
 800242a:	1c5a      	adds	r2, r3, #1
 800242c:	4613      	mov	r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	4413      	add	r3, r2
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	440b      	add	r3, r1
 8002436:	7bfa      	ldrb	r2, [r7, #15]
 8002438:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800243a:	7bfa      	ldrb	r2, [r7, #15]
 800243c:	7bfb      	ldrb	r3, [r7, #15]
 800243e:	b298      	uxth	r0, r3
 8002440:	6879      	ldr	r1, [r7, #4]
 8002442:	4613      	mov	r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	4413      	add	r3, r2
 8002448:	00db      	lsls	r3, r3, #3
 800244a:	440b      	add	r3, r1
 800244c:	3336      	adds	r3, #54	; 0x36
 800244e:	4602      	mov	r2, r0
 8002450:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002452:	7bfb      	ldrb	r3, [r7, #15]
 8002454:	6879      	ldr	r1, [r7, #4]
 8002456:	1c5a      	adds	r2, r3, #1
 8002458:	4613      	mov	r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	4413      	add	r3, r2
 800245e:	00db      	lsls	r3, r3, #3
 8002460:	440b      	add	r3, r1
 8002462:	3303      	adds	r3, #3
 8002464:	2200      	movs	r2, #0
 8002466:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002468:	7bfa      	ldrb	r2, [r7, #15]
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	4613      	mov	r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	4413      	add	r3, r2
 8002472:	00db      	lsls	r3, r3, #3
 8002474:	440b      	add	r3, r1
 8002476:	3338      	adds	r3, #56	; 0x38
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800247c:	7bfa      	ldrb	r2, [r7, #15]
 800247e:	6879      	ldr	r1, [r7, #4]
 8002480:	4613      	mov	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	4413      	add	r3, r2
 8002486:	00db      	lsls	r3, r3, #3
 8002488:	440b      	add	r3, r1
 800248a:	333c      	adds	r3, #60	; 0x3c
 800248c:	2200      	movs	r2, #0
 800248e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002490:	7bfa      	ldrb	r2, [r7, #15]
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	4613      	mov	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	4413      	add	r3, r2
 800249a:	00db      	lsls	r3, r3, #3
 800249c:	440b      	add	r3, r1
 800249e:	3340      	adds	r3, #64	; 0x40
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024a4:	7bfb      	ldrb	r3, [r7, #15]
 80024a6:	3301      	adds	r3, #1
 80024a8:	73fb      	strb	r3, [r7, #15]
 80024aa:	7bfa      	ldrb	r2, [r7, #15]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d3ad      	bcc.n	8002410 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024b4:	2300      	movs	r3, #0
 80024b6:	73fb      	strb	r3, [r7, #15]
 80024b8:	e044      	b.n	8002544 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80024ba:	7bfa      	ldrb	r2, [r7, #15]
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	4613      	mov	r3, r2
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	4413      	add	r3, r2
 80024c4:	00db      	lsls	r3, r3, #3
 80024c6:	440b      	add	r3, r1
 80024c8:	f203 1369 	addw	r3, r3, #361	; 0x169
 80024cc:	2200      	movs	r2, #0
 80024ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80024d0:	7bfa      	ldrb	r2, [r7, #15]
 80024d2:	6879      	ldr	r1, [r7, #4]
 80024d4:	4613      	mov	r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	4413      	add	r3, r2
 80024da:	00db      	lsls	r3, r3, #3
 80024dc:	440b      	add	r3, r1
 80024de:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80024e2:	7bfa      	ldrb	r2, [r7, #15]
 80024e4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80024e6:	7bfa      	ldrb	r2, [r7, #15]
 80024e8:	6879      	ldr	r1, [r7, #4]
 80024ea:	4613      	mov	r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4413      	add	r3, r2
 80024f0:	00db      	lsls	r3, r3, #3
 80024f2:	440b      	add	r3, r1
 80024f4:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80024f8:	2200      	movs	r2, #0
 80024fa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80024fc:	7bfa      	ldrb	r2, [r7, #15]
 80024fe:	6879      	ldr	r1, [r7, #4]
 8002500:	4613      	mov	r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4413      	add	r3, r2
 8002506:	00db      	lsls	r3, r3, #3
 8002508:	440b      	add	r3, r1
 800250a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002512:	7bfa      	ldrb	r2, [r7, #15]
 8002514:	6879      	ldr	r1, [r7, #4]
 8002516:	4613      	mov	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	00db      	lsls	r3, r3, #3
 800251e:	440b      	add	r3, r1
 8002520:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002528:	7bfa      	ldrb	r2, [r7, #15]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4413      	add	r3, r2
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	440b      	add	r3, r1
 8002536:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800253a:	2200      	movs	r2, #0
 800253c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800253e:	7bfb      	ldrb	r3, [r7, #15]
 8002540:	3301      	adds	r3, #1
 8002542:	73fb      	strb	r3, [r7, #15]
 8002544:	7bfa      	ldrb	r2, [r7, #15]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	429a      	cmp	r2, r3
 800254c:	d3b5      	bcc.n	80024ba <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	603b      	str	r3, [r7, #0]
 8002554:	687e      	ldr	r6, [r7, #4]
 8002556:	466d      	mov	r5, sp
 8002558:	f106 0410 	add.w	r4, r6, #16
 800255c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800255e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002560:	6823      	ldr	r3, [r4, #0]
 8002562:	602b      	str	r3, [r5, #0]
 8002564:	1d33      	adds	r3, r6, #4
 8002566:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002568:	6838      	ldr	r0, [r7, #0]
 800256a:	f003 ffdc 	bl	8006526 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2201      	movs	r2, #1
 800257a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d102      	bne.n	800258c <HAL_PCD_Init+0x1c0>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 f805 	bl	8002596 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3714      	adds	r7, #20
 8002592:	46bd      	mov	sp, r7
 8002594:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002596 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002596:	b480      	push	{r7}
 8002598:	b085      	sub	sp, #20
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2201      	movs	r2, #1
 80025a8:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	f043 0301 	orr.w	r3, r3, #1
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	f043 0302 	orr.w	r3, r3, #2
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3714      	adds	r7, #20
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
	...

080025ec <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025f0:	4b05      	ldr	r3, [pc, #20]	; (8002608 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a04      	ldr	r2, [pc, #16]	; (8002608 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80025f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025fa:	6013      	str	r3, [r2, #0]
}
 80025fc:	bf00      	nop
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	58000400 	.word	0x58000400

0800260c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002610:	4b04      	ldr	r3, [pc, #16]	; (8002624 <HAL_PWREx_GetVoltageRange+0x18>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8002618:	4618      	mov	r0, r3
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	58000400 	.word	0x58000400

08002628 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800262c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002636:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800263a:	d101      	bne.n	8002640 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800263c:	2301      	movs	r3, #1
 800263e:	e000      	b.n	8002642 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <LL_RCC_HSE_Enable>:
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002650:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800265a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800265e:	6013      	str	r3, [r2, #0]
}
 8002660:	bf00      	nop
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <LL_RCC_HSE_Disable>:
{
 800266a:	b480      	push	{r7}
 800266c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800266e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002678:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800267c:	6013      	str	r3, [r2, #0]
}
 800267e:	bf00      	nop
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <LL_RCC_HSE_IsReady>:
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800268c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002696:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800269a:	d101      	bne.n	80026a0 <LL_RCC_HSE_IsReady+0x18>
 800269c:	2301      	movs	r3, #1
 800269e:	e000      	b.n	80026a2 <LL_RCC_HSE_IsReady+0x1a>
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <LL_RCC_HSI_Enable>:
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80026b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80026ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026be:	6013      	str	r3, [r2, #0]
}
 80026c0:	bf00      	nop
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <LL_RCC_HSI_Disable>:
{
 80026ca:	b480      	push	{r7}
 80026cc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80026ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80026d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026dc:	6013      	str	r3, [r2, #0]
}
 80026de:	bf00      	nop
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <LL_RCC_HSI_IsReady>:
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80026ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026fa:	d101      	bne.n	8002700 <LL_RCC_HSI_IsReady+0x18>
 80026fc:	2301      	movs	r3, #1
 80026fe:	e000      	b.n	8002702 <LL_RCC_HSI_IsReady+0x1a>
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <LL_RCC_HSI_SetCalibTrimming>:
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002714:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	061b      	lsls	r3, r3, #24
 8002722:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002726:	4313      	orrs	r3, r2
 8002728:	604b      	str	r3, [r1, #4]
}
 800272a:	bf00      	nop
 800272c:	370c      	adds	r7, #12
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr

08002736 <LL_RCC_HSI48_Enable>:
{
 8002736:	b480      	push	{r7}
 8002738:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800273a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800273e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002742:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002746:	f043 0301 	orr.w	r3, r3, #1
 800274a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800274e:	bf00      	nop
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <LL_RCC_HSI48_Disable>:
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800275c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002760:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002764:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002768:	f023 0301 	bic.w	r3, r3, #1
 800276c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8002770:	bf00      	nop
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr

0800277a <LL_RCC_HSI48_IsReady>:
{
 800277a:	b480      	push	{r7}
 800277c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800277e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002782:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002786:	f003 0302 	and.w	r3, r3, #2
 800278a:	2b02      	cmp	r3, #2
 800278c:	d101      	bne.n	8002792 <LL_RCC_HSI48_IsReady+0x18>
 800278e:	2301      	movs	r3, #1
 8002790:	e000      	b.n	8002794 <LL_RCC_HSI48_IsReady+0x1a>
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr

0800279e <LL_RCC_LSE_Enable>:
{
 800279e:	b480      	push	{r7}
 80027a0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80027a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027aa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80027ae:	f043 0301 	orr.w	r3, r3, #1
 80027b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80027b6:	bf00      	nop
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr

080027c0 <LL_RCC_LSE_Disable>:
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80027c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80027d0:	f023 0301 	bic.w	r3, r3, #1
 80027d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80027d8:	bf00      	nop
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr

080027e2 <LL_RCC_LSE_EnableBypass>:
{
 80027e2:	b480      	push	{r7}
 80027e4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80027e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80027f2:	f043 0304 	orr.w	r3, r3, #4
 80027f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80027fa:	bf00      	nop
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <LL_RCC_LSE_DisableBypass>:
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002808:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800280c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002810:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002814:	f023 0304 	bic.w	r3, r3, #4
 8002818:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800281c:	bf00      	nop
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr

08002826 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8002826:	b480      	push	{r7}
 8002828:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800282a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800282e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b02      	cmp	r3, #2
 8002838:	d101      	bne.n	800283e <LL_RCC_LSE_IsReady+0x18>
 800283a:	2301      	movs	r3, #1
 800283c:	e000      	b.n	8002840 <LL_RCC_LSE_IsReady+0x1a>
 800283e:	2300      	movs	r3, #0
}
 8002840:	4618      	mov	r0, r3
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 800284a:	b480      	push	{r7}
 800284c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800284e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002852:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002856:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800285a:	f043 0301 	orr.w	r3, r3, #1
 800285e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002862:	bf00      	nop
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002870:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002874:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002878:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800287c:	f023 0301 	bic.w	r3, r3, #1
 8002880:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002884:	bf00      	nop
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr

0800288e <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 800288e:	b480      	push	{r7}
 8002890:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8002892:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002896:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d101      	bne.n	80028a6 <LL_RCC_LSI1_IsReady+0x18>
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <LL_RCC_LSI1_IsReady+0x1a>
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr

080028b2 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 80028b2:	b480      	push	{r7}
 80028b4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80028b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028be:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028c2:	f043 0304 	orr.w	r3, r3, #4
 80028c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80028ca:	bf00      	nop
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80028d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028e0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028e4:	f023 0304 	bic.w	r3, r3, #4
 80028e8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80028ec:	bf00      	nop
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 80028f6:	b480      	push	{r7}
 80028f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80028fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002902:	f003 0308 	and.w	r3, r3, #8
 8002906:	2b08      	cmp	r3, #8
 8002908:	d101      	bne.n	800290e <LL_RCC_LSI2_IsReady+0x18>
 800290a:	2301      	movs	r3, #1
 800290c:	e000      	b.n	8002910 <LL_RCC_LSI2_IsReady+0x1a>
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr

0800291a <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 800291a:	b480      	push	{r7}
 800291c:	b083      	sub	sp, #12
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8002922:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002926:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800292a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	021b      	lsls	r3, r3, #8
 8002932:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002936:	4313      	orrs	r3, r2
 8002938:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800294c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002956:	f043 0301 	orr.w	r3, r3, #1
 800295a:	6013      	str	r3, [r2, #0]
}
 800295c:	bf00      	nop
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr

08002966 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8002966:	b480      	push	{r7}
 8002968:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800296a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002974:	f023 0301 	bic.w	r3, r3, #1
 8002978:	6013      	str	r3, [r2, #0]
}
 800297a:	bf00      	nop
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002988:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b02      	cmp	r3, #2
 8002994:	d101      	bne.n	800299a <LL_RCC_MSI_IsReady+0x16>
 8002996:	2301      	movs	r3, #1
 8002998:	e000      	b.n	800299c <LL_RCC_MSI_IsReady+0x18>
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr

080029a6 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b083      	sub	sp, #12
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80029ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029b8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4313      	orrs	r3, r2
 80029c0:	600b      	str	r3, [r1, #0]
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr

080029ce <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 80029ce:	b480      	push	{r7}
 80029d0:	b083      	sub	sp, #12
 80029d2:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80029d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029de:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2bb0      	cmp	r3, #176	; 0xb0
 80029e4:	d901      	bls.n	80029ea <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 80029e6:	23b0      	movs	r3, #176	; 0xb0
 80029e8:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 80029ea:	687b      	ldr	r3, [r7, #4]
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002a00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	021b      	lsls	r3, r3, #8
 8002a0e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a12:	4313      	orrs	r3, r2
 8002a14:	604b      	str	r3, [r1, #4]
}
 8002a16:	bf00      	nop
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002a2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f023 0203 	bic.w	r2, r3, #3
 8002a34:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	608b      	str	r3, [r1, #8]
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr

08002a4a <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002a4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f003 030c 	and.w	r3, r3, #12
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr

08002a62 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002a62:	b480      	push	{r7}
 8002a64:	b083      	sub	sp, #12
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002a6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a74:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	608b      	str	r3, [r1, #8]
}
 8002a7e:	bf00      	nop
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr

08002a8a <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	b083      	sub	sp, #12
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002a92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a96:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002a9a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a9e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002aaa:	bf00      	nop
 8002aac:	370c      	adds	r7, #12
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr

08002ab6 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	b083      	sub	sp, #12
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002abe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ac2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002ac6:	f023 020f 	bic.w	r2, r3, #15
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	091b      	lsrs	r3, r3, #4
 8002ace:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002ad8:	bf00      	nop
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002aec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002af6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	608b      	str	r3, [r1, #8]
}
 8002b00:	bf00      	nop
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002b14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b1e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	608b      	str	r3, [r1, #8]
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002b38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002b50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b54:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002b58:	011b      	lsls	r3, r3, #4
 8002b5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002b6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002b84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002b9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ba6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002baa:	6013      	str	r3, [r2, #0]
}
 8002bac:	bf00      	nop
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr

08002bb6 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002bb6:	b480      	push	{r7}
 8002bb8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002bba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002bc4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bc8:	6013      	str	r3, [r2, #0]
}
 8002bca:	bf00      	nop
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr

08002bd4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002bd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002be6:	d101      	bne.n	8002bec <LL_RCC_PLL_IsReady+0x18>
 8002be8:	2301      	movs	r3, #1
 8002bea:	e000      	b.n	8002bee <LL_RCC_PLL_IsReady+0x1a>
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002bfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	0a1b      	lsrs	r3, r3, #8
 8002c04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr

08002c12 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002c12:	b480      	push	{r7}
 8002c14:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002c16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr

08002c2a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002c2a:	b480      	push	{r7}
 8002c2c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002c2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002c42:	b480      	push	{r7}
 8002c44:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002c46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	f003 0303 	and.w	r3, r3, #3
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr

08002c5a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002c5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c6c:	d101      	bne.n	8002c72 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e000      	b.n	8002c74 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr

08002c7e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002c82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c86:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002c92:	d101      	bne.n	8002c98 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002c94:	2301      	movs	r3, #1
 8002c96:	e000      	b.n	8002c9a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002ca8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cac:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002cb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cb8:	d101      	bne.n	8002cbe <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e000      	b.n	8002cc0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr

08002cca <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002cce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002cdc:	d101      	bne.n	8002ce2 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e000      	b.n	8002ce4 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002cee:	b480      	push	{r7}
 8002cf0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002cf2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cfc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d00:	d101      	bne.n	8002d06 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002d02:	2301      	movs	r3, #1
 8002d04:	e000      	b.n	8002d08 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
	...

08002d14 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d14:	b590      	push	{r4, r7, lr}
 8002d16:	b08d      	sub	sp, #52	; 0x34
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d101      	bne.n	8002d26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e37e      	b.n	8003424 <HAL_RCC_OscConfig+0x710>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0320 	and.w	r3, r3, #32
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	f000 8092 	beq.w	8002e58 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d34:	f7ff fe89 	bl	8002a4a <LL_RCC_GetSysClkSource>
 8002d38:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d3a:	f7ff ff82 	bl	8002c42 <LL_RCC_PLL_GetMainSource>
 8002d3e:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d005      	beq.n	8002d52 <HAL_RCC_OscConfig+0x3e>
 8002d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d48:	2b0c      	cmp	r3, #12
 8002d4a:	d14c      	bne.n	8002de6 <HAL_RCC_OscConfig+0xd2>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8002d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d149      	bne.n	8002de6 <HAL_RCC_OscConfig+0xd2>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d52:	f7ff fe17 	bl	8002984 <LL_RCC_MSI_IsReady>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d005      	beq.n	8002d68 <HAL_RCC_OscConfig+0x54>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	69db      	ldr	r3, [r3, #28]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d101      	bne.n	8002d68 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e35d      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8002d6c:	f7ff fe2f 	bl	80029ce <LL_RCC_MSI_GetRange>
 8002d70:	4603      	mov	r3, r0
 8002d72:	429c      	cmp	r4, r3
 8002d74:	d914      	bls.n	8002da0 <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 fd42 	bl	8003804 <RCC_SetFlashLatencyFromMSIRange>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e34c      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff fe09 	bl	80029a6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a1b      	ldr	r3, [r3, #32]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff fe2d 	bl	80029f8 <LL_RCC_MSI_SetCalibTrimming>
 8002d9e:	e013      	b.n	8002dc8 <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff fdfe 	bl	80029a6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a1b      	ldr	r3, [r3, #32]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7ff fe22 	bl	80029f8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db8:	4618      	mov	r0, r3
 8002dba:	f000 fd23 	bl	8003804 <RCC_SetFlashLatencyFromMSIRange>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e32d      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002dc8:	f000 fcdc 	bl	8003784 <HAL_RCC_GetHCLKFreq>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	4ab3      	ldr	r2, [pc, #716]	; (800309c <HAL_RCC_OscConfig+0x388>)
 8002dd0:	6013      	str	r3, [r2, #0]
        
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002dd2:	4bb3      	ldr	r3, [pc, #716]	; (80030a0 <HAL_RCC_OscConfig+0x38c>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7fe fd62 	bl	80018a0 <HAL_InitTick>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d039      	beq.n	8002e56 <HAL_RCC_OscConfig+0x142>
        {
          return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e31e      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	69db      	ldr	r3, [r3, #28]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d01e      	beq.n	8002e2c <HAL_RCC_OscConfig+0x118>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002dee:	f7ff fdab 	bl	8002948 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002df2:	f7fe fda3 	bl	800193c <HAL_GetTick>
 8002df6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002df8:	e008      	b.n	8002e0c <HAL_RCC_OscConfig+0xf8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dfa:	f7fe fd9f 	bl	800193c <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d901      	bls.n	8002e0c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	e30b      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002e0c:	f7ff fdba 	bl	8002984 <LL_RCC_MSI_IsReady>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d0f1      	beq.n	8002dfa <HAL_RCC_OscConfig+0xe6>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7ff fdc3 	bl	80029a6 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a1b      	ldr	r3, [r3, #32]
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7ff fde7 	bl	80029f8 <LL_RCC_MSI_SetCalibTrimming>
 8002e2a:	e015      	b.n	8002e58 <HAL_RCC_OscConfig+0x144>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e2c:	f7ff fd9b 	bl	8002966 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e30:	f7fe fd84 	bl	800193c <HAL_GetTick>
 8002e34:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x136>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e38:	f7fe fd80 	bl	800193c <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x136>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e2ec      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002e4a:	f7ff fd9b 	bl	8002984 <LL_RCC_MSI_IsReady>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d1f1      	bne.n	8002e38 <HAL_RCC_OscConfig+0x124>
 8002e54:	e000      	b.n	8002e58 <HAL_RCC_OscConfig+0x144>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e56:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0301 	and.w	r3, r3, #1
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d04e      	beq.n	8002f02 <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e64:	f7ff fdf1 	bl	8002a4a <LL_RCC_GetSysClkSource>
 8002e68:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e6a:	f7ff feea 	bl	8002c42 <LL_RCC_PLL_GetMainSource>
 8002e6e:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002e70:	6a3b      	ldr	r3, [r7, #32]
 8002e72:	2b08      	cmp	r3, #8
 8002e74:	d005      	beq.n	8002e82 <HAL_RCC_OscConfig+0x16e>
 8002e76:	6a3b      	ldr	r3, [r7, #32]
 8002e78:	2b0c      	cmp	r3, #12
 8002e7a:	d10d      	bne.n	8002e98 <HAL_RCC_OscConfig+0x184>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8002e7c:	69fb      	ldr	r3, [r7, #28]
 8002e7e:	2b03      	cmp	r3, #3
 8002e80:	d10a      	bne.n	8002e98 <HAL_RCC_OscConfig+0x184>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e82:	f7ff fc01 	bl	8002688 <LL_RCC_HSE_IsReady>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d039      	beq.n	8002f00 <HAL_RCC_OscConfig+0x1ec>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d135      	bne.n	8002f00 <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e2c5      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ea0:	d102      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x194>
 8002ea2:	f7ff fbd3 	bl	800264c <LL_RCC_HSE_Enable>
 8002ea6:	e001      	b.n	8002eac <HAL_RCC_OscConfig+0x198>
 8002ea8:	f7ff fbdf 	bl	800266a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d012      	beq.n	8002eda <HAL_RCC_OscConfig+0x1c6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb4:	f7fe fd42 	bl	800193c <HAL_GetTick>
 8002eb8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002eba:	e008      	b.n	8002ece <HAL_RCC_OscConfig+0x1ba>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ebc:	f7fe fd3e 	bl	800193c <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	2b64      	cmp	r3, #100	; 0x64
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_OscConfig+0x1ba>
          {
            return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e2aa      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002ece:	f7ff fbdb 	bl	8002688 <LL_RCC_HSE_IsReady>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d0f1      	beq.n	8002ebc <HAL_RCC_OscConfig+0x1a8>
 8002ed8:	e013      	b.n	8002f02 <HAL_RCC_OscConfig+0x1ee>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eda:	f7fe fd2f 	bl	800193c <HAL_GetTick>
 8002ede:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002ee0:	e008      	b.n	8002ef4 <HAL_RCC_OscConfig+0x1e0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ee2:	f7fe fd2b 	bl	800193c <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b64      	cmp	r3, #100	; 0x64
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e297      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002ef4:	f7ff fbc8 	bl	8002688 <LL_RCC_HSE_IsReady>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1f1      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x1ce>
 8002efe:	e000      	b.n	8002f02 <HAL_RCC_OscConfig+0x1ee>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f00:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d051      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x29e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f0e:	f7ff fd9c 	bl	8002a4a <LL_RCC_GetSysClkSource>
 8002f12:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f14:	f7ff fe95 	bl	8002c42 <LL_RCC_PLL_GetMainSource>
 8002f18:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	2b04      	cmp	r3, #4
 8002f1e:	d005      	beq.n	8002f2c <HAL_RCC_OscConfig+0x218>
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	2b0c      	cmp	r3, #12
 8002f24:	d113      	bne.n	8002f4e <HAL_RCC_OscConfig+0x23a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d110      	bne.n	8002f4e <HAL_RCC_OscConfig+0x23a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f2c:	f7ff fbdc 	bl	80026e8 <LL_RCC_HSI_IsReady>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d005      	beq.n	8002f42 <HAL_RCC_OscConfig+0x22e>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_RCC_OscConfig+0x22e>
      {
        return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e270      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fbe0 	bl	800270c <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f4c:	e031      	b.n	8002fb2 <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d019      	beq.n	8002f8a <HAL_RCC_OscConfig+0x276>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f56:	f7ff fba9 	bl	80026ac <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5a:	f7fe fcef 	bl	800193c <HAL_GetTick>
 8002f5e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x260>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f62:	f7fe fceb 	bl	800193c <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e257      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002f74:	f7ff fbb8 	bl	80026e8 <LL_RCC_HSI_IsReady>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d0f1      	beq.n	8002f62 <HAL_RCC_OscConfig+0x24e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	691b      	ldr	r3, [r3, #16]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7ff fbc2 	bl	800270c <LL_RCC_HSI_SetCalibTrimming>
 8002f88:	e013      	b.n	8002fb2 <HAL_RCC_OscConfig+0x29e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f8a:	f7ff fb9e 	bl	80026ca <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8e:	f7fe fcd5 	bl	800193c <HAL_GetTick>
 8002f92:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002f94:	e008      	b.n	8002fa8 <HAL_RCC_OscConfig+0x294>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f96:	f7fe fcd1 	bl	800193c <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d901      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x294>
          {
            return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e23d      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002fa8:	f7ff fb9e 	bl	80026e8 <LL_RCC_HSI_IsReady>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d1f1      	bne.n	8002f96 <HAL_RCC_OscConfig+0x282>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0308 	and.w	r3, r3, #8
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d106      	bne.n	8002fcc <HAL_RCC_OscConfig+0x2b8>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	f000 80a3 	beq.w	8003112 <HAL_RCC_OscConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	695b      	ldr	r3, [r3, #20]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d076      	beq.n	80030c2 <HAL_RCC_OscConfig+0x3ae>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0310 	and.w	r3, r3, #16
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d046      	beq.n	800306e <HAL_RCC_OscConfig+0x35a>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8002fe0:	f7ff fc55 	bl	800288e <LL_RCC_LSI1_IsReady>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d113      	bne.n	8003012 <HAL_RCC_OscConfig+0x2fe>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002fea:	f7ff fc2e 	bl	800284a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002fee:	f7fe fca5 	bl	800193c <HAL_GetTick>
 8002ff2:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002ff4:	e008      	b.n	8003008 <HAL_RCC_OscConfig+0x2f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002ff6:	f7fe fca1 	bl	800193c <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d901      	bls.n	8003008 <HAL_RCC_OscConfig+0x2f4>
            {
              return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e20d      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8003008:	f7ff fc41 	bl	800288e <LL_RCC_LSI1_IsReady>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d0f1      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x2e2>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8003012:	f7ff fc4e 	bl	80028b2 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003016:	f7fe fc91 	bl	800193c <HAL_GetTick>
 800301a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800301c:	e008      	b.n	8003030 <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800301e:	f7fe fc8d 	bl	800193c <HAL_GetTick>
 8003022:	4602      	mov	r2, r0
 8003024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	2b03      	cmp	r3, #3
 800302a:	d901      	bls.n	8003030 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e1f9      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8003030:	f7ff fc61 	bl	80028f6 <LL_RCC_LSI2_IsReady>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d0f1      	beq.n	800301e <HAL_RCC_OscConfig+0x30a>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	4618      	mov	r0, r3
 8003040:	f7ff fc6b 	bl	800291a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8003044:	f7ff fc12 	bl	800286c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003048:	f7fe fc78 	bl	800193c <HAL_GetTick>
 800304c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0x34e>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003050:	f7fe fc74 	bl	800193c <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x34e>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e1e0      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8003062:	f7ff fc14 	bl	800288e <LL_RCC_LSI1_IsReady>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d1f1      	bne.n	8003050 <HAL_RCC_OscConfig+0x33c>
 800306c:	e051      	b.n	8003112 <HAL_RCC_OscConfig+0x3fe>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800306e:	f7ff fbec 	bl	800284a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003072:	f7fe fc63 	bl	800193c <HAL_GetTick>
 8003076:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8003078:	e008      	b.n	800308c <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800307a:	f7fe fc5f 	bl	800193c <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b02      	cmp	r3, #2
 8003086:	d901      	bls.n	800308c <HAL_RCC_OscConfig+0x378>
          {
            return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e1cb      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800308c:	f7ff fbff 	bl	800288e <LL_RCC_LSI1_IsReady>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d0f1      	beq.n	800307a <HAL_RCC_OscConfig+0x366>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8003096:	f7ff fc1d 	bl	80028d4 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800309a:	e00c      	b.n	80030b6 <HAL_RCC_OscConfig+0x3a2>
 800309c:	20000004 	.word	0x20000004
 80030a0:	20000008 	.word	0x20000008
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80030a4:	f7fe fc4a 	bl	800193c <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b03      	cmp	r3, #3
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e1b6      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80030b6:	f7ff fc1e 	bl	80028f6 <LL_RCC_LSI2_IsReady>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d1f1      	bne.n	80030a4 <HAL_RCC_OscConfig+0x390>
 80030c0:	e027      	b.n	8003112 <HAL_RCC_OscConfig+0x3fe>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80030c2:	f7ff fc07 	bl	80028d4 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030c6:	f7fe fc39 	bl	800193c <HAL_GetTick>
 80030ca:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80030cc:	e008      	b.n	80030e0 <HAL_RCC_OscConfig+0x3cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80030ce:	f7fe fc35 	bl	800193c <HAL_GetTick>
 80030d2:	4602      	mov	r2, r0
 80030d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	2b03      	cmp	r3, #3
 80030da:	d901      	bls.n	80030e0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80030dc:	2303      	movs	r3, #3
 80030de:	e1a1      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80030e0:	f7ff fc09 	bl	80028f6 <LL_RCC_LSI2_IsReady>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1f1      	bne.n	80030ce <HAL_RCC_OscConfig+0x3ba>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80030ea:	f7ff fbbf 	bl	800286c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ee:	f7fe fc25 	bl	800193c <HAL_GetTick>
 80030f2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80030f4:	e008      	b.n	8003108 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80030f6:	f7fe fc21 	bl	800193c <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	2b02      	cmp	r3, #2
 8003102:	d901      	bls.n	8003108 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e18d      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8003108:	f7ff fbc1 	bl	800288e <LL_RCC_LSI1_IsReady>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d1f1      	bne.n	80030f6 <HAL_RCC_OscConfig+0x3e2>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0304 	and.w	r3, r3, #4
 800311a:	2b00      	cmp	r3, #0
 800311c:	d05b      	beq.n	80031d6 <HAL_RCC_OscConfig+0x4c2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800311e:	4bb5      	ldr	r3, [pc, #724]	; (80033f4 <HAL_RCC_OscConfig+0x6e0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003126:	2b00      	cmp	r3, #0
 8003128:	d114      	bne.n	8003154 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800312a:	f7ff fa5f 	bl	80025ec <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800312e:	f7fe fc05 	bl	800193c <HAL_GetTick>
 8003132:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003134:	e008      	b.n	8003148 <HAL_RCC_OscConfig+0x434>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003136:	f7fe fc01 	bl	800193c <HAL_GetTick>
 800313a:	4602      	mov	r2, r0
 800313c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	2b02      	cmp	r3, #2
 8003142:	d901      	bls.n	8003148 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	e16d      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003148:	4baa      	ldr	r3, [pc, #680]	; (80033f4 <HAL_RCC_OscConfig+0x6e0>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003150:	2b00      	cmp	r3, #0
 8003152:	d0f0      	beq.n	8003136 <HAL_RCC_OscConfig+0x422>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	2b01      	cmp	r3, #1
 800315a:	d102      	bne.n	8003162 <HAL_RCC_OscConfig+0x44e>
 800315c:	f7ff fb1f 	bl	800279e <LL_RCC_LSE_Enable>
 8003160:	e00c      	b.n	800317c <HAL_RCC_OscConfig+0x468>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	2b05      	cmp	r3, #5
 8003168:	d104      	bne.n	8003174 <HAL_RCC_OscConfig+0x460>
 800316a:	f7ff fb3a 	bl	80027e2 <LL_RCC_LSE_EnableBypass>
 800316e:	f7ff fb16 	bl	800279e <LL_RCC_LSE_Enable>
 8003172:	e003      	b.n	800317c <HAL_RCC_OscConfig+0x468>
 8003174:	f7ff fb24 	bl	80027c0 <LL_RCC_LSE_Disable>
 8003178:	f7ff fb44 	bl	8002804 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d014      	beq.n	80031ae <HAL_RCC_OscConfig+0x49a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003184:	f7fe fbda 	bl	800193c <HAL_GetTick>
 8003188:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800318a:	e00a      	b.n	80031a2 <HAL_RCC_OscConfig+0x48e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800318c:	f7fe fbd6 	bl	800193c <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	f241 3288 	movw	r2, #5000	; 0x1388
 800319a:	4293      	cmp	r3, r2
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e140      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSE_IsReady() == 0U)
 80031a2:	f7ff fb40 	bl	8002826 <LL_RCC_LSE_IsReady>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d0ef      	beq.n	800318c <HAL_RCC_OscConfig+0x478>
 80031ac:	e013      	b.n	80031d6 <HAL_RCC_OscConfig+0x4c2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ae:	f7fe fbc5 	bl	800193c <HAL_GetTick>
 80031b2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80031b4:	e00a      	b.n	80031cc <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031b6:	f7fe fbc1 	bl	800193c <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d901      	bls.n	80031cc <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	e12b      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSE_IsReady() != 0U)
 80031cc:	f7ff fb2b 	bl	8002826 <LL_RCC_LSE_IsReady>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1ef      	bne.n	80031b6 <HAL_RCC_OscConfig+0x4a2>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d02c      	beq.n	800323c <HAL_RCC_OscConfig+0x528>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d014      	beq.n	8003214 <HAL_RCC_OscConfig+0x500>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80031ea:	f7ff faa4 	bl	8002736 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ee:	f7fe fba5 	bl	800193c <HAL_GetTick>
 80031f2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80031f4:	e008      	b.n	8003208 <HAL_RCC_OscConfig+0x4f4>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031f6:	f7fe fba1 	bl	800193c <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b02      	cmp	r3, #2
 8003202:	d901      	bls.n	8003208 <HAL_RCC_OscConfig+0x4f4>
        {
          return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e10d      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8003208:	f7ff fab7 	bl	800277a <LL_RCC_HSI48_IsReady>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d0f1      	beq.n	80031f6 <HAL_RCC_OscConfig+0x4e2>
 8003212:	e013      	b.n	800323c <HAL_RCC_OscConfig+0x528>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003214:	f7ff faa0 	bl	8002758 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003218:	f7fe fb90 	bl	800193c <HAL_GetTick>
 800321c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0x51e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003220:	f7fe fb8c 	bl	800193c <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b02      	cmp	r3, #2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0x51e>
        {
          return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e0f8      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8003232:	f7ff faa2 	bl	800277a <LL_RCC_HSI48_IsReady>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d1f1      	bne.n	8003220 <HAL_RCC_OscConfig+0x50c>
#endif
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003240:	2b00      	cmp	r3, #0
 8003242:	f000 80ee 	beq.w	8003422 <HAL_RCC_OscConfig+0x70e>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003246:	f7ff fc00 	bl	8002a4a <LL_RCC_GetSysClkSource>
 800324a:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800324c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	60fb      	str	r3, [r7, #12]
    
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003258:	2b02      	cmp	r3, #2
 800325a:	f040 80af 	bne.w	80033bc <HAL_RCC_OscConfig+0x6a8>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f003 0203 	and.w	r2, r3, #3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003268:	429a      	cmp	r2, r3
 800326a:	d123      	bne.n	80032b4 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003276:	429a      	cmp	r2, r3
 8003278:	d11c      	bne.n	80032b4 <HAL_RCC_OscConfig+0x5a0>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	0a1b      	lsrs	r3, r3, #8
 800327e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003286:	429a      	cmp	r2, r3
 8003288:	d114      	bne.n	80032b4 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003294:	429a      	cmp	r2, r3
 8003296:	d10d      	bne.n	80032b4 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d106      	bne.n	80032b4 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d05d      	beq.n	8003370 <HAL_RCC_OscConfig+0x65c>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	2b0c      	cmp	r3, #12
 80032b8:	d058      	beq.n	800336c <HAL_RCC_OscConfig+0x658>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80032ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <HAL_RCC_OscConfig+0x5b8>

          {
            return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e0ab      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
          }
          else
#endif
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80032cc:	f7ff fc73 	bl	8002bb6 <LL_RCC_PLL_Disable>
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80032d0:	f7fe fb34 	bl	800193c <HAL_GetTick>
 80032d4:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032d6:	e008      	b.n	80032ea <HAL_RCC_OscConfig+0x5d6>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032d8:	f7fe fb30 	bl	800193c <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d901      	bls.n	80032ea <HAL_RCC_OscConfig+0x5d6>
              {
                return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e09c      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d1ef      	bne.n	80032d8 <HAL_RCC_OscConfig+0x5c4>
              }
            }
            
            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032fc:	68da      	ldr	r2, [r3, #12]
 80032fe:	4b3e      	ldr	r3, [pc, #248]	; (80033f8 <HAL_RCC_OscConfig+0x6e4>)
 8003300:	4013      	ands	r3, r2
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003306:	687a      	ldr	r2, [r7, #4]
 8003308:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800330a:	4311      	orrs	r1, r2
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003310:	0212      	lsls	r2, r2, #8
 8003312:	4311      	orrs	r1, r2
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003318:	4311      	orrs	r1, r2
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800331e:	4311      	orrs	r1, r2
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003324:	430a      	orrs	r2, r1
 8003326:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800332a:	4313      	orrs	r3, r2
 800332c:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
            
            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800332e:	f7ff fc33 	bl	8002b98 <LL_RCC_PLL_Enable>
            
            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003332:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800333c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003340:	60d3      	str	r3, [r2, #12]
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003342:	f7fe fafb 	bl	800193c <HAL_GetTick>
 8003346:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003348:	e008      	b.n	800335c <HAL_RCC_OscConfig+0x648>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800334a:	f7fe faf7 	bl	800193c <HAL_GetTick>
 800334e:	4602      	mov	r2, r0
 8003350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	2b02      	cmp	r3, #2
 8003356:	d901      	bls.n	800335c <HAL_RCC_OscConfig+0x648>
              {
                return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e063      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800335c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d0ef      	beq.n	800334a <HAL_RCC_OscConfig+0x636>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800336a:	e05a      	b.n	8003422 <HAL_RCC_OscConfig+0x70e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e059      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003370:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d151      	bne.n	8003422 <HAL_RCC_OscConfig+0x70e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800337e:	f7ff fc0b 	bl	8002b98 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003382:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800338c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003390:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003392:	f7fe fad3 	bl	800193c <HAL_GetTick>
 8003396:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003398:	e008      	b.n	80033ac <HAL_RCC_OscConfig+0x698>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800339a:	f7fe facf 	bl	800193c <HAL_GetTick>
 800339e:	4602      	mov	r2, r0
 80033a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	d901      	bls.n	80033ac <HAL_RCC_OscConfig+0x698>
            {
              return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e03b      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d0ef      	beq.n	800339a <HAL_RCC_OscConfig+0x686>
 80033ba:	e032      	b.n	8003422 <HAL_RCC_OscConfig+0x70e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	2b0c      	cmp	r3, #12
 80033c0:	d02d      	beq.n	800341e <HAL_RCC_OscConfig+0x70a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c2:	f7ff fbf8 	bl	8002bb6 <LL_RCC_PLL_Disable>
        

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80033c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80033d0:	f023 0303 	bic.w	r3, r3, #3
 80033d4:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 80033d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80033e0:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80033e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033e8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ea:	f7fe faa7 	bl	800193c <HAL_GetTick>
 80033ee:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033f0:	e00d      	b.n	800340e <HAL_RCC_OscConfig+0x6fa>
 80033f2:	bf00      	nop
 80033f4:	58000400 	.word	0x58000400
 80033f8:	11c1808c 	.word	0x11c1808c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033fc:	f7fe fa9e 	bl	800193c <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x6fa>
          {
            return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e00a      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800340e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d1ef      	bne.n	80033fc <HAL_RCC_OscConfig+0x6e8>
 800341c:	e001      	b.n	8003422 <HAL_RCC_OscConfig+0x70e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e000      	b.n	8003424 <HAL_RCC_OscConfig+0x710>
      }
    }
  }
  return HAL_OK;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3734      	adds	r7, #52	; 0x34
 8003428:	46bd      	mov	sp, r7
 800342a:	bd90      	pop	{r4, r7, pc}

0800342c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d101      	bne.n	8003440 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e12d      	b.n	800369c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003440:	4b98      	ldr	r3, [pc, #608]	; (80036a4 <HAL_RCC_ClockConfig+0x278>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0307 	and.w	r3, r3, #7
 8003448:	683a      	ldr	r2, [r7, #0]
 800344a:	429a      	cmp	r2, r3
 800344c:	d91b      	bls.n	8003486 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800344e:	4b95      	ldr	r3, [pc, #596]	; (80036a4 <HAL_RCC_ClockConfig+0x278>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f023 0207 	bic.w	r2, r3, #7
 8003456:	4993      	ldr	r1, [pc, #588]	; (80036a4 <HAL_RCC_ClockConfig+0x278>)
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	4313      	orrs	r3, r2
 800345c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800345e:	f7fe fa6d 	bl	800193c <HAL_GetTick>
 8003462:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003464:	e008      	b.n	8003478 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003466:	f7fe fa69 	bl	800193c <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	2b02      	cmp	r3, #2
 8003472:	d901      	bls.n	8003478 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e111      	b.n	800369c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003478:	4b8a      	ldr	r3, [pc, #552]	; (80036a4 <HAL_RCC_ClockConfig+0x278>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0307 	and.w	r3, r3, #7
 8003480:	683a      	ldr	r2, [r7, #0]
 8003482:	429a      	cmp	r2, r3
 8003484:	d1ef      	bne.n	8003466 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d016      	beq.n	80034c0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff fae3 	bl	8002a62 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800349c:	f7fe fa4e 	bl	800193c <HAL_GetTick>
 80034a0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80034a2:	e008      	b.n	80034b6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80034a4:	f7fe fa4a 	bl	800193c <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d901      	bls.n	80034b6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e0f2      	b.n	800369c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80034b6:	f7ff fbd0 	bl	8002c5a <LL_RCC_IsActiveFlag_HPRE>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0f1      	beq.n	80034a4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0320 	and.w	r3, r3, #32
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d016      	beq.n	80034fa <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	695b      	ldr	r3, [r3, #20]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7ff fada 	bl	8002a8a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80034d6:	f7fe fa31 	bl	800193c <HAL_GetTick>
 80034da:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80034dc:	e008      	b.n	80034f0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80034de:	f7fe fa2d 	bl	800193c <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d901      	bls.n	80034f0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e0d5      	b.n	800369c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80034f0:	f7ff fbc5 	bl	8002c7e <LL_RCC_IsActiveFlag_C2HPRE>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0f1      	beq.n	80034de <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003502:	2b00      	cmp	r3, #0
 8003504:	d016      	beq.n	8003534 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	4618      	mov	r0, r3
 800350c:	f7ff fad3 	bl	8002ab6 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003510:	f7fe fa14 	bl	800193c <HAL_GetTick>
 8003514:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003516:	e008      	b.n	800352a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003518:	f7fe fa10 	bl	800193c <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	2b02      	cmp	r3, #2
 8003524:	d901      	bls.n	800352a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	e0b8      	b.n	800369c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800352a:	f7ff fbbb 	bl	8002ca4 <LL_RCC_IsActiveFlag_SHDHPRE>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d0f1      	beq.n	8003518 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0304 	and.w	r3, r3, #4
 800353c:	2b00      	cmp	r3, #0
 800353e:	d016      	beq.n	800356e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff facd 	bl	8002ae4 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800354a:	f7fe f9f7 	bl	800193c <HAL_GetTick>
 800354e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003550:	e008      	b.n	8003564 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003552:	f7fe f9f3 	bl	800193c <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	2b02      	cmp	r3, #2
 800355e:	d901      	bls.n	8003564 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e09b      	b.n	800369c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003564:	f7ff fbb1 	bl	8002cca <LL_RCC_IsActiveFlag_PPRE1>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d0f1      	beq.n	8003552 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0308 	and.w	r3, r3, #8
 8003576:	2b00      	cmp	r3, #0
 8003578:	d017      	beq.n	80035aa <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	691b      	ldr	r3, [r3, #16]
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	4618      	mov	r0, r3
 8003582:	f7ff fac3 	bl	8002b0c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003586:	f7fe f9d9 	bl	800193c <HAL_GetTick>
 800358a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800358c:	e008      	b.n	80035a0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800358e:	f7fe f9d5 	bl	800193c <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	2b02      	cmp	r3, #2
 800359a:	d901      	bls.n	80035a0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e07d      	b.n	800369c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80035a0:	f7ff fba5 	bl	8002cee <LL_RCC_IsActiveFlag_PPRE2>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d0f1      	beq.n	800358e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d043      	beq.n	800363e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d106      	bne.n	80035cc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80035be:	f7ff f863 	bl	8002688 <LL_RCC_HSE_IsReady>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d11e      	bne.n	8003606 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e067      	b.n	800369c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	2b03      	cmp	r3, #3
 80035d2:	d106      	bne.n	80035e2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80035d4:	f7ff fafe 	bl	8002bd4 <LL_RCC_PLL_IsReady>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d113      	bne.n	8003606 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e05c      	b.n	800369c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d106      	bne.n	80035f8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80035ea:	f7ff f9cb 	bl	8002984 <LL_RCC_MSI_IsReady>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d108      	bne.n	8003606 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e051      	b.n	800369c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80035f8:	f7ff f876 	bl	80026e8 <LL_RCC_HSI_IsReady>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e04a      	b.n	800369c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	4618      	mov	r0, r3
 800360c:	f7ff fa09 	bl	8002a22 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003610:	f7fe f994 	bl	800193c <HAL_GetTick>
 8003614:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003616:	e00a      	b.n	800362e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003618:	f7fe f990 	bl	800193c <HAL_GetTick>
 800361c:	4602      	mov	r2, r0
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	f241 3288 	movw	r2, #5000	; 0x1388
 8003626:	4293      	cmp	r3, r2
 8003628:	d901      	bls.n	800362e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e036      	b.n	800369c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800362e:	f7ff fa0c 	bl	8002a4a <LL_RCC_GetSysClkSource>
 8003632:	4602      	mov	r2, r0
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	429a      	cmp	r2, r3
 800363c:	d1ec      	bne.n	8003618 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800363e:	4b19      	ldr	r3, [pc, #100]	; (80036a4 <HAL_RCC_ClockConfig+0x278>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0307 	and.w	r3, r3, #7
 8003646:	683a      	ldr	r2, [r7, #0]
 8003648:	429a      	cmp	r2, r3
 800364a:	d21b      	bcs.n	8003684 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800364c:	4b15      	ldr	r3, [pc, #84]	; (80036a4 <HAL_RCC_ClockConfig+0x278>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f023 0207 	bic.w	r2, r3, #7
 8003654:	4913      	ldr	r1, [pc, #76]	; (80036a4 <HAL_RCC_ClockConfig+0x278>)
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	4313      	orrs	r3, r2
 800365a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800365c:	f7fe f96e 	bl	800193c <HAL_GetTick>
 8003660:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003662:	e008      	b.n	8003676 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003664:	f7fe f96a 	bl	800193c <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e012      	b.n	800369c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003676:	4b0b      	ldr	r3, [pc, #44]	; (80036a4 <HAL_RCC_ClockConfig+0x278>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0307 	and.w	r3, r3, #7
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	429a      	cmp	r2, r3
 8003682:	d1ef      	bne.n	8003664 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003684:	f000 f87e 	bl	8003784 <HAL_RCC_GetHCLKFreq>
 8003688:	4603      	mov	r3, r0
 800368a:	4a07      	ldr	r2, [pc, #28]	; (80036a8 <HAL_RCC_ClockConfig+0x27c>)
 800368c:	6013      	str	r3, [r2, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800368e:	f7fe f961 	bl	8001954 <HAL_GetTickPrio>
 8003692:	4603      	mov	r3, r0
 8003694:	4618      	mov	r0, r3
 8003696:	f7fe f903 	bl	80018a0 <HAL_InitTick>
 800369a:	4603      	mov	r3, r0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3710      	adds	r7, #16
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	58004000 	.word	0x58004000
 80036a8:	20000004 	.word	0x20000004

080036ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036ac:	b590      	push	{r4, r7, lr}
 80036ae:	b085      	sub	sp, #20
 80036b0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036b2:	f7ff f9ca 	bl	8002a4a <LL_RCC_GetSysClkSource>
 80036b6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d10a      	bne.n	80036d4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80036be:	f7ff f986 	bl	80029ce <LL_RCC_MSI_GetRange>
 80036c2:	4603      	mov	r3, r0
 80036c4:	091b      	lsrs	r3, r3, #4
 80036c6:	f003 030f 	and.w	r3, r3, #15
 80036ca:	4a2b      	ldr	r2, [pc, #172]	; (8003778 <HAL_RCC_GetSysClockFreq+0xcc>)
 80036cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036d0:	60fb      	str	r3, [r7, #12]
 80036d2:	e04b      	b.n	800376c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2b04      	cmp	r3, #4
 80036d8:	d102      	bne.n	80036e0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80036da:	4b28      	ldr	r3, [pc, #160]	; (800377c <HAL_RCC_GetSysClockFreq+0xd0>)
 80036dc:	60fb      	str	r3, [r7, #12]
 80036de:	e045      	b.n	800376c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b08      	cmp	r3, #8
 80036e4:	d10a      	bne.n	80036fc <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80036e6:	f7fe ff9f 	bl	8002628 <LL_RCC_HSE_IsEnabledDiv2>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d102      	bne.n	80036f6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80036f0:	4b22      	ldr	r3, [pc, #136]	; (800377c <HAL_RCC_GetSysClockFreq+0xd0>)
 80036f2:	60fb      	str	r3, [r7, #12]
 80036f4:	e03a      	b.n	800376c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80036f6:	4b22      	ldr	r3, [pc, #136]	; (8003780 <HAL_RCC_GetSysClockFreq+0xd4>)
 80036f8:	60fb      	str	r3, [r7, #12]
 80036fa:	e037      	b.n	800376c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80036fc:	f7ff faa1 	bl	8002c42 <LL_RCC_PLL_GetMainSource>
 8003700:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	2b02      	cmp	r3, #2
 8003706:	d003      	beq.n	8003710 <HAL_RCC_GetSysClockFreq+0x64>
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	2b03      	cmp	r3, #3
 800370c:	d003      	beq.n	8003716 <HAL_RCC_GetSysClockFreq+0x6a>
 800370e:	e00d      	b.n	800372c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8003710:	4b1a      	ldr	r3, [pc, #104]	; (800377c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003712:	60bb      	str	r3, [r7, #8]
        break;
 8003714:	e015      	b.n	8003742 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003716:	f7fe ff87 	bl	8002628 <LL_RCC_HSE_IsEnabledDiv2>
 800371a:	4603      	mov	r3, r0
 800371c:	2b01      	cmp	r3, #1
 800371e:	d102      	bne.n	8003726 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8003720:	4b16      	ldr	r3, [pc, #88]	; (800377c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003722:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003724:	e00d      	b.n	8003742 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8003726:	4b16      	ldr	r3, [pc, #88]	; (8003780 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003728:	60bb      	str	r3, [r7, #8]
        break;
 800372a:	e00a      	b.n	8003742 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800372c:	f7ff f94f 	bl	80029ce <LL_RCC_MSI_GetRange>
 8003730:	4603      	mov	r3, r0
 8003732:	091b      	lsrs	r3, r3, #4
 8003734:	f003 030f 	and.w	r3, r3, #15
 8003738:	4a0f      	ldr	r2, [pc, #60]	; (8003778 <HAL_RCC_GetSysClockFreq+0xcc>)
 800373a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800373e:	60bb      	str	r3, [r7, #8]
        break;
 8003740:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8003742:	f7ff fa59 	bl	8002bf8 <LL_RCC_PLL_GetN>
 8003746:	4602      	mov	r2, r0
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	fb03 f402 	mul.w	r4, r3, r2
 800374e:	f7ff fa6c 	bl	8002c2a <LL_RCC_PLL_GetDivider>
 8003752:	4603      	mov	r3, r0
 8003754:	091b      	lsrs	r3, r3, #4
 8003756:	3301      	adds	r3, #1
 8003758:	fbb4 f4f3 	udiv	r4, r4, r3
 800375c:	f7ff fa59 	bl	8002c12 <LL_RCC_PLL_GetR>
 8003760:	4603      	mov	r3, r0
 8003762:	0f5b      	lsrs	r3, r3, #29
 8003764:	3301      	adds	r3, #1
 8003766:	fbb4 f3f3 	udiv	r3, r4, r3
 800376a:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 800376c:	68fb      	ldr	r3, [r7, #12]
}
 800376e:	4618      	mov	r0, r3
 8003770:	3714      	adds	r7, #20
 8003772:	46bd      	mov	sp, r7
 8003774:	bd90      	pop	{r4, r7, pc}
 8003776:	bf00      	nop
 8003778:	08007714 	.word	0x08007714
 800377c:	00f42400 	.word	0x00f42400
 8003780:	01e84800 	.word	0x01e84800

08003784 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003784:	b598      	push	{r3, r4, r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003788:	f7ff ff90 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 800378c:	4604      	mov	r4, r0
 800378e:	f7ff f9d1 	bl	8002b34 <LL_RCC_GetAHBPrescaler>
 8003792:	4603      	mov	r3, r0
 8003794:	091b      	lsrs	r3, r3, #4
 8003796:	f003 030f 	and.w	r3, r3, #15
 800379a:	4a03      	ldr	r2, [pc, #12]	; (80037a8 <HAL_RCC_GetHCLKFreq+0x24>)
 800379c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037a0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	bd98      	pop	{r3, r4, r7, pc}
 80037a8:	080076b4 	.word	0x080076b4

080037ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037ac:	b598      	push	{r3, r4, r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80037b0:	f7ff ffe8 	bl	8003784 <HAL_RCC_GetHCLKFreq>
 80037b4:	4604      	mov	r4, r0
 80037b6:	f7ff f9d7 	bl	8002b68 <LL_RCC_GetAPB1Prescaler>
 80037ba:	4603      	mov	r3, r0
 80037bc:	0a1b      	lsrs	r3, r3, #8
 80037be:	f003 0307 	and.w	r3, r3, #7
 80037c2:	4a04      	ldr	r2, [pc, #16]	; (80037d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80037c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037c8:	f003 031f 	and.w	r3, r3, #31
 80037cc:	fa24 f303 	lsr.w	r3, r4, r3
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	bd98      	pop	{r3, r4, r7, pc}
 80037d4:	080076f4 	.word	0x080076f4

080037d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037d8:	b598      	push	{r3, r4, r7, lr}
 80037da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80037dc:	f7ff ffd2 	bl	8003784 <HAL_RCC_GetHCLKFreq>
 80037e0:	4604      	mov	r4, r0
 80037e2:	f7ff f9cd 	bl	8002b80 <LL_RCC_GetAPB2Prescaler>
 80037e6:	4603      	mov	r3, r0
 80037e8:	0adb      	lsrs	r3, r3, #11
 80037ea:	f003 0307 	and.w	r3, r3, #7
 80037ee:	4a04      	ldr	r2, [pc, #16]	; (8003800 <HAL_RCC_GetPCLK2Freq+0x28>)
 80037f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037f4:	f003 031f 	and.w	r3, r3, #31
 80037f8:	fa24 f303 	lsr.w	r3, r4, r3
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	bd98      	pop	{r3, r4, r7, pc}
 8003800:	080076f4 	.word	0x080076f4

08003804 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003804:	b590      	push	{r4, r7, lr}
 8003806:	b085      	sub	sp, #20
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2bb0      	cmp	r3, #176	; 0xb0
 8003810:	d903      	bls.n	800381a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8003812:	4b15      	ldr	r3, [pc, #84]	; (8003868 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8003814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003816:	60fb      	str	r3, [r7, #12]
 8003818:	e007      	b.n	800382a <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	091b      	lsrs	r3, r3, #4
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	4a11      	ldr	r2, [pc, #68]	; (8003868 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8003824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003828:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800382a:	f7ff f98f 	bl	8002b4c <LL_RCC_GetAHB4Prescaler>
 800382e:	4603      	mov	r3, r0
 8003830:	091b      	lsrs	r3, r3, #4
 8003832:	f003 030f 	and.w	r3, r3, #15
 8003836:	4a0d      	ldr	r2, [pc, #52]	; (800386c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8003838:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800383c:	68fa      	ldr	r2, [r7, #12]
 800383e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003842:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	4a0a      	ldr	r2, [pc, #40]	; (8003870 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8003848:	fba2 2303 	umull	r2, r3, r2, r3
 800384c:	0c9c      	lsrs	r4, r3, #18
 800384e:	f7fe fedd 	bl	800260c <HAL_PWREx_GetVoltageRange>
 8003852:	4603      	mov	r3, r0
 8003854:	4619      	mov	r1, r3
 8003856:	4620      	mov	r0, r4
 8003858:	f000 f80c 	bl	8003874 <RCC_SetFlashLatency>
 800385c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif
}
 800385e:	4618      	mov	r0, r3
 8003860:	3714      	adds	r7, #20
 8003862:	46bd      	mov	sp, r7
 8003864:	bd90      	pop	{r4, r7, pc}
 8003866:	bf00      	nop
 8003868:	08007714 	.word	0x08007714
 800386c:	080076b4 	.word	0x080076b4
 8003870:	431bde83 	.word	0x431bde83

08003874 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003874:	b590      	push	{r4, r7, lr}
 8003876:	b093      	sub	sp, #76	; 0x4c
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800387e:	4b39      	ldr	r3, [pc, #228]	; (8003964 <RCC_SetFlashLatency+0xf0>)
 8003880:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8003884:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003886:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800388a:	4a37      	ldr	r2, [pc, #220]	; (8003968 <RCC_SetFlashLatency+0xf4>)
 800388c:	f107 031c 	add.w	r3, r7, #28
 8003890:	ca07      	ldmia	r2, {r0, r1, r2}
 8003892:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8003896:	4b35      	ldr	r3, [pc, #212]	; (800396c <RCC_SetFlashLatency+0xf8>)
 8003898:	f107 040c 	add.w	r4, r7, #12
 800389c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800389e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80038a2:	2300      	movs	r3, #0
 80038a4:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038ac:	d11c      	bne.n	80038e8 <RCC_SetFlashLatency+0x74>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80038ae:	2300      	movs	r3, #0
 80038b0:	643b      	str	r3, [r7, #64]	; 0x40
 80038b2:	e015      	b.n	80038e0 <RCC_SetFlashLatency+0x6c>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80038b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80038bc:	4413      	add	r3, r2
 80038be:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d808      	bhi.n	80038da <RCC_SetFlashLatency+0x66>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80038c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80038d0:	4413      	add	r3, r2
 80038d2:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80038d6:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 80038d8:	e022      	b.n	8003920 <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80038da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038dc:	3301      	adds	r3, #1
 80038de:	643b      	str	r3, [r7, #64]	; 0x40
 80038e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038e2:	2b03      	cmp	r3, #3
 80038e4:	d9e6      	bls.n	80038b4 <RCC_SetFlashLatency+0x40>
 80038e6:	e01b      	b.n	8003920 <RCC_SetFlashLatency+0xac>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80038e8:	2300      	movs	r3, #0
 80038ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038ec:	e015      	b.n	800391a <RCC_SetFlashLatency+0xa6>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80038ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80038f6:	4413      	add	r3, r2
 80038f8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	429a      	cmp	r2, r3
 8003900:	d808      	bhi.n	8003914 <RCC_SetFlashLatency+0xa0>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003902:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800390a:	4413      	add	r3, r2
 800390c:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003910:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8003912:	e005      	b.n	8003920 <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003914:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003916:	3301      	adds	r3, #1
 8003918:	63fb      	str	r3, [r7, #60]	; 0x3c
 800391a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800391c:	2b02      	cmp	r3, #2
 800391e:	d9e6      	bls.n	80038ee <RCC_SetFlashLatency+0x7a>
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 8003920:	4b13      	ldr	r3, [pc, #76]	; (8003970 <RCC_SetFlashLatency+0xfc>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f023 0207 	bic.w	r2, r3, #7
 8003928:	4911      	ldr	r1, [pc, #68]	; (8003970 <RCC_SetFlashLatency+0xfc>)
 800392a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800392c:	4313      	orrs	r3, r2
 800392e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003930:	f7fe f804 	bl	800193c <HAL_GetTick>
 8003934:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003936:	e008      	b.n	800394a <RCC_SetFlashLatency+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003938:	f7fe f800 	bl	800193c <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d901      	bls.n	800394a <RCC_SetFlashLatency+0xd6>
    {
      return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e007      	b.n	800395a <RCC_SetFlashLatency+0xe6>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800394a:	4b09      	ldr	r3, [pc, #36]	; (8003970 <RCC_SetFlashLatency+0xfc>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0307 	and.w	r3, r3, #7
 8003952:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003954:	429a      	cmp	r2, r3
 8003956:	d1ef      	bne.n	8003938 <RCC_SetFlashLatency+0xc4>
    }
  }
  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	374c      	adds	r7, #76	; 0x4c
 800395e:	46bd      	mov	sp, r7
 8003960:	bd90      	pop	{r4, r7, pc}
 8003962:	bf00      	nop
 8003964:	08007688 	.word	0x08007688
 8003968:	08007698 	.word	0x08007698
 800396c:	080076a4 	.word	0x080076a4
 8003970:	58004000 	.word	0x58004000

08003974 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8003974:	b480      	push	{r7}
 8003976:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003978:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003982:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003986:	d101      	bne.n	800398c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8003988:	2301      	movs	r3, #1
 800398a:	e000      	b.n	800398e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <LL_RCC_HSE_IsReady>:
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800399c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80039aa:	d101      	bne.n	80039b0 <LL_RCC_HSE_IsReady+0x18>
 80039ac:	2301      	movs	r3, #1
 80039ae:	e000      	b.n	80039b2 <LL_RCC_HSE_IsReady+0x1a>
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <LL_RCC_HSI_IsReady>:
{
 80039bc:	b480      	push	{r7}
 80039be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80039c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039ce:	d101      	bne.n	80039d4 <LL_RCC_HSI_IsReady+0x18>
 80039d0:	2301      	movs	r3, #1
 80039d2:	e000      	b.n	80039d6 <LL_RCC_HSI_IsReady+0x1a>
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <LL_RCC_HSI48_IsReady>:
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80039e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d101      	bne.n	80039f8 <LL_RCC_HSI48_IsReady+0x18>
 80039f4:	2301      	movs	r3, #1
 80039f6:	e000      	b.n	80039fa <LL_RCC_HSI48_IsReady+0x1a>
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <LL_RCC_LSE_IsEnabled>:
{
 8003a04:	b480      	push	{r7}
 8003a06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8003a08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a10:	f003 0301 	and.w	r3, r3, #1
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d101      	bne.n	8003a1c <LL_RCC_LSE_IsEnabled+0x18>
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e000      	b.n	8003a1e <LL_RCC_LSE_IsEnabled+0x1a>
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	46bd      	mov	sp, r7
 8003a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a26:	4770      	bx	lr

08003a28 <LL_RCC_LSE_IsReady>:
{
 8003a28:	b480      	push	{r7}
 8003a2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003a2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a34:	f003 0302 	and.w	r3, r3, #2
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d101      	bne.n	8003a40 <LL_RCC_LSE_IsReady+0x18>
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e000      	b.n	8003a42 <LL_RCC_LSE_IsReady+0x1a>
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <LL_RCC_LSI1_IsReady>:
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8003a50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d101      	bne.n	8003a64 <LL_RCC_LSI1_IsReady+0x18>
 8003a60:	2301      	movs	r3, #1
 8003a62:	e000      	b.n	8003a66 <LL_RCC_LSI1_IsReady+0x1a>
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <LL_RCC_LSI2_IsReady>:
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8003a74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a7c:	f003 0308 	and.w	r3, r3, #8
 8003a80:	2b08      	cmp	r3, #8
 8003a82:	d101      	bne.n	8003a88 <LL_RCC_LSI2_IsReady+0x18>
 8003a84:	2301      	movs	r3, #1
 8003a86:	e000      	b.n	8003a8a <LL_RCC_LSI2_IsReady+0x1a>
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <LL_RCC_MSI_IsReady>:
{
 8003a94:	b480      	push	{r7}
 8003a96:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003a98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d101      	bne.n	8003aaa <LL_RCC_MSI_IsReady+0x16>
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e000      	b.n	8003aac <LL_RCC_MSI_IsReady+0x18>
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr

08003ab6 <LL_RCC_MSI_EnablePLLMode>:
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8003aba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ac4:	f043 0304 	orr.w	r3, r3, #4
 8003ac8:	6013      	str	r3, [r2, #0]
}
 8003aca:	bf00      	nop
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <LL_RCC_MSI_GetRange>:
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8003ada:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ae4:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2bb0      	cmp	r3, #176	; 0xb0
 8003aea:	d901      	bls.n	8003af0 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8003aec:	23b0      	movs	r3, #176	; 0xb0
 8003aee:	607b      	str	r3, [r7, #4]
  return msiRange;
 8003af0:	687b      	ldr	r3, [r7, #4]
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <LL_RCC_SetRFWKPClockSource>:
{
 8003afe:	b480      	push	{r7}
 8003b00:	b083      	sub	sp, #12
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8003b06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b0e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b12:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8003b1e:	bf00      	nop
 8003b20:	370c      	adds	r7, #12
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr

08003b2a <LL_RCC_GetRFWKPClockSource>:
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_RFWKPSEL));
 8003b2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b36:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr

08003b44 <LL_RCC_GetAHBPrescaler>:
{
 8003b44:	b480      	push	{r7}
 8003b46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003b48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <LL_RCC_GetAPB1Prescaler>:
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003b60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <LL_RCC_GetAPB2Prescaler>:
{
 8003b74:	b480      	push	{r7}
 8003b76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003b78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <LL_RCC_SetSMPSClockSource>:
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8003b94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9a:	f023 0203 	bic.w	r2, r3, #3
 8003b9e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <LL_RCC_GetSMPSClockSource>:
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSSWS));
 8003bb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr

08003bcc <LL_RCC_SetSMPSPrescaler>:
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8003bd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bda:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003bde:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003be8:	bf00      	nop
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <LL_RCC_GetSMPSPrescaler>:
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV));
 8003bf8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfe:	f003 0330 	and.w	r3, r3, #48	; 0x30
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <LL_RCC_SetUSARTClockSource>:
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8003c14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c1c:	f023 0203 	bic.w	r2, r3, #3
 8003c20:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003c2c:	bf00      	nop
 8003c2e:	370c      	adds	r7, #12
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <LL_RCC_SetLPUARTClockSource>:
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003c40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c48:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003c4c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <LL_RCC_SetI2CClockSource>:
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003c6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c70:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	091b      	lsrs	r3, r3, #4
 8003c78:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8003c7c:	43db      	mvns	r3, r3
 8003c7e:	401a      	ands	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	011b      	lsls	r3, r3, #4
 8003c84:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8003c88:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003c92:	bf00      	nop
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr

08003c9e <LL_RCC_SetLPTIMClockSource>:
{
 8003c9e:	b480      	push	{r7}
 8003ca0:	b083      	sub	sp, #12
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003ca6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003caa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	0c1b      	lsrs	r3, r3, #16
 8003cb2:	041b      	lsls	r3, r3, #16
 8003cb4:	43db      	mvns	r3, r3
 8003cb6:	401a      	ands	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	041b      	lsls	r3, r3, #16
 8003cbc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003cc6:	bf00      	nop
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr

08003cd2 <LL_RCC_SetSAIClockSource>:
{
 8003cd2:	b480      	push	{r7}
 8003cd4:	b083      	sub	sp, #12
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8003cda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ce2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003ce6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr

08003cfe <LL_RCC_SetRNGClockSource>:
{
 8003cfe:	b480      	push	{r7}
 8003d00:	b083      	sub	sp, #12
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003d06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d0e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003d12:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr

08003d2a <LL_RCC_SetCLK48ClockSource>:
{
 8003d2a:	b480      	push	{r7}
 8003d2c:	b083      	sub	sp, #12
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8003d32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d3a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003d4a:	bf00      	nop
 8003d4c:	370c      	adds	r7, #12
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr

08003d56 <LL_RCC_SetUSBClockSource>:
{
 8003d56:	b580      	push	{r7, lr}
 8003d58:	b082      	sub	sp, #8
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f7ff ffe3 	bl	8003d2a <LL_RCC_SetCLK48ClockSource>
}
 8003d64:	bf00      	nop
 8003d66:	3708      	adds	r7, #8
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <LL_RCC_SetADCClockSource>:
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003d74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d7c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003d80:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <LL_RCC_GetUSARTClockSource>:
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8003da0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003da4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4013      	ands	r3, r2
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <LL_RCC_GetLPUARTClockSource>:
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003dc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dc4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	4013      	ands	r3, r2
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <LL_RCC_GetI2CClockSource>:
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, I2Cx) >> 4) | (I2Cx << 4));
 8003de0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003de4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	4013      	ands	r3, r2
 8003dec:	091a      	lsrs	r2, r3, #4
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	011b      	lsls	r3, r3, #4
 8003df2:	4313      	orrs	r3, r2
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <LL_RCC_GetLPTIMClockSource>:
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
 8003e08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e0c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4013      	ands	r3, r2
 8003e14:	0c1a      	lsrs	r2, r3, #16
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4313      	orrs	r3, r2
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr

08003e26 <LL_RCC_GetSAIClockSource>:
{
 8003e26:	b480      	push	{r7}
 8003e28:	b083      	sub	sp, #12
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx));
 8003e2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e32:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4013      	ands	r3, r2
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr

08003e46 <LL_RCC_GetRNGClockSource>:
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
 8003e4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e52:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4013      	ands	r3, r2
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	370c      	adds	r7, #12
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <LL_RCC_GetCLK48ClockSource>:
{
 8003e66:	b480      	push	{r7}
 8003e68:	b083      	sub	sp, #12
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, CLK48x));
 8003e6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e72:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4013      	ands	r3, r2
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	370c      	adds	r7, #12
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr

08003e86 <LL_RCC_GetUSBClockSource>:
{
 8003e86:	b580      	push	{r7, lr}
 8003e88:	b082      	sub	sp, #8
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetCLK48ClockSource(USBx);
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f7ff ffe9 	bl	8003e66 <LL_RCC_GetCLK48ClockSource>
 8003e94:	4603      	mov	r3, r0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <LL_RCC_GetADCClockSource>:
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b083      	sub	sp, #12
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx));
 8003ea6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003eaa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4013      	ands	r3, r2
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	370c      	adds	r7, #12
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr

08003ebe <LL_RCC_SetRTCClockSource>:
{
 8003ebe:	b480      	push	{r7}
 8003ec0:	b083      	sub	sp, #12
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003ec6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ece:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ed2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003ede:	bf00      	nop
 8003ee0:	370c      	adds	r7, #12
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr

08003eea <LL_RCC_GetRTCClockSource>:
{
 8003eea:	b480      	push	{r7}
 8003eec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003eee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <LL_RCC_ForceBackupDomainReset>:
{
 8003f04:	b480      	push	{r7}
 8003f06:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003f08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003f14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003f1c:	bf00      	nop
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr

08003f26 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003f26:	b480      	push	{r7}
 8003f28:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003f2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003f36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003f3e:	bf00      	nop
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <LL_RCC_PLL_IsReady>:
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003f4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f56:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f5a:	d101      	bne.n	8003f60 <LL_RCC_PLL_IsReady+0x18>
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e000      	b.n	8003f62 <LL_RCC_PLL_IsReady+0x1a>
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <LL_RCC_PLL_GetN>:
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003f70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	0a1b      	lsrs	r3, r3, #8
 8003f78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr

08003f86 <LL_RCC_PLL_GetP>:
{
 8003f86:	b480      	push	{r7}
 8003f88:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8003f8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	f403 1378 	and.w	r3, r3, #4063232	; 0x3e0000
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr

08003f9e <LL_RCC_PLL_GetQ>:
{
 8003f9e:	b480      	push	{r7}
 8003fa0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
 8003fa2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	f003 6360 	and.w	r3, r3, #234881024	; 0xe000000
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr

08003fb6 <LL_RCC_PLL_GetDivider>:
{
 8003fb6:	b480      	push	{r7}
 8003fb8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003fba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr

08003fce <LL_RCC_PLLSAI1_Enable>:
{
 8003fce:	b480      	push	{r7}
 8003fd0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003fd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003fdc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003fe0:	6013      	str	r3, [r2, #0]
}
 8003fe2:	bf00      	nop
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <LL_RCC_PLLSAI1_Disable>:
{
 8003fec:	b480      	push	{r7}
 8003fee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003ff0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ffa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003ffe:	6013      	str	r3, [r2, #0]
}
 8004000:	bf00      	nop
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr

0800400a <LL_RCC_PLLSAI1_IsReady>:
{
 800400a:	b480      	push	{r7}
 800400c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800400e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004018:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800401c:	d101      	bne.n	8004022 <LL_RCC_PLLSAI1_IsReady+0x18>
 800401e:	2301      	movs	r3, #1
 8004020:	e000      	b.n	8004024 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr

0800402e <LL_RCC_PLLSAI1_GetN>:
{
 800402e:	b480      	push	{r7}
 8004030:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN) >> RCC_PLLSAI1CFGR_PLLN_Pos);
 8004032:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	0a1b      	lsrs	r3, r3, #8
 800403a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800403e:	4618      	mov	r0, r3
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <LL_RCC_PLLSAI1_GetP>:
{
 8004048:	b480      	push	{r7}
 800404a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLP));
 800404c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	f403 1378 	and.w	r3, r3, #4063232	; 0x3e0000
}
 8004056:	4618      	mov	r0, r3
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <LL_RCC_PLLSAI1_GetQ>:
{
 8004060:	b480      	push	{r7}
 8004062:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQ));
 8004064:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	f003 6360 	and.w	r3, r3, #234881024	; 0xe000000
}
 800406e:	4618      	mov	r0, r3
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <LL_RCC_PLLSAI1_GetR>:
{
 8004078:	b480      	push	{r7}
 800407a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR));
 800407c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8004086:	4618      	mov	r0, r3
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <LL_RCC_PLL_GetMainSource>:
{
 8004090:	b480      	push	{r7}
 8004092:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004094:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	f003 0303 	and.w	r3, r3, #3
}
 800409e:	4618      	mov	r0, r3
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b088      	sub	sp, #32
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80040b0:	2300      	movs	r3, #0
 80040b2:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80040b4:	2300      	movs	r3, #0
 80040b6:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d034      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80040cc:	d021      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80040ce:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80040d2:	d81b      	bhi.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80040d4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80040d8:	d01d      	beq.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80040da:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80040de:	d815      	bhi.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d00b      	beq.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x54>
 80040e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040e8:	d110      	bne.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80040ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80040f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040f8:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80040fa:	e00d      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x70>

#if defined(SAI1)
      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	3304      	adds	r3, #4
 8004100:	4618      	mov	r0, r3
 8004102:	f000 fd64 	bl	8004bce <RCCEx_PLLSAI1_ConfigNP>
 8004106:	4603      	mov	r3, r0
 8004108:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800410a:	e005      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	77fb      	strb	r3, [r7, #31]
        break;
 8004110:	e002      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8004112:	bf00      	nop
 8004114:	e000      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8004116:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004118:	7ffb      	ldrb	r3, [r7, #31]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d105      	bne.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004122:	4618      	mov	r0, r3
 8004124:	f7ff fdd5 	bl	8003cd2 <LL_RCC_SetSAIClockSource>
 8004128:	e001      	b.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800412a:	7ffb      	ldrb	r3, [r7, #31]
 800412c:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004136:	2b00      	cmp	r3, #0
 8004138:	d046      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800413a:	f7ff fed6 	bl	8003eea <LL_RCC_GetRTCClockSource>
 800413e:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	429a      	cmp	r2, r3
 8004148:	d03c      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800414a:	f7fe fa4f 	bl	80025ec <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d105      	bne.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004158:	4618      	mov	r0, r3
 800415a:	f7ff feb0 	bl	8003ebe <LL_RCC_SetRTCClockSource>
 800415e:	e02e      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8004160:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004164:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004168:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800416a:	f7ff fecb 	bl	8003f04 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800416e:	f7ff feda 	bl	8003f26 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417c:	4313      	orrs	r3, r2
 800417e:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8004180:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800418a:	f7ff fc3b 	bl	8003a04 <LL_RCC_LSE_IsEnabled>
 800418e:	4603      	mov	r3, r0
 8004190:	2b01      	cmp	r3, #1
 8004192:	d114      	bne.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004194:	f7fd fbd2 	bl	800193c <HAL_GetTick>
 8004198:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800419a:	e00b      	b.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800419c:	f7fd fbce 	bl	800193c <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d902      	bls.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	77fb      	strb	r3, [r7, #31]
              break;
 80041b2:	e004      	b.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80041b4:	f7ff fc38 	bl	8003a28 <LL_RCC_LSE_IsReady>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d1ee      	bne.n	800419c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80041be:	7ffb      	ldrb	r3, [r7, #31]
 80041c0:	77bb      	strb	r3, [r7, #30]
 80041c2:	e001      	b.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041c4:	7ffb      	ldrb	r3, [r7, #31]
 80041c6:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0301 	and.w	r3, r3, #1
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d004      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	4618      	mov	r0, r3
 80041da:	f7ff fd17 	bl	8003c0c <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0302 	and.w	r3, r3, #2
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d004      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	69db      	ldr	r3, [r3, #28]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7ff fd22 	bl	8003c38 <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0310 	and.w	r3, r3, #16
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d004      	beq.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004204:	4618      	mov	r0, r3
 8004206:	f7ff fd4a 	bl	8003c9e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0320 	and.w	r3, r3, #32
 8004212:	2b00      	cmp	r3, #0
 8004214:	d004      	beq.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421a:	4618      	mov	r0, r3
 800421c:	f7ff fd3f 	bl	8003c9e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0304 	and.w	r3, r3, #4
 8004228:	2b00      	cmp	r3, #0
 800422a:	d004      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a1b      	ldr	r3, [r3, #32]
 8004230:	4618      	mov	r0, r3
 8004232:	f7ff fd17 	bl	8003c64 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0308 	and.w	r3, r3, #8
 800423e:	2b00      	cmp	r3, #0
 8004240:	d004      	beq.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004246:	4618      	mov	r0, r3
 8004248:	f7ff fd0c 	bl	8003c64 <LL_RCC_SetI2CClockSource>
  }
#endif

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004254:	2b00      	cmp	r3, #0
 8004256:	d022      	beq.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800425c:	4618      	mov	r0, r3
 800425e:	f7ff fd7a 	bl	8003d56 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004266:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800426a:	d107      	bne.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800426c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004276:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800427a:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
  if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004280:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004284:	d10b      	bne.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	3304      	adds	r3, #4
 800428a:	4618      	mov	r0, r3
 800428c:	f000 fcfa 	bl	8004c84 <RCCEx_PLLSAI1_ConfigNQ>
 8004290:	4603      	mov	r3, r0
 8004292:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 8004294:	7ffb      	ldrb	r3, [r7, #31]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d001      	beq.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* set overall return value */
      status = ret;
 800429a:	7ffb      	ldrb	r3, [r7, #31]
 800429c:	77bb      	strb	r3, [r7, #30]
#endif
  }
#endif

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d02b      	beq.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042b2:	d008      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80042bc:	d003      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d105      	bne.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7ff fd17 	bl	8003cfe <LL_RCC_SetRNGClockSource>
 80042d0:	e00a      	b.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042da:	60fb      	str	r3, [r7, #12]
 80042dc:	2000      	movs	r0, #0
 80042de:	f7ff fd0e 	bl	8003cfe <LL_RCC_SetRNGClockSource>
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f7ff fd21 	bl	8003d2a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ec:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80042f0:	d107      	bne.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80042f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80042fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004300:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800430a:	2b00      	cmp	r3, #0
 800430c:	d022      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004312:	4618      	mov	r0, r3
 8004314:	f7ff fd2a 	bl	8003d6c <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800431c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004320:	d107      	bne.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004322:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800432c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004330:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
  if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004336:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800433a:	d10b      	bne.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	3304      	adds	r3, #4
 8004340:	4618      	mov	r0, r3
 8004342:	f000 fcfa 	bl	8004d3a <RCCEx_PLLSAI1_ConfigNR>
 8004346:	4603      	mov	r3, r0
 8004348:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 800434a:	7ffb      	ldrb	r3, [r7, #31]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d001      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* set overall return value */
      status = ret;
 8004350:	7ffb      	ldrb	r3, [r7, #31]
 8004352:	77bb      	strb	r3, [r7, #30]
  }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800435c:	2b00      	cmp	r3, #0
 800435e:	d004      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004364:	4618      	mov	r0, r3
 8004366:	f7ff fbca 	bl	8003afe <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d009      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800437a:	4618      	mov	r0, r3
 800437c:	f7ff fc26 	bl	8003bcc <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004384:	4618      	mov	r0, r3
 8004386:	f7ff fc01 	bl	8003b8c <LL_RCC_SetSMPSClockSource>
  }
#endif


  return status;
 800438a:	7fbb      	ldrb	r3, [r7, #30]
}
 800438c:	4618      	mov	r0, r3
 800438e:	3720      	adds	r7, #32
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_RFWAKEUP  RFWKP peripheral clock
  *            @arg @ref RCC_PERIPHCLK_SMPS  SMPS peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004394:	b590      	push	{r4, r7, lr}
 8004396:	b093      	sub	sp, #76	; 0x4c
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800439c:	2300      	movs	r3, #0
 800439e:	647b      	str	r3, [r7, #68]	; 0x44
  
#if defined(RCC_SMPS_SUPPORT)
  uint32_t smps_prescaler_index = ((LL_RCC_GetSMPSPrescaler()) >> RCC_SMPSCR_SMPSDIV_Pos);
 80043a0:	f7ff fc28 	bl	8003bf4 <LL_RCC_GetSMPSPrescaler>
 80043a4:	4603      	mov	r3, r0
 80043a6:	091b      	lsrs	r3, r3, #4
 80043a8:	643b      	str	r3, [r7, #64]	; 0x40
#endif
  
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043b0:	d12d      	bne.n	800440e <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
  {
    uint32_t rtcClockSource = LL_RCC_GetRTCClockSource();
 80043b2:	f7ff fd9a 	bl	8003eea <LL_RCC_GetRTCClockSource>
 80043b6:	6138      	str	r0, [r7, #16]
    
    if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSE) /* LSE clock used as RTC clock source */
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043be:	d109      	bne.n	80043d4 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 80043c0:	f7ff fb32 	bl	8003a28 <LL_RCC_LSE_IsReady>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	f040 83d8 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = LSE_VALUE;
 80043cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043d0:	647b      	str	r3, [r7, #68]	; 0x44
 80043d2:	e3d3      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSI) /* LSI clock used as RTC clock source */
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043da:	d110      	bne.n	80043fe <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 80043dc:	f7ff fb36 	bl	8003a4c <LL_RCC_LSI1_IsReady>
 80043e0:	60f8      	str	r0, [r7, #12]
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 80043e2:	f7ff fb45 	bl	8003a70 <LL_RCC_LSI2_IsReady>
 80043e6:	60b8      	str	r0, [r7, #8]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d003      	beq.n	80043f6 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	f040 83c3 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = LSI_VALUE;
 80043f6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80043fa:	647b      	str	r3, [r7, #68]	; 0x44
 80043fc:	e3be      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_HSE_DIV32) /* HSE clock used as RTC clock source */
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004404:	f040 83ba 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
    {
      frequency = HSE_VALUE / 32U;
 8004408:	4bba      	ldr	r3, [pc, #744]	; (80046f4 <HAL_RCCEx_GetPeriphCLKFreq+0x360>)
 800440a:	647b      	str	r3, [r7, #68]	; 0x44
 800440c:	e3b6      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
    {
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#if defined(SAI1)
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2b40      	cmp	r3, #64	; 0x40
 8004412:	d130      	bne.n	8004476 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
  {
    switch (LL_RCC_GetSAIClockSource(LL_RCC_SAI1_CLKSOURCE))
 8004414:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 8004418:	f7ff fd05 	bl	8003e26 <LL_RCC_GetSAIClockSource>
 800441c:	4603      	mov	r3, r0
 800441e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004422:	d008      	beq.n	8004436 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 8004424:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004428:	d822      	bhi.n	8004470 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800442a:	2b00      	cmp	r3, #0
 800442c:	d00c      	beq.n	8004448 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800442e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004432:	d013      	beq.n	800445c <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 8004434:	e01c      	b.n	8004470 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
    {
    case LL_RCC_SAI1_CLKSOURCE_HSI:        /* HSI clock used as SAI1 clock source */
      if (LL_RCC_HSI_IsReady() == 1U)
 8004436:	f7ff fac1 	bl	80039bc <LL_RCC_HSI_IsReady>
 800443a:	4603      	mov	r3, r0
 800443c:	2b01      	cmp	r3, #1
 800443e:	f040 837e 	bne.w	8004b3e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
      {
        frequency = HSI_VALUE;
 8004442:	4bad      	ldr	r3, [pc, #692]	; (80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 8004444:	647b      	str	r3, [r7, #68]	; 0x44
      }
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
 8004446:	e37a      	b.n	8004b3e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
      
#if defined(SAI1)
    case LL_RCC_SAI1_CLKSOURCE_PLLSAI1:    /* PLLSAI1 clock used as SAI1 clock source */
      if (LL_RCC_PLLSAI1_IsReady() == 1U)
 8004448:	f7ff fddf 	bl	800400a <LL_RCC_PLLSAI1_IsReady>
 800444c:	4603      	mov	r3, r0
 800444e:	2b01      	cmp	r3, #1
 8004450:	f040 8377 	bne.w	8004b42 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
      {
        frequency = RCC_PLLSAI1_GetFreqDomain_P();
 8004454:	f000 fdce 	bl	8004ff4 <RCC_PLLSAI1_GetFreqDomain_P>
 8004458:	6478      	str	r0, [r7, #68]	; 0x44
      }
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
 800445a:	e372      	b.n	8004b42 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
#endif
      
    case LL_RCC_SAI1_CLKSOURCE_PLL:        /* PLL clock used as SAI1 clock source */
      if (LL_RCC_PLL_IsReady() == 1U)
 800445c:	f7ff fd74 	bl	8003f48 <LL_RCC_PLL_IsReady>
 8004460:	4603      	mov	r3, r0
 8004462:	2b01      	cmp	r3, #1
 8004464:	f040 836f 	bne.w	8004b46 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
      {
        frequency = RCC_PLL_GetFreqDomain_P();
 8004468:	f000 fcc2 	bl	8004df0 <RCC_PLL_GetFreqDomain_P>
 800446c:	6478      	str	r0, [r7, #68]	; 0x44
      }
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
 800446e:	e36a      	b.n	8004b46 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
      
    default: /* External input clock used as SAI1 clock source */
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004470:	4ba2      	ldr	r3, [pc, #648]	; (80046fc <HAL_RCCEx_GetPeriphCLKFreq+0x368>)
 8004472:	647b      	str	r3, [r7, #68]	; 0x44
      break;
 8004474:	e382      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
    }
  }
#endif
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800447c:	d168      	bne.n	8004550 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
  {
    uint32_t rngClockSource = HAL_RCCEx_GetRngCLKSource();
 800447e:	f000 fb87 	bl	8004b90 <HAL_RCCEx_GetRngCLKSource>
 8004482:	61f8      	str	r0, [r7, #28]
    
    if (rngClockSource == RCC_RNGCLKSOURCE_LSI)             /* LSI clock used as RNG clock source */
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800448a:	d110      	bne.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 800448c:	f7ff fade 	bl	8003a4c <LL_RCC_LSI1_IsReady>
 8004490:	61b8      	str	r0, [r7, #24]
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 8004492:	f7ff faed 	bl	8003a70 <LL_RCC_LSI2_IsReady>
 8004496:	6178      	str	r0, [r7, #20]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d003      	beq.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	f040 836b 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = LSI_VALUE;
 80044a6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80044aa:	647b      	str	r3, [r7, #68]	; 0x44
 80044ac:	e366      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_LSE)        /* LSE clock used as RNG clock source */
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80044b4:	d109      	bne.n	80044ca <HAL_RCCEx_GetPeriphCLKFreq+0x136>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 80044b6:	f7ff fab7 	bl	8003a28 <LL_RCC_LSE_IsReady>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b01      	cmp	r3, #1
 80044be:	f040 835d 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = LSE_VALUE;
 80044c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044c6:	647b      	str	r3, [r7, #68]	; 0x44
 80044c8:	e358      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_PLL)        /* PLL clock divided by 3 used as RNG clock source */
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80044d0:	d10e      	bne.n	80044f0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
    {
      if (LL_RCC_PLL_IsReady() == 1U)
 80044d2:	f7ff fd39 	bl	8003f48 <LL_RCC_PLL_IsReady>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b01      	cmp	r3, #1
 80044da:	f040 834f 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = (RCC_PLL_GetFreqDomain_Q() / 3U);
 80044de:	f000 fcdd 	bl	8004e9c <RCC_PLL_GetFreqDomain_Q>
 80044e2:	4603      	mov	r3, r0
 80044e4:	4a86      	ldr	r2, [pc, #536]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80044e6:	fba2 2303 	umull	r2, r3, r2, r3
 80044ea:	085b      	lsrs	r3, r3, #1
 80044ec:	647b      	str	r3, [r7, #68]	; 0x44
 80044ee:	e345      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_MSI)        /* MSI clock divided by 3 used as RNG clock source */
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	f1b3 5fe0 	cmp.w	r3, #469762048	; 0x1c000000
 80044f6:	d114      	bne.n	8004522 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    {
      if (LL_RCC_MSI_IsReady() == 1U)
 80044f8:	f7ff facc 	bl	8003a94 <LL_RCC_MSI_IsReady>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b01      	cmp	r3, #1
 8004500:	f040 833c 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = (__LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()) / 3U);
 8004504:	f7ff fae6 	bl	8003ad4 <LL_RCC_MSI_GetRange>
 8004508:	4603      	mov	r3, r0
 800450a:	091b      	lsrs	r3, r3, #4
 800450c:	f003 030f 	and.w	r3, r3, #15
 8004510:	4a7c      	ldr	r2, [pc, #496]	; (8004704 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 8004512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004516:	4a7a      	ldr	r2, [pc, #488]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8004518:	fba2 2303 	umull	r2, r3, r2, r3
 800451c:	085b      	lsrs	r3, r3, #1
 800451e:	647b      	str	r3, [r7, #68]	; 0x44
 8004520:	e32c      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
#if defined(SAI1)
    else if (rngClockSource == RCC_RNGCLKSOURCE_PLLSAI1)    /* PLLSAI1 clock used as SAI1 clock source */
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	f1b3 5fa0 	cmp.w	r3, #335544320	; 0x14000000
 8004528:	d109      	bne.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    {
      if (LL_RCC_PLLSAI1_IsReady() == 1U)
 800452a:	f7ff fd6e 	bl	800400a <LL_RCC_PLLSAI1_IsReady>
 800452e:	4603      	mov	r3, r0
 8004530:	2b01      	cmp	r3, #1
 8004532:	f040 8323 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = RCC_PLLSAI1_GetFreqDomain_Q();
 8004536:	f000 fdb3 	bl	80050a0 <RCC_PLLSAI1_GetFreqDomain_Q>
 800453a:	6478      	str	r0, [r7, #68]	; 0x44
 800453c:	e31e      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
    }
#endif /* SAI1 */
    else                                                    /* HSI48 clock divided by 3 used as RNG clock source */
    {
#if defined(RCC_HSI48_SUPPORT)
      if (LL_RCC_HSI48_IsReady() == 1U)
 800453e:	f7ff fa4f 	bl	80039e0 <LL_RCC_HSI48_IsReady>
 8004542:	4603      	mov	r3, r0
 8004544:	2b01      	cmp	r3, #1
 8004546:	f040 8319 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = HSI48_VALUE / 3U;
 800454a:	4b6b      	ldr	r3, [pc, #428]	; (80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 800454c:	647b      	str	r3, [r7, #68]	; 0x44
 800454e:	e315      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      /* Nothing to do as frequency already initialized to 0U */
#endif
    }
  }
#if defined(USB)
  else if (PeriphClk == RCC_PERIPHCLK_USB)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004556:	d13f      	bne.n	80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
  {
    switch (LL_RCC_GetUSBClockSource(LL_RCC_USB_CLKSOURCE))
 8004558:	f04f 6040 	mov.w	r0, #201326592	; 0xc000000
 800455c:	f7ff fc93 	bl	8003e86 <LL_RCC_GetUSBClockSource>
 8004560:	4603      	mov	r3, r0
 8004562:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004566:	d01d      	beq.n	80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8004568:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800456c:	d82b      	bhi.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x232>
 800456e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004572:	d003      	beq.n	800457c <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 8004574:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004578:	d00a      	beq.n	8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 800457a:	e024      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x232>
    {
#if defined(SAI1)
    case LL_RCC_USB_CLKSOURCE_PLLSAI1:       /* PLLSAI1 clock used as USB clock source */
      if (LL_RCC_PLLSAI1_IsReady() == 1U)
 800457c:	f7ff fd45 	bl	800400a <LL_RCC_PLLSAI1_IsReady>
 8004580:	4603      	mov	r3, r0
 8004582:	2b01      	cmp	r3, #1
 8004584:	f040 82e1 	bne.w	8004b4a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
      {
        frequency = RCC_PLLSAI1_GetFreqDomain_Q();
 8004588:	f000 fd8a 	bl	80050a0 <RCC_PLLSAI1_GetFreqDomain_Q>
 800458c:	6478      	str	r0, [r7, #68]	; 0x44
      }
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
 800458e:	e2dc      	b.n	8004b4a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
#endif
      
    case LL_RCC_USB_CLKSOURCE_PLL:           /* PLL clock used as USB clock source */
      if (LL_RCC_PLL_IsReady() == 1U)
 8004590:	f7ff fcda 	bl	8003f48 <LL_RCC_PLL_IsReady>
 8004594:	4603      	mov	r3, r0
 8004596:	2b01      	cmp	r3, #1
 8004598:	f040 82d9 	bne.w	8004b4e <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>
      {
        frequency = RCC_PLL_GetFreqDomain_Q();
 800459c:	f000 fc7e 	bl	8004e9c <RCC_PLL_GetFreqDomain_Q>
 80045a0:	6478      	str	r0, [r7, #68]	; 0x44
      }
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
 80045a2:	e2d4      	b.n	8004b4e <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>
      
    case LL_RCC_USB_CLKSOURCE_MSI:           /* MSI clock used as USB clock source */
      if (LL_RCC_MSI_IsReady() == 1U)
 80045a4:	f7ff fa76 	bl	8003a94 <LL_RCC_MSI_IsReady>
 80045a8:	4603      	mov	r3, r0
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	f040 82d1 	bne.w	8004b52 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
        frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80045b0:	f7ff fa90 	bl	8003ad4 <LL_RCC_MSI_GetRange>
 80045b4:	4603      	mov	r3, r0
 80045b6:	091b      	lsrs	r3, r3, #4
 80045b8:	f003 030f 	and.w	r3, r3, #15
 80045bc:	4a51      	ldr	r2, [pc, #324]	; (8004704 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 80045be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045c2:	647b      	str	r3, [r7, #68]	; 0x44
      }
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
 80045c4:	e2c5      	b.n	8004b52 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      
    default: /* HSI48 clock used as USB clock source */
      if (LL_RCC_HSI48_IsReady() == 1U)
 80045c6:	f7ff fa0b 	bl	80039e0 <LL_RCC_HSI48_IsReady>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	f040 82c2 	bne.w	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
      {
        frequency = HSI48_VALUE;
 80045d2:	4b4d      	ldr	r3, [pc, #308]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x374>)
 80045d4:	647b      	str	r3, [r7, #68]	; 0x44
      }
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
 80045d6:	e2be      	b.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
    }
  }
#endif
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d140      	bne.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
  {
    switch (LL_RCC_GetUSARTClockSource(LL_RCC_USART1_CLKSOURCE))
 80045de:	2003      	movs	r0, #3
 80045e0:	f7ff fbda 	bl	8003d98 <LL_RCC_GetUSARTClockSource>
 80045e4:	4603      	mov	r3, r0
 80045e6:	2b03      	cmp	r3, #3
 80045e8:	d013      	beq.n	8004612 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
 80045ea:	2b03      	cmp	r3, #3
 80045ec:	d81b      	bhi.n	8004626 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d002      	beq.n	80045f8 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d004      	beq.n	8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 80045f6:	e016      	b.n	8004626 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
    {
    case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
      frequency = HAL_RCC_GetSysClockFreq();
 80045f8:	f7ff f858 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 80045fc:	6478      	str	r0, [r7, #68]	; 0x44
      break;
 80045fe:	e2bd      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      
    case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
      if (LL_RCC_HSI_IsReady() == 1U)
 8004600:	f7ff f9dc 	bl	80039bc <LL_RCC_HSI_IsReady>
 8004604:	4603      	mov	r3, r0
 8004606:	2b01      	cmp	r3, #1
 8004608:	f040 82a7 	bne.w	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
      {
        frequency = HSI_VALUE;
 800460c:	4b3a      	ldr	r3, [pc, #232]	; (80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 800460e:	647b      	str	r3, [r7, #68]	; 0x44
      }
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
 8004610:	e2a3      	b.n	8004b5a <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
      
    case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
      if (LL_RCC_LSE_IsReady() == 1U)
 8004612:	f7ff fa09 	bl	8003a28 <LL_RCC_LSE_IsReady>
 8004616:	4603      	mov	r3, r0
 8004618:	2b01      	cmp	r3, #1
 800461a:	f040 82a0 	bne.w	8004b5e <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
      {
        frequency = LSE_VALUE;
 800461e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004622:	647b      	str	r3, [r7, #68]	; 0x44
      }
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
 8004624:	e29b      	b.n	8004b5e <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
      
    default: /* USART1 Clock is PCLK2 */
      frequency = __LL_RCC_CALC_PCLK2_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), \
 8004626:	f7ff f841 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 800462a:	4604      	mov	r4, r0
 800462c:	f7ff fa8a 	bl	8003b44 <LL_RCC_GetAHBPrescaler>
 8004630:	4603      	mov	r3, r0
 8004632:	091b      	lsrs	r3, r3, #4
 8004634:	f003 030f 	and.w	r3, r3, #15
 8004638:	4a34      	ldr	r2, [pc, #208]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 800463a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800463e:	fbb4 f4f3 	udiv	r4, r4, r3
 8004642:	f7ff fa97 	bl	8003b74 <LL_RCC_GetAPB2Prescaler>
 8004646:	4603      	mov	r3, r0
 8004648:	0adb      	lsrs	r3, r3, #11
 800464a:	f003 0307 	and.w	r3, r3, #7
 800464e:	4a30      	ldr	r2, [pc, #192]	; (8004710 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>)
 8004650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004654:	f003 031f 	and.w	r3, r3, #31
 8004658:	fa24 f303 	lsr.w	r3, r4, r3
 800465c:	647b      	str	r3, [r7, #68]	; 0x44
        LL_RCC_GetAHBPrescaler()), LL_RCC_GetAPB2Prescaler());
      break;
 800465e:	e28d      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
    }
  }
#if defined(LPUART1)
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2b02      	cmp	r3, #2
 8004664:	d156      	bne.n	8004714 <HAL_RCCEx_GetPeriphCLKFreq+0x380>
  {
    switch (LL_RCC_GetLPUARTClockSource(LL_RCC_LPUART1_CLKSOURCE))
 8004666:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800466a:	f7ff fba5 	bl	8003db8 <LL_RCC_GetLPUARTClockSource>
 800466e:	4603      	mov	r3, r0
 8004670:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004674:	d016      	beq.n	80046a4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 8004676:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800467a:	d81d      	bhi.n	80046b8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800467c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004680:	d003      	beq.n	800468a <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8004682:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004686:	d004      	beq.n	8004692 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 8004688:	e016      	b.n	80046b8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
    {
    case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */
      frequency = HAL_RCC_GetSysClockFreq();
 800468a:	f7ff f80f 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 800468e:	6478      	str	r0, [r7, #68]	; 0x44
      break;
 8004690:	e274      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      
    case LL_RCC_LPUART1_CLKSOURCE_HSI:    /* LPUART1 Clock is HSI Osc. */
      if (LL_RCC_HSI_IsReady() == 1U)
 8004692:	f7ff f993 	bl	80039bc <LL_RCC_HSI_IsReady>
 8004696:	4603      	mov	r3, r0
 8004698:	2b01      	cmp	r3, #1
 800469a:	f040 8262 	bne.w	8004b62 <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
      {
        frequency = HSI_VALUE;
 800469e:	4b16      	ldr	r3, [pc, #88]	; (80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 80046a0:	647b      	str	r3, [r7, #68]	; 0x44
      }
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
 80046a2:	e25e      	b.n	8004b62 <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
      
    case LL_RCC_LPUART1_CLKSOURCE_LSE:    /* LPUART1 Clock is LSE Osc. */
      if (LL_RCC_LSE_IsReady() == 1U)
 80046a4:	f7ff f9c0 	bl	8003a28 <LL_RCC_LSE_IsReady>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	f040 825b 	bne.w	8004b66 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
      {
        frequency = LSE_VALUE;
 80046b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046b4:	647b      	str	r3, [r7, #68]	; 0x44
      }
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
 80046b6:	e256      	b.n	8004b66 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
      
    default: /* LPUART1 Clock is PCLK1 */
      frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), \
 80046b8:	f7fe fff8 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 80046bc:	4604      	mov	r4, r0
 80046be:	f7ff fa41 	bl	8003b44 <LL_RCC_GetAHBPrescaler>
 80046c2:	4603      	mov	r3, r0
 80046c4:	091b      	lsrs	r3, r3, #4
 80046c6:	f003 030f 	and.w	r3, r3, #15
 80046ca:	4a10      	ldr	r2, [pc, #64]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 80046cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046d0:	fbb4 f4f3 	udiv	r4, r4, r3
 80046d4:	f7ff fa42 	bl	8003b5c <LL_RCC_GetAPB1Prescaler>
 80046d8:	4603      	mov	r3, r0
 80046da:	0a1b      	lsrs	r3, r3, #8
 80046dc:	f003 0307 	and.w	r3, r3, #7
 80046e0:	4a0b      	ldr	r2, [pc, #44]	; (8004710 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>)
 80046e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046e6:	f003 031f 	and.w	r3, r3, #31
 80046ea:	fa24 f303 	lsr.w	r3, r4, r3
 80046ee:	647b      	str	r3, [r7, #68]	; 0x44
        LL_RCC_GetAHBPrescaler()), LL_RCC_GetAPB1Prescaler());
      break;
 80046f0:	e244      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
 80046f2:	bf00      	nop
 80046f4:	000f4240 	.word	0x000f4240
 80046f8:	00f42400 	.word	0x00f42400
 80046fc:	001fff68 	.word	0x001fff68
 8004700:	aaaaaaab 	.word	0xaaaaaaab
 8004704:	08007714 	.word	0x08007714
 8004708:	02dc6c00 	.word	0x02dc6c00
 800470c:	080076b4 	.word	0x080076b4
 8004710:	080076f4 	.word	0x080076f4
    }
  }
#endif
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800471a:	d12a      	bne.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
  {
    switch (LL_RCC_GetADCClockSource(LL_RCC_ADC_CLKSOURCE))
 800471c:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 8004720:	f7ff fbbd 	bl	8003e9e <LL_RCC_GetADCClockSource>
 8004724:	4603      	mov	r3, r0
 8004726:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800472a:	d014      	beq.n	8004756 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800472c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004730:	f200 821b 	bhi.w	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
 8004734:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004738:	d003      	beq.n	8004742 <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 800473a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800473e:	d00e      	beq.n	800475e <HAL_RCCEx_GetPeriphCLKFreq+0x3ca>
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
      
    default: /* No clock used as ADC clock source */
      break;
 8004740:	e213      	b.n	8004b6a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
      if (LL_RCC_PLLSAI1_IsReady() == 1U)
 8004742:	f7ff fc62 	bl	800400a <LL_RCC_PLLSAI1_IsReady>
 8004746:	4603      	mov	r3, r0
 8004748:	2b01      	cmp	r3, #1
 800474a:	f040 8210 	bne.w	8004b6e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        frequency = RCC_PLLSAI1_GetFreqDomain_R();
 800474e:	f000 fbfb 	bl	8004f48 <RCC_PLLSAI1_GetFreqDomain_R>
 8004752:	6478      	str	r0, [r7, #68]	; 0x44
      break;
 8004754:	e20b      	b.n	8004b6e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
      frequency = HAL_RCC_GetSysClockFreq();
 8004756:	f7fe ffa9 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 800475a:	6478      	str	r0, [r7, #68]	; 0x44
      break;
 800475c:	e20e      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      if (LL_RCC_PLL_IsReady() == 1U)
 800475e:	f7ff fbf3 	bl	8003f48 <LL_RCC_PLL_IsReady>
 8004762:	4603      	mov	r3, r0
 8004764:	2b01      	cmp	r3, #1
 8004766:	f040 8204 	bne.w	8004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
        frequency = RCC_PLL_GetFreqDomain_P();
 800476a:	f000 fb41 	bl	8004df0 <RCC_PLL_GetFreqDomain_P>
 800476e:	6478      	str	r0, [r7, #68]	; 0x44
      break;
 8004770:	e1ff      	b.n	8004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2b04      	cmp	r3, #4
 8004776:	d135      	bne.n	80047e4 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
  {
    switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C1_CLKSOURCE))
 8004778:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 800477c:	f7ff fb2c 	bl	8003dd8 <LL_RCC_GetI2CClockSource>
 8004780:	4603      	mov	r3, r0
 8004782:	4ab7      	ldr	r2, [pc, #732]	; (8004a60 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d003      	beq.n	8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8004788:	4ab6      	ldr	r2, [pc, #728]	; (8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d004      	beq.n	8004798 <HAL_RCCEx_GetPeriphCLKFreq+0x404>
 800478e:	e00c      	b.n	80047aa <HAL_RCCEx_GetPeriphCLKFreq+0x416>
    {
    case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */
      frequency = HAL_RCC_GetSysClockFreq();
 8004790:	f7fe ff8c 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 8004794:	6478      	str	r0, [r7, #68]	; 0x44
      break;
 8004796:	e1f1      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      
    case LL_RCC_I2C1_CLKSOURCE_HSI:    /* I2C1 Clock is HSI Osc. */
      if (LL_RCC_HSI_IsReady() == 1U)
 8004798:	f7ff f910 	bl	80039bc <LL_RCC_HSI_IsReady>
 800479c:	4603      	mov	r3, r0
 800479e:	2b01      	cmp	r3, #1
 80047a0:	f040 81e9 	bne.w	8004b76 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
      {
        frequency = HSI_VALUE;
 80047a4:	4bb0      	ldr	r3, [pc, #704]	; (8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 80047a6:	647b      	str	r3, [r7, #68]	; 0x44
      }
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
 80047a8:	e1e5      	b.n	8004b76 <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
      
    default: /* I2C1 Clock is PCLK1 */
      frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), \
 80047aa:	f7fe ff7f 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 80047ae:	4604      	mov	r4, r0
 80047b0:	f7ff f9c8 	bl	8003b44 <LL_RCC_GetAHBPrescaler>
 80047b4:	4603      	mov	r3, r0
 80047b6:	091b      	lsrs	r3, r3, #4
 80047b8:	f003 030f 	and.w	r3, r3, #15
 80047bc:	4aab      	ldr	r2, [pc, #684]	; (8004a6c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 80047be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047c2:	fbb4 f4f3 	udiv	r4, r4, r3
 80047c6:	f7ff f9c9 	bl	8003b5c <LL_RCC_GetAPB1Prescaler>
 80047ca:	4603      	mov	r3, r0
 80047cc:	0a1b      	lsrs	r3, r3, #8
 80047ce:	f003 0307 	and.w	r3, r3, #7
 80047d2:	4aa7      	ldr	r2, [pc, #668]	; (8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>)
 80047d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047d8:	f003 031f 	and.w	r3, r3, #31
 80047dc:	fa24 f303 	lsr.w	r3, r4, r3
 80047e0:	647b      	str	r3, [r7, #68]	; 0x44
        LL_RCC_GetAHBPrescaler()), LL_RCC_GetAPB1Prescaler());
      break;
 80047e2:	e1cb      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
    }
  }
#if defined(I2C3)
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2b08      	cmp	r3, #8
 80047e8:	d135      	bne.n	8004856 <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
  {
    switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C3_CLKSOURCE))
 80047ea:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80047ee:	f7ff faf3 	bl	8003dd8 <LL_RCC_GetI2CClockSource>
 80047f2:	4603      	mov	r3, r0
 80047f4:	4a9f      	ldr	r2, [pc, #636]	; (8004a74 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d003      	beq.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
 80047fa:	4a9f      	ldr	r2, [pc, #636]	; (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d004      	beq.n	800480a <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 8004800:	e00c      	b.n	800481c <HAL_RCCEx_GetPeriphCLKFreq+0x488>
    {
    case LL_RCC_I2C3_CLKSOURCE_SYSCLK: /* I2C3 Clock is System Clock */
      frequency = HAL_RCC_GetSysClockFreq();
 8004802:	f7fe ff53 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 8004806:	6478      	str	r0, [r7, #68]	; 0x44
      break;
 8004808:	e1b8      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      
    case LL_RCC_I2C3_CLKSOURCE_HSI: /* I2C3 Clock is HSI Osc. */
      if (LL_RCC_HSI_IsReady() == 1U)
 800480a:	f7ff f8d7 	bl	80039bc <LL_RCC_HSI_IsReady>
 800480e:	4603      	mov	r3, r0
 8004810:	2b01      	cmp	r3, #1
 8004812:	f040 81b2 	bne.w	8004b7a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
      {
        frequency = HSI_VALUE;
 8004816:	4b94      	ldr	r3, [pc, #592]	; (8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004818:	647b      	str	r3, [r7, #68]	; 0x44
      }
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
      break;
 800481a:	e1ae      	b.n	8004b7a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
      
    default: /* I2C3 Clock is PCLK1 */
      frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), \
 800481c:	f7fe ff46 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 8004820:	4604      	mov	r4, r0
 8004822:	f7ff f98f 	bl	8003b44 <LL_RCC_GetAHBPrescaler>
 8004826:	4603      	mov	r3, r0
 8004828:	091b      	lsrs	r3, r3, #4
 800482a:	f003 030f 	and.w	r3, r3, #15
 800482e:	4a8f      	ldr	r2, [pc, #572]	; (8004a6c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004830:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004834:	fbb4 f4f3 	udiv	r4, r4, r3
 8004838:	f7ff f990 	bl	8003b5c <LL_RCC_GetAPB1Prescaler>
 800483c:	4603      	mov	r3, r0
 800483e:	0a1b      	lsrs	r3, r3, #8
 8004840:	f003 0307 	and.w	r3, r3, #7
 8004844:	4a8a      	ldr	r2, [pc, #552]	; (8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>)
 8004846:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800484a:	f003 031f 	and.w	r3, r3, #31
 800484e:	fa24 f303 	lsr.w	r3, r4, r3
 8004852:	647b      	str	r3, [r7, #68]	; 0x44
        LL_RCC_GetAHBPrescaler()), LL_RCC_GetAPB1Prescaler());
      break;
 8004854:	e192      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
    }
  }
#endif
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2b10      	cmp	r3, #16
 800485a:	d151      	bne.n	8004900 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
  {
    uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE);
 800485c:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 8004860:	f7ff face 	bl	8003e00 <LL_RCC_GetLPTIMClockSource>
 8004864:	62b8      	str	r0, [r7, #40]	; 0x28
    
    if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSI) /* LPTIM1 Clock is LSI Osc. */
 8004866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004868:	4a84      	ldr	r2, [pc, #528]	; (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d110      	bne.n	8004890 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 800486e:	f7ff f8ed 	bl	8003a4c <LL_RCC_LSI1_IsReady>
 8004872:	6278      	str	r0, [r7, #36]	; 0x24
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 8004874:	f7ff f8fc 	bl	8003a70 <LL_RCC_LSI2_IsReady>
 8004878:	6238      	str	r0, [r7, #32]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 800487a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487c:	2b01      	cmp	r3, #1
 800487e:	d003      	beq.n	8004888 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 8004880:	6a3b      	ldr	r3, [r7, #32]
 8004882:	2b01      	cmp	r3, #1
 8004884:	f040 817a 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = LSI_VALUE;
 8004888:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800488c:	647b      	str	r3, [r7, #68]	; 0x44
 800488e:	e175      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_HSI) /* LPTIM1 Clock is HSI Osc. */
 8004890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004892:	4a7b      	ldr	r2, [pc, #492]	; (8004a80 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d108      	bne.n	80048aa <HAL_RCCEx_GetPeriphCLKFreq+0x516>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 8004898:	f7ff f890 	bl	80039bc <LL_RCC_HSI_IsReady>
 800489c:	4603      	mov	r3, r0
 800489e:	2b01      	cmp	r3, #1
 80048a0:	f040 816c 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = HSI_VALUE;
 80048a4:	4b70      	ldr	r3, [pc, #448]	; (8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 80048a6:	647b      	str	r3, [r7, #68]	; 0x44
 80048a8:	e168      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSE) /* LPTIM1 Clock is LSE Osc. */
 80048aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ac:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 80048b0:	d109      	bne.n	80048c6 <HAL_RCCEx_GetPeriphCLKFreq+0x532>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 80048b2:	f7ff f8b9 	bl	8003a28 <LL_RCC_LSE_IsReady>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	f040 815f 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = LSE_VALUE;
 80048be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048c2:	647b      	str	r3, [r7, #68]	; 0x44
 80048c4:	e15a      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else /* LPTIM1 Clock is PCLK1 */
    {
      frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler()), LL_RCC_GetAPB1Prescaler());
 80048c6:	f7fe fef1 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 80048ca:	4604      	mov	r4, r0
 80048cc:	f7ff f93a 	bl	8003b44 <LL_RCC_GetAHBPrescaler>
 80048d0:	4603      	mov	r3, r0
 80048d2:	091b      	lsrs	r3, r3, #4
 80048d4:	f003 030f 	and.w	r3, r3, #15
 80048d8:	4a64      	ldr	r2, [pc, #400]	; (8004a6c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 80048da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048de:	fbb4 f4f3 	udiv	r4, r4, r3
 80048e2:	f7ff f93b 	bl	8003b5c <LL_RCC_GetAPB1Prescaler>
 80048e6:	4603      	mov	r3, r0
 80048e8:	0a1b      	lsrs	r3, r3, #8
 80048ea:	f003 0307 	and.w	r3, r3, #7
 80048ee:	4a60      	ldr	r2, [pc, #384]	; (8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>)
 80048f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048f4:	f003 031f 	and.w	r3, r3, #31
 80048f8:	fa24 f303 	lsr.w	r3, r4, r3
 80048fc:	647b      	str	r3, [r7, #68]	; 0x44
 80048fe:	e13d      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2b20      	cmp	r3, #32
 8004904:	d151      	bne.n	80049aa <HAL_RCCEx_GetPeriphCLKFreq+0x616>
  {
    uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE);
 8004906:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 800490a:	f7ff fa79 	bl	8003e00 <LL_RCC_GetLPTIMClockSource>
 800490e:	6378      	str	r0, [r7, #52]	; 0x34
    
    if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSI) /* LPTIM2 Clock is LSI Osc. */
 8004910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004912:	4a5c      	ldr	r2, [pc, #368]	; (8004a84 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d110      	bne.n	800493a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 8004918:	f7ff f898 	bl	8003a4c <LL_RCC_LSI1_IsReady>
 800491c:	6338      	str	r0, [r7, #48]	; 0x30
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 800491e:	f7ff f8a7 	bl	8003a70 <LL_RCC_LSI2_IsReady>
 8004922:	62f8      	str	r0, [r7, #44]	; 0x2c
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 8004924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004926:	2b01      	cmp	r3, #1
 8004928:	d003      	beq.n	8004932 <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 800492a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800492c:	2b01      	cmp	r3, #1
 800492e:	f040 8125 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = LSI_VALUE;
 8004932:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004936:	647b      	str	r3, [r7, #68]	; 0x44
 8004938:	e120      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_HSI) /* LPTIM2 Clock is HSI Osc. */
 800493a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800493c:	4a52      	ldr	r2, [pc, #328]	; (8004a88 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d108      	bne.n	8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 8004942:	f7ff f83b 	bl	80039bc <LL_RCC_HSI_IsReady>
 8004946:	4603      	mov	r3, r0
 8004948:	2b01      	cmp	r3, #1
 800494a:	f040 8117 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = HSI_VALUE;
 800494e:	4b46      	ldr	r3, [pc, #280]	; (8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004950:	647b      	str	r3, [r7, #68]	; 0x44
 8004952:	e113      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSE) /* LPTIM2 Clock is LSE Osc. */
 8004954:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004956:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800495a:	d109      	bne.n	8004970 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 800495c:	f7ff f864 	bl	8003a28 <LL_RCC_LSE_IsReady>
 8004960:	4603      	mov	r3, r0
 8004962:	2b01      	cmp	r3, #1
 8004964:	f040 810a 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = LSE_VALUE;
 8004968:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800496c:	647b      	str	r3, [r7, #68]	; 0x44
 800496e:	e105      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else /* LPTIM2 Clock is PCLK1 */
    {
      frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler()), LL_RCC_GetAPB1Prescaler());
 8004970:	f7fe fe9c 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 8004974:	4604      	mov	r4, r0
 8004976:	f7ff f8e5 	bl	8003b44 <LL_RCC_GetAHBPrescaler>
 800497a:	4603      	mov	r3, r0
 800497c:	091b      	lsrs	r3, r3, #4
 800497e:	f003 030f 	and.w	r3, r3, #15
 8004982:	4a3a      	ldr	r2, [pc, #232]	; (8004a6c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004984:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004988:	fbb4 f4f3 	udiv	r4, r4, r3
 800498c:	f7ff f8e6 	bl	8003b5c <LL_RCC_GetAPB1Prescaler>
 8004990:	4603      	mov	r3, r0
 8004992:	0a1b      	lsrs	r3, r3, #8
 8004994:	f003 0307 	and.w	r3, r3, #7
 8004998:	4a35      	ldr	r2, [pc, #212]	; (8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>)
 800499a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800499e:	f003 031f 	and.w	r3, r3, #31
 80049a2:	fa24 f303 	lsr.w	r3, r4, r3
 80049a6:	647b      	str	r3, [r7, #68]	; 0x44
 80049a8:	e0e8      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_RFWAKEUP)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049b0:	d119      	bne.n	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
  {
    uint32_t rfwkpClockSource = LL_RCC_GetRFWKPClockSource();
 80049b2:	f7ff f8ba 	bl	8003b2a <LL_RCC_GetRFWKPClockSource>
 80049b6:	63b8      	str	r0, [r7, #56]	; 0x38
    
    if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_LSE) /* LSE clock used as RF Wakeup clock source */
 80049b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80049be:	d109      	bne.n	80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 80049c0:	f7ff f832 	bl	8003a28 <LL_RCC_LSE_IsReady>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	f040 80d8 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = LSE_VALUE;
 80049cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049d0:	647b      	str	r3, [r7, #68]	; 0x44
 80049d2:	e0d3      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024) /* HSE clock used as RF Wakeup clock source */
 80049d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049d6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80049da:	f040 80cf 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
    {
      frequency = HSE_VALUE / 1024U;
 80049de:	f647 2312 	movw	r3, #31250	; 0x7a12
 80049e2:	647b      	str	r3, [r7, #68]	; 0x44
 80049e4:	e0ca      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
    {
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#if defined(RCC_SMPS_SUPPORT)
  else if (PeriphClk == RCC_PERIPHCLK_SMPS)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049ec:	f040 80c6 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
  {
    uint32_t smpsClockSource = LL_RCC_GetSMPSClockSource();
 80049f0:	f7ff f8e0 	bl	8003bb4 <LL_RCC_GetSMPSClockSource>
 80049f4:	63f8      	str	r0, [r7, #60]	; 0x3c
    
    if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSI) /* SMPS Clock source is HSI Osc. */
 80049f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d115      	bne.n	8004a28 <HAL_RCCEx_GetPeriphCLKFreq+0x694>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 80049fc:	f7fe ffde 	bl	80039bc <LL_RCC_HSI_IsReady>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	f040 80ba 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = HSI_VALUE / SmpsPrescalerTable[smps_prescaler_index][0];
 8004a08:	4920      	ldr	r1, [pc, #128]	; (8004a8c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>)
 8004a0a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	005b      	lsls	r3, r3, #1
 8004a10:	4413      	add	r3, r2
 8004a12:	00db      	lsls	r3, r3, #3
 8004a14:	440b      	add	r3, r1
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a13      	ldr	r2, [pc, #76]	; (8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a1e:	647b      	str	r3, [r7, #68]	; 0x44
        frequency = frequency >> 1U; /* Systematic Div by 2 */
 8004a20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a22:	085b      	lsrs	r3, r3, #1
 8004a24:	647b      	str	r3, [r7, #68]	; 0x44
 8004a26:	e0a9      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSE) /* SMPS Clock source is HSE Osc. */
 8004a28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a2e:	d131      	bne.n	8004a94 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
    {
      if (LL_RCC_HSE_IsReady() == 1U)
 8004a30:	f7fe ffb2 	bl	8003998 <LL_RCC_HSE_IsReady>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	f040 80a0 	bne.w	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      {
        frequency = HSE_VALUE / SmpsPrescalerTable[smps_prescaler_index][5];
 8004a3c:	4913      	ldr	r1, [pc, #76]	; (8004a8c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>)
 8004a3e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a40:	4613      	mov	r3, r2
 8004a42:	005b      	lsls	r3, r3, #1
 8004a44:	4413      	add	r3, r2
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	440b      	add	r3, r1
 8004a4a:	3314      	adds	r3, #20
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a10      	ldr	r2, [pc, #64]	; (8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>)
 8004a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a54:	647b      	str	r3, [r7, #68]	; 0x44
        frequency = frequency >> 1U; /* Systematic Div by 2 */
 8004a56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a58:	085b      	lsrs	r3, r3, #1
 8004a5a:	647b      	str	r3, [r7, #68]	; 0x44
 8004a5c:	e08e      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
 8004a5e:	bf00      	nop
 8004a60:	00030100 	.word	0x00030100
 8004a64:	00030200 	.word	0x00030200
 8004a68:	00f42400 	.word	0x00f42400
 8004a6c:	080076b4 	.word	0x080076b4
 8004a70:	080076f4 	.word	0x080076f4
 8004a74:	00301000 	.word	0x00301000
 8004a78:	00302000 	.word	0x00302000
 8004a7c:	000c0004 	.word	0x000c0004
 8004a80:	000c0008 	.word	0x000c0008
 8004a84:	00300010 	.word	0x00300010
 8004a88:	00300020 	.word	0x00300020
 8004a8c:	08007754 	.word	0x08007754
 8004a90:	01e84800 	.word	0x01e84800
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_MSI) /* SMPS Clock source is MSI Osc. */
 8004a94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a9a:	d16f      	bne.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
    {
      switch (LL_RCC_MSI_GetRange())
 8004a9c:	f7ff f81a 	bl	8003ad4 <LL_RCC_MSI_GetRange>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2bb0      	cmp	r3, #176	; 0xb0
 8004aa4:	d037      	beq.n	8004b16 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8004aa6:	2bb0      	cmp	r3, #176	; 0xb0
 8004aa8:	d844      	bhi.n	8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8004aaa:	2ba0      	cmp	r3, #160	; 0xa0
 8004aac:	d024      	beq.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x764>
 8004aae:	2ba0      	cmp	r3, #160	; 0xa0
 8004ab0:	d840      	bhi.n	8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8004ab2:	2b80      	cmp	r3, #128	; 0x80
 8004ab4:	d002      	beq.n	8004abc <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 8004ab6:	2b90      	cmp	r3, #144	; 0x90
 8004ab8:	d00f      	beq.n	8004ada <HAL_RCCEx_GetPeriphCLKFreq+0x746>
        break;
      case LL_RCC_MSIRANGE_11:
        frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_11) / SmpsPrescalerTable[smps_prescaler_index][1];
        break;
      default:
        break;
 8004aba:	e03b      	b.n	8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
        frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_8) / SmpsPrescalerTable[smps_prescaler_index][4];
 8004abc:	4b32      	ldr	r3, [pc, #200]	; (8004b88 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 8004abe:	6a19      	ldr	r1, [r3, #32]
 8004ac0:	4832      	ldr	r0, [pc, #200]	; (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8004ac2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	005b      	lsls	r3, r3, #1
 8004ac8:	4413      	add	r3, r2
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	4403      	add	r3, r0
 8004ace:	3310      	adds	r3, #16
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ad6:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8004ad8:	e02d      	b.n	8004b36 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
        frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_9) / SmpsPrescalerTable[smps_prescaler_index][3];
 8004ada:	4b2b      	ldr	r3, [pc, #172]	; (8004b88 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 8004adc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004ade:	482b      	ldr	r0, [pc, #172]	; (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8004ae0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	005b      	lsls	r3, r3, #1
 8004ae6:	4413      	add	r3, r2
 8004ae8:	00db      	lsls	r3, r3, #3
 8004aea:	4403      	add	r3, r0
 8004aec:	330c      	adds	r3, #12
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	fbb1 f3f3 	udiv	r3, r1, r3
 8004af4:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8004af6:	e01e      	b.n	8004b36 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
        frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_10) / SmpsPrescalerTable[smps_prescaler_index][2];
 8004af8:	4b23      	ldr	r3, [pc, #140]	; (8004b88 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 8004afa:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004afc:	4823      	ldr	r0, [pc, #140]	; (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8004afe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b00:	4613      	mov	r3, r2
 8004b02:	005b      	lsls	r3, r3, #1
 8004b04:	4413      	add	r3, r2
 8004b06:	00db      	lsls	r3, r3, #3
 8004b08:	4403      	add	r3, r0
 8004b0a:	3308      	adds	r3, #8
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b12:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8004b14:	e00f      	b.n	8004b36 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
        frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_11) / SmpsPrescalerTable[smps_prescaler_index][1];
 8004b16:	4b1c      	ldr	r3, [pc, #112]	; (8004b88 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 8004b18:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004b1a:	481c      	ldr	r0, [pc, #112]	; (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8004b1c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b1e:	4613      	mov	r3, r2
 8004b20:	005b      	lsls	r3, r3, #1
 8004b22:	4413      	add	r3, r2
 8004b24:	00db      	lsls	r3, r3, #3
 8004b26:	4403      	add	r3, r0
 8004b28:	3304      	adds	r3, #4
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b30:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8004b32:	e000      	b.n	8004b36 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
        break;
 8004b34:	bf00      	nop
      }
      frequency = frequency >> 1U; /* Systematic Div by 2 */
 8004b36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b38:	085b      	lsrs	r3, r3, #1
 8004b3a:	647b      	str	r3, [r7, #68]	; 0x44
 8004b3c:	e01e      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b3e:	bf00      	nop
 8004b40:	e01c      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b42:	bf00      	nop
 8004b44:	e01a      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b46:	bf00      	nop
 8004b48:	e018      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b4a:	bf00      	nop
 8004b4c:	e016      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b4e:	bf00      	nop
 8004b50:	e014      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b52:	bf00      	nop
 8004b54:	e012      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b56:	bf00      	nop
 8004b58:	e010      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b5a:	bf00      	nop
 8004b5c:	e00e      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b5e:	bf00      	nop
 8004b60:	e00c      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b62:	bf00      	nop
 8004b64:	e00a      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b66:	bf00      	nop
 8004b68:	e008      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b6a:	bf00      	nop
 8004b6c:	e006      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b6e:	bf00      	nop
 8004b70:	e004      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b72:	bf00      	nop
 8004b74:	e002      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b76:	bf00      	nop
 8004b78:	e000      	b.n	8004b7c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
      break;
 8004b7a:	bf00      	nop
    {
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#endif
  return (frequency);
 8004b7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	374c      	adds	r7, #76	; 0x4c
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd90      	pop	{r4, r7, pc}
 8004b86:	bf00      	nop
 8004b88:	08007714 	.word	0x08007714
 8004b8c:	08007754 	.word	0x08007754

08004b90 <HAL_RCCEx_GetRngCLKSource>:
  *
  *         (*) Value not defined in all devices.
  *
  */
uint32_t HAL_RCCEx_GetRngCLKSource(void)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
  uint32_t rng_clock_source = LL_RCC_GetRNGClockSource(LL_RCC_RNG_CLKSOURCE);
 8004b96:	f04f 4040 	mov.w	r0, #3221225472	; 0xc0000000
 8004b9a:	f7ff f954 	bl	8003e46 <LL_RCC_GetRNGClockSource>
 8004b9e:	6078      	str	r0, [r7, #4]
  uint32_t clk48_clock_source;

  /* RNG clock source originates from 48 MHz RC oscillator */
  if (rng_clock_source == RCC_RNGCLKSOURCE_CLK48)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d108      	bne.n	8004bb8 <HAL_RCCEx_GetRngCLKSource+0x28>
  {
    clk48_clock_source = LL_RCC_GetCLK48ClockSource(LL_RCC_CLK48_CLKSOURCE);
 8004ba6:	f04f 6040 	mov.w	r0, #201326592	; 0xc000000
 8004baa:	f7ff f95c 	bl	8003e66 <LL_RCC_GetCLK48ClockSource>
 8004bae:	6038      	str	r0, [r7, #0]
    rng_clock_source = (CLK48_MASK | clk48_clock_source);
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bb6:	607b      	str	r3, [r7, #4]
  }

  return rng_clock_source;
 8004bb8:	687b      	ldr	r3, [r7, #4]
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3708      	adds	r7, #8
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}

08004bc2 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004bc2:	b580      	push	{r7, lr}
 8004bc4:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8004bc6:	f7fe ff76 	bl	8003ab6 <LL_RCC_MSI_EnablePLLMode>
}
 8004bca:	bf00      	nop
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b084      	sub	sp, #16
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004bda:	f7ff fa07 	bl	8003fec <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004bde:	f7fc fead 	bl	800193c <HAL_GetTick>
 8004be2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004be4:	e009      	b.n	8004bfa <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004be6:	f7fc fea9 	bl	800193c <HAL_GetTick>
 8004bea:	4602      	mov	r2, r0
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d902      	bls.n	8004bfa <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	73fb      	strb	r3, [r7, #15]
      break;
 8004bf8:	e004      	b.n	8004c04 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004bfa:	f7ff fa06 	bl	800400a <LL_RCC_PLLSAI1_IsReady>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d1f0      	bne.n	8004be6 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8004c04:	7bfb      	ldrb	r3, [r7, #15]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d137      	bne.n	8004c7a <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004c0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	021b      	lsls	r3, r3, #8
 8004c1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8004c22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c26:	691b      	ldr	r3, [r3, #16]
 8004c28:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c34:	4313      	orrs	r3, r2
 8004c36:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004c38:	f7ff f9c9 	bl	8003fce <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c3c:	f7fc fe7e 	bl	800193c <HAL_GetTick>
 8004c40:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004c42:	e009      	b.n	8004c58 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c44:	f7fc fe7a 	bl	800193c <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d902      	bls.n	8004c58 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	73fb      	strb	r3, [r7, #15]
        break;
 8004c56:	e004      	b.n	8004c62 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004c58:	f7ff f9d7 	bl	800400a <LL_RCC_PLLSAI1_IsReady>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d1f0      	bne.n	8004c44 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8004c62:	7bfb      	ldrb	r3, [r7, #15]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d108      	bne.n	8004c7a <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004c68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c6c:	691a      	ldr	r2, [r3, #16]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c76:	4313      	orrs	r3, r2
 8004c78:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004c90:	f7ff f9ac 	bl	8003fec <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004c94:	f7fc fe52 	bl	800193c <HAL_GetTick>
 8004c98:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004c9a:	e009      	b.n	8004cb0 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c9c:	f7fc fe4e 	bl	800193c <HAL_GetTick>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d902      	bls.n	8004cb0 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	73fb      	strb	r3, [r7, #15]
      break;
 8004cae:	e004      	b.n	8004cba <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004cb0:	f7ff f9ab 	bl	800400a <LL_RCC_PLLSAI1_IsReady>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d1f0      	bne.n	8004c9c <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8004cba:	7bfb      	ldrb	r3, [r7, #15]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d137      	bne.n	8004d30 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004cc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	021b      	lsls	r3, r3, #8
 8004cd0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8004cd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004cea:	4313      	orrs	r3, r2
 8004cec:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004cee:	f7ff f96e 	bl	8003fce <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cf2:	f7fc fe23 	bl	800193c <HAL_GetTick>
 8004cf6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004cf8:	e009      	b.n	8004d0e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004cfa:	f7fc fe1f 	bl	800193c <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d902      	bls.n	8004d0e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	73fb      	strb	r3, [r7, #15]
        break;
 8004d0c:	e004      	b.n	8004d18 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004d0e:	f7ff f97c 	bl	800400a <LL_RCC_PLLSAI1_IsReady>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d1f0      	bne.n	8004cfa <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8004d18:	7bfb      	ldrb	r3, [r7, #15]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d108      	bne.n	8004d30 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004d1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d22:	691a      	ldr	r2, [r3, #16]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	691b      	ldr	r3, [r3, #16]
 8004d28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004d3a:	b580      	push	{r7, lr}
 8004d3c:	b084      	sub	sp, #16
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d42:	2300      	movs	r3, #0
 8004d44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004d46:	f7ff f951 	bl	8003fec <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004d4a:	f7fc fdf7 	bl	800193c <HAL_GetTick>
 8004d4e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004d50:	e009      	b.n	8004d66 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d52:	f7fc fdf3 	bl	800193c <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d902      	bls.n	8004d66 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	73fb      	strb	r3, [r7, #15]
      break;
 8004d64:	e004      	b.n	8004d70 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004d66:	f7ff f950 	bl	800400a <LL_RCC_PLLSAI1_IsReady>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1f0      	bne.n	8004d52 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8004d70:	7bfb      	ldrb	r3, [r7, #15]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d137      	bne.n	8004de6 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004d76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	021b      	lsls	r3, r3, #8
 8004d86:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8004d8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d92:	691b      	ldr	r3, [r3, #16]
 8004d94:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004da0:	4313      	orrs	r3, r2
 8004da2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004da4:	f7ff f913 	bl	8003fce <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004da8:	f7fc fdc8 	bl	800193c <HAL_GetTick>
 8004dac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004dae:	e009      	b.n	8004dc4 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004db0:	f7fc fdc4 	bl	800193c <HAL_GetTick>
 8004db4:	4602      	mov	r2, r0
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	1ad3      	subs	r3, r2, r3
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d902      	bls.n	8004dc4 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	73fb      	strb	r3, [r7, #15]
        break;
 8004dc2:	e004      	b.n	8004dce <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004dc4:	f7ff f921 	bl	800400a <LL_RCC_PLLSAI1_IsReady>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d1f0      	bne.n	8004db0 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8004dce:	7bfb      	ldrb	r3, [r7, #15]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d108      	bne.n	8004de6 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004dd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dd8:	691a      	ldr	r2, [r3, #16]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004de2:	4313      	orrs	r3, r2
 8004de4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3710      	adds	r7, #16
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <RCC_PLL_GetFreqDomain_P>:
/**
  * @brief  Return PLL clock (PLLPCLK) frequency used for SAI domain
  * @retval PLLPCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_P(void)
{
 8004df0:	b590      	push	{r4, r7, lr}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value / PLLM) * PLLN
     SAI Domain clock = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8004df6:	f7ff f94b 	bl	8004090 <LL_RCC_PLL_GetMainSource>
 8004dfa:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	2b03      	cmp	r3, #3
 8004e00:	d017      	beq.n	8004e32 <RCC_PLL_GetFreqDomain_P+0x42>
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	2b03      	cmp	r3, #3
 8004e06:	d81f      	bhi.n	8004e48 <RCC_PLL_GetFreqDomain_P+0x58>
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d003      	beq.n	8004e16 <RCC_PLL_GetFreqDomain_P+0x26>
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d00b      	beq.n	8004e2c <RCC_PLL_GetFreqDomain_P+0x3c>
 8004e14:	e018      	b.n	8004e48 <RCC_PLL_GetFreqDomain_P+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004e16:	f7fe fe5d 	bl	8003ad4 <LL_RCC_MSI_GetRange>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	091b      	lsrs	r3, r3, #4
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	4a1b      	ldr	r2, [pc, #108]	; (8004e90 <RCC_PLL_GetFreqDomain_P+0xa0>)
 8004e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e28:	607b      	str	r3, [r7, #4]
      break;
 8004e2a:	e018      	b.n	8004e5e <RCC_PLL_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8004e2c:	4b19      	ldr	r3, [pc, #100]	; (8004e94 <RCC_PLL_GetFreqDomain_P+0xa4>)
 8004e2e:	607b      	str	r3, [r7, #4]
      break;
 8004e30:	e015      	b.n	8004e5e <RCC_PLL_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004e32:	f7fe fd9f 	bl	8003974 <LL_RCC_HSE_IsEnabledDiv2>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d102      	bne.n	8004e42 <RCC_PLL_GetFreqDomain_P+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 8004e3c:	4b15      	ldr	r3, [pc, #84]	; (8004e94 <RCC_PLL_GetFreqDomain_P+0xa4>)
 8004e3e:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 8004e40:	e00d      	b.n	8004e5e <RCC_PLL_GetFreqDomain_P+0x6e>
        pllinputfreq = HSE_VALUE;
 8004e42:	4b15      	ldr	r3, [pc, #84]	; (8004e98 <RCC_PLL_GetFreqDomain_P+0xa8>)
 8004e44:	607b      	str	r3, [r7, #4]
      break;
 8004e46:	e00a      	b.n	8004e5e <RCC_PLL_GetFreqDomain_P+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004e48:	f7fe fe44 	bl	8003ad4 <LL_RCC_MSI_GetRange>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	091b      	lsrs	r3, r3, #4
 8004e50:	f003 030f 	and.w	r3, r3, #15
 8004e54:	4a0e      	ldr	r2, [pc, #56]	; (8004e90 <RCC_PLL_GetFreqDomain_P+0xa0>)
 8004e56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e5a:	607b      	str	r3, [r7, #4]
      break;
 8004e5c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004e5e:	f7ff f885 	bl	8003f6c <LL_RCC_PLL_GetN>
 8004e62:	4602      	mov	r2, r0
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	fb03 f402 	mul.w	r4, r3, r2
 8004e6a:	f7ff f8a4 	bl	8003fb6 <LL_RCC_PLL_GetDivider>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	091b      	lsrs	r3, r3, #4
 8004e72:	3301      	adds	r3, #1
 8004e74:	fbb4 f4f3 	udiv	r4, r4, r3
 8004e78:	f7ff f885 	bl	8003f86 <LL_RCC_PLL_GetP>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	0c5b      	lsrs	r3, r3, #17
 8004e80:	3301      	adds	r3, #1
 8004e82:	fbb4 f3f3 	udiv	r3, r4, r3
                                       LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd90      	pop	{r4, r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	08007714 	.word	0x08007714
 8004e94:	00f42400 	.word	0x00f42400
 8004e98:	01e84800 	.word	0x01e84800

08004e9c <RCC_PLL_GetFreqDomain_Q>:
/**
  * @brief  Return PLL clock (PLLQCLK) frequency used for 48 MHz domain
  * @retval PLLQCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_Q(void)
{
 8004e9c:	b590      	push	{r4, r7, lr}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLN
     48M Domain clock = PLL_VCO / PLLQ
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8004ea2:	f7ff f8f5 	bl	8004090 <LL_RCC_PLL_GetMainSource>
 8004ea6:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	2b03      	cmp	r3, #3
 8004eac:	d017      	beq.n	8004ede <RCC_PLL_GetFreqDomain_Q+0x42>
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	2b03      	cmp	r3, #3
 8004eb2:	d81f      	bhi.n	8004ef4 <RCC_PLL_GetFreqDomain_Q+0x58>
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d003      	beq.n	8004ec2 <RCC_PLL_GetFreqDomain_Q+0x26>
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d00b      	beq.n	8004ed8 <RCC_PLL_GetFreqDomain_Q+0x3c>
 8004ec0:	e018      	b.n	8004ef4 <RCC_PLL_GetFreqDomain_Q+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004ec2:	f7fe fe07 	bl	8003ad4 <LL_RCC_MSI_GetRange>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	091b      	lsrs	r3, r3, #4
 8004eca:	f003 030f 	and.w	r3, r3, #15
 8004ece:	4a1b      	ldr	r2, [pc, #108]	; (8004f3c <RCC_PLL_GetFreqDomain_Q+0xa0>)
 8004ed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ed4:	607b      	str	r3, [r7, #4]
      break;
 8004ed6:	e018      	b.n	8004f0a <RCC_PLL_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8004ed8:	4b19      	ldr	r3, [pc, #100]	; (8004f40 <RCC_PLL_GetFreqDomain_Q+0xa4>)
 8004eda:	607b      	str	r3, [r7, #4]
      break;
 8004edc:	e015      	b.n	8004f0a <RCC_PLL_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004ede:	f7fe fd49 	bl	8003974 <LL_RCC_HSE_IsEnabledDiv2>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d102      	bne.n	8004eee <RCC_PLL_GetFreqDomain_Q+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 8004ee8:	4b15      	ldr	r3, [pc, #84]	; (8004f40 <RCC_PLL_GetFreqDomain_Q+0xa4>)
 8004eea:	607b      	str	r3, [r7, #4]
      else
      {
        pllinputfreq = HSE_VALUE;
      }

      break;
 8004eec:	e00d      	b.n	8004f0a <RCC_PLL_GetFreqDomain_Q+0x6e>
        pllinputfreq = HSE_VALUE;
 8004eee:	4b15      	ldr	r3, [pc, #84]	; (8004f44 <RCC_PLL_GetFreqDomain_Q+0xa8>)
 8004ef0:	607b      	str	r3, [r7, #4]
      break;
 8004ef2:	e00a      	b.n	8004f0a <RCC_PLL_GetFreqDomain_Q+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004ef4:	f7fe fdee 	bl	8003ad4 <LL_RCC_MSI_GetRange>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	091b      	lsrs	r3, r3, #4
 8004efc:	f003 030f 	and.w	r3, r3, #15
 8004f00:	4a0e      	ldr	r2, [pc, #56]	; (8004f3c <RCC_PLL_GetFreqDomain_Q+0xa0>)
 8004f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f06:	607b      	str	r3, [r7, #4]
      break;
 8004f08:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004f0a:	f7ff f82f 	bl	8003f6c <LL_RCC_PLL_GetN>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	fb03 f402 	mul.w	r4, r3, r2
 8004f16:	f7ff f84e 	bl	8003fb6 <LL_RCC_PLL_GetDivider>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	091b      	lsrs	r3, r3, #4
 8004f1e:	3301      	adds	r3, #1
 8004f20:	fbb4 f4f3 	udiv	r4, r4, r3
 8004f24:	f7ff f83b 	bl	8003f9e <LL_RCC_PLL_GetQ>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	0e5b      	lsrs	r3, r3, #25
 8004f2c:	3301      	adds	r3, #1
 8004f2e:	fbb4 f3f3 	udiv	r3, r4, r3
                                       LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	370c      	adds	r7, #12
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd90      	pop	{r4, r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	08007714 	.word	0x08007714
 8004f40:	00f42400 	.word	0x00f42400
 8004f44:	01e84800 	.word	0x01e84800

08004f48 <RCC_PLLSAI1_GetFreqDomain_R>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1RCLK) frequency used for ADC domain
  * @retval PLLSAI1RCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_R(void)
{
 8004f48:	b590      	push	{r4, r7, lr}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* 48M Domain clock  = PLLSAI1_VCO / PLLSAI1R */
  pllsource = LL_RCC_PLL_GetMainSource();
 8004f4e:	f7ff f89f 	bl	8004090 <LL_RCC_PLL_GetMainSource>
 8004f52:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	2b03      	cmp	r3, #3
 8004f58:	d017      	beq.n	8004f8a <RCC_PLLSAI1_GetFreqDomain_R+0x42>
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2b03      	cmp	r3, #3
 8004f5e:	d81f      	bhi.n	8004fa0 <RCC_PLLSAI1_GetFreqDomain_R+0x58>
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d003      	beq.n	8004f6e <RCC_PLLSAI1_GetFreqDomain_R+0x26>
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d00b      	beq.n	8004f84 <RCC_PLLSAI1_GetFreqDomain_R+0x3c>
 8004f6c:	e018      	b.n	8004fa0 <RCC_PLLSAI1_GetFreqDomain_R+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004f6e:	f7fe fdb1 	bl	8003ad4 <LL_RCC_MSI_GetRange>
 8004f72:	4603      	mov	r3, r0
 8004f74:	091b      	lsrs	r3, r3, #4
 8004f76:	f003 030f 	and.w	r3, r3, #15
 8004f7a:	4a1b      	ldr	r2, [pc, #108]	; (8004fe8 <RCC_PLLSAI1_GetFreqDomain_R+0xa0>)
 8004f7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f80:	607b      	str	r3, [r7, #4]
      break;
 8004f82:	e018      	b.n	8004fb6 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 8004f84:	4b19      	ldr	r3, [pc, #100]	; (8004fec <RCC_PLLSAI1_GetFreqDomain_R+0xa4>)
 8004f86:	607b      	str	r3, [r7, #4]
      break;
 8004f88:	e015      	b.n	8004fb6 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004f8a:	f7fe fcf3 	bl	8003974 <LL_RCC_HSE_IsEnabledDiv2>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d102      	bne.n	8004f9a <RCC_PLLSAI1_GetFreqDomain_R+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 8004f94:	4b15      	ldr	r3, [pc, #84]	; (8004fec <RCC_PLLSAI1_GetFreqDomain_R+0xa4>)
 8004f96:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 8004f98:	e00d      	b.n	8004fb6 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>
        pllinputfreq = HSE_VALUE;
 8004f9a:	4b15      	ldr	r3, [pc, #84]	; (8004ff0 <RCC_PLLSAI1_GetFreqDomain_R+0xa8>)
 8004f9c:	607b      	str	r3, [r7, #4]
      break;
 8004f9e:	e00a      	b.n	8004fb6 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004fa0:	f7fe fd98 	bl	8003ad4 <LL_RCC_MSI_GetRange>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	091b      	lsrs	r3, r3, #4
 8004fa8:	f003 030f 	and.w	r3, r3, #15
 8004fac:	4a0e      	ldr	r2, [pc, #56]	; (8004fe8 <RCC_PLLSAI1_GetFreqDomain_R+0xa0>)
 8004fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fb2:	607b      	str	r3, [r7, #4]
      break;
 8004fb4:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004fb6:	f7ff f83a 	bl	800402e <LL_RCC_PLLSAI1_GetN>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	fb03 f402 	mul.w	r4, r3, r2
 8004fc2:	f7fe fff8 	bl	8003fb6 <LL_RCC_PLL_GetDivider>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	091b      	lsrs	r3, r3, #4
 8004fca:	3301      	adds	r3, #1
 8004fcc:	fbb4 f4f3 	udiv	r4, r4, r3
 8004fd0:	f7ff f852 	bl	8004078 <LL_RCC_PLLSAI1_GetR>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	0f5b      	lsrs	r3, r3, #29
 8004fd8:	3301      	adds	r3, #1
 8004fda:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetR());
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	370c      	adds	r7, #12
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd90      	pop	{r4, r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	08007714 	.word	0x08007714
 8004fec:	00f42400 	.word	0x00f42400
 8004ff0:	01e84800 	.word	0x01e84800

08004ff4 <RCC_PLLSAI1_GetFreqDomain_P>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1PCLK) frequency used for SAI domain
  * @retval PLLSAI1PCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_P(void)
{
 8004ff4:	b590      	push	{r4, r7, lr}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* SAI Domain clock  = PLLSAI1_VCO / PLLSAI1P */
  pllsource = LL_RCC_PLL_GetMainSource();
 8004ffa:	f7ff f849 	bl	8004090 <LL_RCC_PLL_GetMainSource>
 8004ffe:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	2b03      	cmp	r3, #3
 8005004:	d017      	beq.n	8005036 <RCC_PLLSAI1_GetFreqDomain_P+0x42>
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b03      	cmp	r3, #3
 800500a:	d81f      	bhi.n	800504c <RCC_PLLSAI1_GetFreqDomain_P+0x58>
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	2b01      	cmp	r3, #1
 8005010:	d003      	beq.n	800501a <RCC_PLLSAI1_GetFreqDomain_P+0x26>
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	2b02      	cmp	r3, #2
 8005016:	d00b      	beq.n	8005030 <RCC_PLLSAI1_GetFreqDomain_P+0x3c>
 8005018:	e018      	b.n	800504c <RCC_PLLSAI1_GetFreqDomain_P+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800501a:	f7fe fd5b 	bl	8003ad4 <LL_RCC_MSI_GetRange>
 800501e:	4603      	mov	r3, r0
 8005020:	091b      	lsrs	r3, r3, #4
 8005022:	f003 030f 	and.w	r3, r3, #15
 8005026:	4a1b      	ldr	r2, [pc, #108]	; (8005094 <RCC_PLLSAI1_GetFreqDomain_P+0xa0>)
 8005028:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800502c:	607b      	str	r3, [r7, #4]
      break;
 800502e:	e018      	b.n	8005062 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 8005030:	4b19      	ldr	r3, [pc, #100]	; (8005098 <RCC_PLLSAI1_GetFreqDomain_P+0xa4>)
 8005032:	607b      	str	r3, [r7, #4]
      break;
 8005034:	e015      	b.n	8005062 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005036:	f7fe fc9d 	bl	8003974 <LL_RCC_HSE_IsEnabledDiv2>
 800503a:	4603      	mov	r3, r0
 800503c:	2b01      	cmp	r3, #1
 800503e:	d102      	bne.n	8005046 <RCC_PLLSAI1_GetFreqDomain_P+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 8005040:	4b15      	ldr	r3, [pc, #84]	; (8005098 <RCC_PLLSAI1_GetFreqDomain_P+0xa4>)
 8005042:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 8005044:	e00d      	b.n	8005062 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>
        pllinputfreq = HSE_VALUE;
 8005046:	4b15      	ldr	r3, [pc, #84]	; (800509c <RCC_PLLSAI1_GetFreqDomain_P+0xa8>)
 8005048:	607b      	str	r3, [r7, #4]
      break;
 800504a:	e00a      	b.n	8005062 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800504c:	f7fe fd42 	bl	8003ad4 <LL_RCC_MSI_GetRange>
 8005050:	4603      	mov	r3, r0
 8005052:	091b      	lsrs	r3, r3, #4
 8005054:	f003 030f 	and.w	r3, r3, #15
 8005058:	4a0e      	ldr	r2, [pc, #56]	; (8005094 <RCC_PLLSAI1_GetFreqDomain_P+0xa0>)
 800505a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800505e:	607b      	str	r3, [r7, #4]
      break;
 8005060:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_SAI_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005062:	f7fe ffe4 	bl	800402e <LL_RCC_PLLSAI1_GetN>
 8005066:	4602      	mov	r2, r0
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	fb03 f402 	mul.w	r4, r3, r2
 800506e:	f7fe ffa2 	bl	8003fb6 <LL_RCC_PLL_GetDivider>
 8005072:	4603      	mov	r3, r0
 8005074:	091b      	lsrs	r3, r3, #4
 8005076:	3301      	adds	r3, #1
 8005078:	fbb4 f4f3 	udiv	r4, r4, r3
 800507c:	f7fe ffe4 	bl	8004048 <LL_RCC_PLLSAI1_GetP>
 8005080:	4603      	mov	r3, r0
 8005082:	0c5b      	lsrs	r3, r3, #17
 8005084:	3301      	adds	r3, #1
 8005086:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetP());
}
 800508a:	4618      	mov	r0, r3
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	bd90      	pop	{r4, r7, pc}
 8005092:	bf00      	nop
 8005094:	08007714 	.word	0x08007714
 8005098:	00f42400 	.word	0x00f42400
 800509c:	01e84800 	.word	0x01e84800

080050a0 <RCC_PLLSAI1_GetFreqDomain_Q>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1QCLK) frequency used for 48Mhz domain
  * @retval PLLSAI1QCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_Q(void)
{
 80050a0:	b590      	push	{r4, r7, lr}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* 48M Domain clock  = PLLSAI1_VCO / PLLSAI1Q */
  pllsource = LL_RCC_PLL_GetMainSource();
 80050a6:	f7fe fff3 	bl	8004090 <LL_RCC_PLL_GetMainSource>
 80050aa:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	2b03      	cmp	r3, #3
 80050b0:	d017      	beq.n	80050e2 <RCC_PLLSAI1_GetFreqDomain_Q+0x42>
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	2b03      	cmp	r3, #3
 80050b6:	d81f      	bhi.n	80050f8 <RCC_PLLSAI1_GetFreqDomain_Q+0x58>
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d003      	beq.n	80050c6 <RCC_PLLSAI1_GetFreqDomain_Q+0x26>
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	d00b      	beq.n	80050dc <RCC_PLLSAI1_GetFreqDomain_Q+0x3c>
 80050c4:	e018      	b.n	80050f8 <RCC_PLLSAI1_GetFreqDomain_Q+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80050c6:	f7fe fd05 	bl	8003ad4 <LL_RCC_MSI_GetRange>
 80050ca:	4603      	mov	r3, r0
 80050cc:	091b      	lsrs	r3, r3, #4
 80050ce:	f003 030f 	and.w	r3, r3, #15
 80050d2:	4a1b      	ldr	r2, [pc, #108]	; (8005140 <RCC_PLLSAI1_GetFreqDomain_Q+0xa0>)
 80050d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050d8:	607b      	str	r3, [r7, #4]
      break;
 80050da:	e018      	b.n	800510e <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 80050dc:	4b19      	ldr	r3, [pc, #100]	; (8005144 <RCC_PLLSAI1_GetFreqDomain_Q+0xa4>)
 80050de:	607b      	str	r3, [r7, #4]
      break;
 80050e0:	e015      	b.n	800510e <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80050e2:	f7fe fc47 	bl	8003974 <LL_RCC_HSE_IsEnabledDiv2>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d102      	bne.n	80050f2 <RCC_PLLSAI1_GetFreqDomain_Q+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 80050ec:	4b15      	ldr	r3, [pc, #84]	; (8005144 <RCC_PLLSAI1_GetFreqDomain_Q+0xa4>)
 80050ee:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 80050f0:	e00d      	b.n	800510e <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>
        pllinputfreq = HSE_VALUE;
 80050f2:	4b15      	ldr	r3, [pc, #84]	; (8005148 <RCC_PLLSAI1_GetFreqDomain_Q+0xa8>)
 80050f4:	607b      	str	r3, [r7, #4]
      break;
 80050f6:	e00a      	b.n	800510e <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80050f8:	f7fe fcec 	bl	8003ad4 <LL_RCC_MSI_GetRange>
 80050fc:	4603      	mov	r3, r0
 80050fe:	091b      	lsrs	r3, r3, #4
 8005100:	f003 030f 	and.w	r3, r3, #15
 8005104:	4a0e      	ldr	r2, [pc, #56]	; (8005140 <RCC_PLLSAI1_GetFreqDomain_Q+0xa0>)
 8005106:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800510a:	607b      	str	r3, [r7, #4]
      break;
 800510c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800510e:	f7fe ff8e 	bl	800402e <LL_RCC_PLLSAI1_GetN>
 8005112:	4602      	mov	r2, r0
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	fb03 f402 	mul.w	r4, r3, r2
 800511a:	f7fe ff4c 	bl	8003fb6 <LL_RCC_PLL_GetDivider>
 800511e:	4603      	mov	r3, r0
 8005120:	091b      	lsrs	r3, r3, #4
 8005122:	3301      	adds	r3, #1
 8005124:	fbb4 f4f3 	udiv	r4, r4, r3
 8005128:	f7fe ff9a 	bl	8004060 <LL_RCC_PLLSAI1_GetQ>
 800512c:	4603      	mov	r3, r0
 800512e:	0e5b      	lsrs	r3, r3, #25
 8005130:	3301      	adds	r3, #1
 8005132:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetQ());
}
 8005136:	4618      	mov	r0, r3
 8005138:	370c      	adds	r7, #12
 800513a:	46bd      	mov	sp, r7
 800513c:	bd90      	pop	{r4, r7, pc}
 800513e:	bf00      	nop
 8005140:	08007714 	.word	0x08007714
 8005144:	00f42400 	.word	0x00f42400
 8005148:	01e84800 	.word	0x01e84800

0800514c <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b086      	sub	sp, #24
 8005150:	af00      	add	r7, sp, #0
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	607a      	str	r2, [r7, #4]
 8005158:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	2b02      	cmp	r3, #2
 800515e:	d904      	bls.n	800516a <HAL_SAI_InitProtocol+0x1e>
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	3b03      	subs	r3, #3
 8005164:	2b01      	cmp	r3, #1
 8005166:	d812      	bhi.n	800518e <HAL_SAI_InitProtocol+0x42>
 8005168:	e008      	b.n	800517c <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	68b9      	ldr	r1, [r7, #8]
 8005170:	68f8      	ldr	r0, [r7, #12]
 8005172:	f000 fa83 	bl	800567c <SAI_InitI2S>
 8005176:	4603      	mov	r3, r0
 8005178:	75fb      	strb	r3, [r7, #23]
      break;
 800517a:	e00b      	b.n	8005194 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	68b9      	ldr	r1, [r7, #8]
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f000 fb2c 	bl	80057e0 <SAI_InitPCM>
 8005188:	4603      	mov	r3, r0
 800518a:	75fb      	strb	r3, [r7, #23]
      break;
 800518c:	e002      	b.n	8005194 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	75fb      	strb	r3, [r7, #23]
      break;
 8005192:	bf00      	nop
  }

  if (status == HAL_OK)
 8005194:	7dfb      	ldrb	r3, [r7, #23]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d104      	bne.n	80051a4 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800519a:	68f8      	ldr	r0, [r7, #12]
 800519c:	f000 f808 	bl	80051b0 <HAL_SAI_Init>
 80051a0:	4603      	mov	r3, r0
 80051a2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80051a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3718      	adds	r7, #24
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
	...

080051b0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b088      	sub	sp, #32
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d101      	bne.n	80051c2 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e17c      	b.n	80054bc <HAL_SAI_Init+0x30c>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d10e      	bne.n	80051ea <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a5c      	ldr	r2, [pc, #368]	; (8005344 <HAL_SAI_Init+0x194>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d107      	bne.n	80051e6 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d103      	bne.n	80051e6 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d001      	beq.n	80051ea <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e168      	b.n	80054bc <HAL_SAI_Init+0x30c>
    }
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d106      	bne.n	8005204 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f7fc f9e4 	bl	80015cc <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f000 fba5 	bl	8005954 <SAI_Disable>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d001      	beq.n	8005214 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e153      	b.n	80054bc <HAL_SAI_Init+0x30c>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2202      	movs	r2, #2
 8005218:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.Synchro)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d002      	beq.n	800522a <HAL_SAI_Init+0x7a>
 8005224:	2b01      	cmp	r3, #1
 8005226:	d003      	beq.n	8005230 <HAL_SAI_Init+0x80>
 8005228:	e006      	b.n	8005238 <HAL_SAI_Init+0x88>
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800522a:	2300      	movs	r3, #0
 800522c:	61bb      	str	r3, [r7, #24]
      break;
 800522e:	e006      	b.n	800523e <HAL_SAI_Init+0x8e>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8005230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005234:	61bb      	str	r3, [r7, #24]
      break;
 8005236:	e002      	b.n	800523e <HAL_SAI_Init+0x8e>
    default :
      syncen_bits = 0;
 8005238:	2300      	movs	r3, #0
 800523a:	61bb      	str	r3, [r7, #24]
      break;
 800523c:	bf00      	nop
  }

  SAI1->GCR = 0;
 800523e:	4b42      	ldr	r3, [pc, #264]	; (8005348 <HAL_SAI_Init+0x198>)
 8005240:	2200      	movs	r2, #0
 8005242:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6a1b      	ldr	r3, [r3, #32]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d062      	beq.n	8005312 <HAL_SAI_Init+0x162>
  {
    uint32_t freq;
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800524c:	2040      	movs	r0, #64	; 0x40
 800524e:	f7ff f8a1 	bl	8004394 <HAL_RCCEx_GetPeriphCLKFreq>
 8005252:	60f8      	str	r0, [r7, #12]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	699b      	ldr	r3, [r3, #24]
 8005258:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800525c:	d120      	bne.n	80052a0 <HAL_SAI_Init+0xf0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005262:	2b04      	cmp	r3, #4
 8005264:	d102      	bne.n	800526c <HAL_SAI_Init+0xbc>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 8005266:	2340      	movs	r3, #64	; 0x40
 8005268:	613b      	str	r3, [r7, #16]
 800526a:	e00a      	b.n	8005282 <HAL_SAI_Init+0xd2>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005270:	2b08      	cmp	r3, #8
 8005272:	d103      	bne.n	800527c <HAL_SAI_Init+0xcc>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 8005274:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005278:	613b      	str	r3, [r7, #16]
 800527a:	e002      	b.n	8005282 <HAL_SAI_Init+0xd2>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005280:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	4613      	mov	r3, r2
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4413      	add	r3, r2
 800528a:	005b      	lsls	r3, r3, #1
 800528c:	4619      	mov	r1, r3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a1b      	ldr	r3, [r3, #32]
 8005292:	693a      	ldr	r2, [r7, #16]
 8005294:	fb02 f303 	mul.w	r3, r2, r3
 8005298:	fbb1 f3f3 	udiv	r3, r1, r3
 800529c:	617b      	str	r3, [r7, #20]
 800529e:	e017      	b.n	80052d0 <HAL_SAI_Init+0x120>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80052a8:	d101      	bne.n	80052ae <HAL_SAI_Init+0xfe>
 80052aa:	2302      	movs	r3, #2
 80052ac:	e000      	b.n	80052b0 <HAL_SAI_Init+0x100>
 80052ae:	2301      	movs	r3, #1
 80052b0:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 80052b2:	68fa      	ldr	r2, [r7, #12]
 80052b4:	4613      	mov	r3, r2
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	4413      	add	r3, r2
 80052ba:	005b      	lsls	r3, r3, #1
 80052bc:	4619      	mov	r1, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a1b      	ldr	r3, [r3, #32]
 80052c2:	68ba      	ldr	r2, [r7, #8]
 80052c4:	fb02 f303 	mul.w	r3, r2, r3
 80052c8:	021b      	lsls	r3, r3, #8
 80052ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80052ce:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	4a1e      	ldr	r2, [pc, #120]	; (800534c <HAL_SAI_Init+0x19c>)
 80052d4:	fba2 2303 	umull	r2, r3, r2, r3
 80052d8:	08da      	lsrs	r2, r3, #3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80052de:	6979      	ldr	r1, [r7, #20]
 80052e0:	4b1a      	ldr	r3, [pc, #104]	; (800534c <HAL_SAI_Init+0x19c>)
 80052e2:	fba3 2301 	umull	r2, r3, r3, r1
 80052e6:	08da      	lsrs	r2, r3, #3
 80052e8:	4613      	mov	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	4413      	add	r3, r2
 80052ee:	005b      	lsls	r3, r3, #1
 80052f0:	1aca      	subs	r2, r1, r3
 80052f2:	2a08      	cmp	r2, #8
 80052f4:	d904      	bls.n	8005300 <HAL_SAI_Init+0x150>
    {
      hsai->Init.Mckdiv += 1U;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fa:	1c5a      	adds	r2, r3, #1
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005304:	2b04      	cmp	r3, #4
 8005306:	d104      	bne.n	8005312 <HAL_SAI_Init+0x162>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530c:	085a      	lsrs	r2, r3, #1
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	625a      	str	r2, [r3, #36]	; 0x24
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d003      	beq.n	8005322 <HAL_SAI_Init+0x172>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	2b02      	cmp	r3, #2
 8005320:	d109      	bne.n	8005336 <HAL_SAI_Init+0x186>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005326:	2b01      	cmp	r3, #1
 8005328:	d101      	bne.n	800532e <HAL_SAI_Init+0x17e>
 800532a:	2300      	movs	r3, #0
 800532c:	e001      	b.n	8005332 <HAL_SAI_Init+0x182>
 800532e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005332:	61fb      	str	r3, [r7, #28]
 8005334:	e00e      	b.n	8005354 <HAL_SAI_Init+0x1a4>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800533a:	2b01      	cmp	r3, #1
 800533c:	d108      	bne.n	8005350 <HAL_SAI_Init+0x1a0>
 800533e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005342:	e006      	b.n	8005352 <HAL_SAI_Init+0x1a2>
 8005344:	40015404 	.word	0x40015404
 8005348:	40015400 	.word	0x40015400
 800534c:	cccccccd 	.word	0xcccccccd
 8005350:	2300      	movs	r3, #0
 8005352:	61fb      	str	r3, [r7, #28]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	6819      	ldr	r1, [r3, #0]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	4b59      	ldr	r3, [pc, #356]	; (80054c4 <HAL_SAI_Init+0x314>)
 8005360:	400b      	ands	r3, r1
 8005362:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	6819      	ldr	r1, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685a      	ldr	r2, [r3, #4]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005372:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005378:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800537e:	431a      	orrs	r2, r3
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                          ckstr_bits | syncen_bits |                             \
 800538c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	695b      	ldr	r3, [r3, #20]
 8005392:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005398:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539e:	051b      	lsls	r3, r3, #20
 80053a0:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80053a6:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	691b      	ldr	r3, [r3, #16]
 80053ac:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	430a      	orrs	r2, r1
 80053b4:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	6812      	ldr	r2, [r2, #0]
 80053c0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80053c4:	f023 030f 	bic.w	r3, r3, #15
 80053c8:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	6859      	ldr	r1, [r3, #4]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	69da      	ldr	r2, [r3, #28]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d8:	431a      	orrs	r2, r3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053de:	431a      	orrs	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	430a      	orrs	r2, r1
 80053e6:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6899      	ldr	r1, [r3, #8]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	4b35      	ldr	r3, [pc, #212]	; (80054c8 <HAL_SAI_Init+0x318>)
 80053f4:	400b      	ands	r3, r1
 80053f6:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	6899      	ldr	r1, [r3, #8]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005402:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005408:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 800540e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 8005414:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800541a:	3b01      	subs	r3, #1
 800541c:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800541e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	430a      	orrs	r2, r1
 8005426:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	68d9      	ldr	r1, [r3, #12]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	f24f 0320 	movw	r3, #61472	; 0xf020
 8005436:	400b      	ands	r3, r1
 8005438:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68d9      	ldr	r1, [r3, #12]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005448:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800544e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005450:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005456:	3b01      	subs	r3, #1
 8005458:	021b      	lsls	r3, r3, #8
 800545a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	430a      	orrs	r2, r1
 8005462:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a18      	ldr	r2, [pc, #96]	; (80054cc <HAL_SAI_Init+0x31c>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d119      	bne.n	80054a2 <HAL_SAI_Init+0x2f2>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800546e:	4b18      	ldr	r3, [pc, #96]	; (80054d0 <HAL_SAI_Init+0x320>)
 8005470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005472:	4a17      	ldr	r2, [pc, #92]	; (80054d0 <HAL_SAI_Init+0x320>)
 8005474:	f023 0301 	bic.w	r3, r3, #1
 8005478:	6453      	str	r3, [r2, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005480:	2b01      	cmp	r3, #1
 8005482:	d10e      	bne.n	80054a2 <HAL_SAI_Init+0x2f2>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800548c:	3b01      	subs	r3, #1
 800548e:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8005490:	490f      	ldr	r1, [pc, #60]	; (80054d0 <HAL_SAI_Init+0x320>)
 8005492:	4313      	orrs	r3, r2
 8005494:	644b      	str	r3, [r1, #68]	; 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 8005496:	4b0e      	ldr	r3, [pc, #56]	; (80054d0 <HAL_SAI_Init+0x320>)
 8005498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800549a:	4a0d      	ldr	r2, [pc, #52]	; (80054d0 <HAL_SAI_Init+0x320>)
 800549c:	f043 0301 	orr.w	r3, r3, #1
 80054a0:	6453      	str	r3, [r2, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2201      	movs	r2, #1
 80054ae:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3720      	adds	r7, #32
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	f005c010 	.word	0xf005c010
 80054c8:	fff88000 	.word	0xfff88000
 80054cc:	40015404 	.word	0x40015404
 80054d0:	40015400 	.word	0x40015400

080054d4 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	4613      	mov	r3, r2
 80054e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 80054e2:	f7fc fa2b 	bl	800193c <HAL_GetTick>
 80054e6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d002      	beq.n	80054f4 <HAL_SAI_Transmit_DMA+0x20>
 80054ee:	88fb      	ldrh	r3, [r7, #6]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d101      	bne.n	80054f8 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e098      	b.n	800562a <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	2b01      	cmp	r3, #1
 8005502:	f040 8091 	bne.w	8005628 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800550c:	2b01      	cmp	r3, #1
 800550e:	d101      	bne.n	8005514 <HAL_SAI_Transmit_DMA+0x40>
 8005510:	2302      	movs	r3, #2
 8005512:	e08a      	b.n	800562a <HAL_SAI_Transmit_DMA+0x156>
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    hsai->pBuffPtr = pData;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	68ba      	ldr	r2, [r7, #8]
 8005520:	679a      	str	r2, [r3, #120]	; 0x78
    hsai->XferSize = Size;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	88fa      	ldrh	r2, [r7, #6]
 8005526:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    hsai->XferCount = Size;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	88fa      	ldrh	r2, [r7, #6]
 800552e:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2212      	movs	r2, #18
 800553e:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005548:	4a3a      	ldr	r2, [pc, #232]	; (8005634 <HAL_SAI_Transmit_DMA+0x160>)
 800554a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005552:	4a39      	ldr	r2, [pc, #228]	; (8005638 <HAL_SAI_Transmit_DMA+0x164>)
 8005554:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800555c:	4a37      	ldr	r2, [pc, #220]	; (800563c <HAL_SAI_Transmit_DMA+0x168>)
 800555e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005566:	2200      	movs	r2, #0
 8005568:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005574:	4619      	mov	r1, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	331c      	adds	r3, #28
 800557c:	461a      	mov	r2, r3
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8005584:	f7fc fbce 	bl	8001d24 <HAL_DMA_Start_IT>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d005      	beq.n	800559a <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2200      	movs	r2, #0
 8005592:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      return  HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e047      	b.n	800562a <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800559a:	2100      	movs	r1, #0
 800559c:	68f8      	ldr	r0, [r7, #12]
 800559e:	f000 f9a1 	bl	80058e4 <SAI_InterruptFlag>
 80055a2:	4601      	mov	r1, r0
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	691a      	ldr	r2, [r3, #16]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	430a      	orrs	r2, r1
 80055b0:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80055c0:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80055c2:	e015      	b.n	80055f0 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 80055c4:	f7fc f9ba 	bl	800193c <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055d2:	d90d      	bls.n	80055f0 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

        return HAL_TIMEOUT;
 80055ec:	2303      	movs	r3, #3
 80055ee:	e01c      	b.n	800562a <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d0e2      	beq.n	80055c4 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d107      	bne.n	800561c <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800561a:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    return HAL_OK;
 8005624:	2300      	movs	r3, #0
 8005626:	e000      	b.n	800562a <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 8005628:	2302      	movs	r3, #2
  }
}
 800562a:	4618      	mov	r0, r3
 800562c:	3718      	adds	r7, #24
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	08005a27 	.word	0x08005a27
 8005638:	080059c9 	.word	0x080059c9
 800563c:	08005a43 	.word	0x08005a43

08005640 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800567c:	b480      	push	{r7}
 800567e:	b087      	sub	sp, #28
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
 8005688:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800568a:	2300      	movs	r3, #0
 800568c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2200      	movs	r2, #0
 8005692:	645a      	str	r2, [r3, #68]	; 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2200      	movs	r2, #0
 8005698:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d003      	beq.n	80056aa <SAI_InitI2S+0x2e>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	2b02      	cmp	r3, #2
 80056a8:	d103      	bne.n	80056b2 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2200      	movs	r2, #0
 80056ae:	651a      	str	r2, [r3, #80]	; 0x50
 80056b0:	e002      	b.n	80056b8 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2201      	movs	r2, #1
 80056b6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80056be:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056c6:	675a      	str	r2, [r3, #116]	; 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2200      	movs	r2, #0
 80056cc:	669a      	str	r2, [r3, #104]	; 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	683a      	ldr	r2, [r7, #0]
 80056d2:	671a      	str	r2, [r3, #112]	; 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	f003 0301 	and.w	r3, r3, #1
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d001      	beq.n	80056e2 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e077      	b.n	80057d2 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d107      	bne.n	80056f8 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2200      	movs	r2, #0
 80056ec:	661a      	str	r2, [r3, #96]	; 0x60
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80056f4:	665a      	str	r2, [r3, #100]	; 0x64
 80056f6:	e006      	b.n	8005706 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80056fe:	661a      	str	r2, [r3, #96]	; 0x60
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2200      	movs	r2, #0
 8005704:	665a      	str	r2, [r3, #100]	; 0x64
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2b03      	cmp	r3, #3
 800570a:	d84f      	bhi.n	80057ac <SAI_InitI2S+0x130>
 800570c:	a201      	add	r2, pc, #4	; (adr r2, 8005714 <SAI_InitI2S+0x98>)
 800570e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005712:	bf00      	nop
 8005714:	08005725 	.word	0x08005725
 8005718:	08005747 	.word	0x08005747
 800571c:	08005769 	.word	0x08005769
 8005720:	0800578b 	.word	0x0800578b

  /* Frame definition */
  switch (datasize)
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2280      	movs	r2, #128	; 0x80
 8005728:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	085b      	lsrs	r3, r3, #1
 800572e:	015a      	lsls	r2, r3, #5
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	085b      	lsrs	r3, r3, #1
 8005738:	011a      	lsls	r2, r3, #4
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	659a      	str	r2, [r3, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2240      	movs	r2, #64	; 0x40
 8005742:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 8005744:	e035      	b.n	80057b2 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2280      	movs	r2, #128	; 0x80
 800574a:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	085b      	lsrs	r3, r3, #1
 8005750:	019a      	lsls	r2, r3, #6
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	085b      	lsrs	r3, r3, #1
 800575a:	015a      	lsls	r2, r3, #5
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	659a      	str	r2, [r3, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2280      	movs	r2, #128	; 0x80
 8005764:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 8005766:	e024      	b.n	80057b2 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	22c0      	movs	r2, #192	; 0xc0
 800576c:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	085b      	lsrs	r3, r3, #1
 8005772:	019a      	lsls	r2, r3, #6
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	085b      	lsrs	r3, r3, #1
 800577c:	015a      	lsls	r2, r3, #5
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	659a      	str	r2, [r3, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2280      	movs	r2, #128	; 0x80
 8005786:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 8005788:	e013      	b.n	80057b2 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	22e0      	movs	r2, #224	; 0xe0
 800578e:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	085b      	lsrs	r3, r3, #1
 8005794:	019a      	lsls	r2, r3, #6
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	085b      	lsrs	r3, r3, #1
 800579e:	015a      	lsls	r2, r3, #5
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	659a      	str	r2, [r3, #88]	; 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2280      	movs	r2, #128	; 0x80
 80057a8:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 80057aa:	e002      	b.n	80057b2 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	75fb      	strb	r3, [r7, #23]
      break;
 80057b0:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d10b      	bne.n	80057d0 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d102      	bne.n	80057c4 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2210      	movs	r2, #16
 80057c2:	669a      	str	r2, [r3, #104]	; 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b02      	cmp	r3, #2
 80057c8:	d102      	bne.n	80057d0 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2208      	movs	r2, #8
 80057ce:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }
  return status;
 80057d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	371c      	adds	r7, #28
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
 80057de:	bf00      	nop

080057e0 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b087      	sub	sp, #28
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
 80057ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057ee:	2300      	movs	r3, #0
 80057f0:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	645a      	str	r2, [r3, #68]	; 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <SAI_InitPCM+0x2e>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	2b02      	cmp	r3, #2
 800580c:	d103      	bne.n	8005816 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2201      	movs	r2, #1
 8005812:	651a      	str	r2, [r3, #80]	; 0x50
 8005814:	e002      	b.n	800581c <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2200      	movs	r2, #0
 800581a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005828:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8005830:	665a      	str	r2, [r3, #100]	; 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	669a      	str	r2, [r3, #104]	; 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	683a      	ldr	r2, [r7, #0]
 800583c:	671a      	str	r2, [r3, #112]	; 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005844:	675a      	str	r2, [r3, #116]	; 0x74

  if (protocol == SAI_PCM_SHORT)
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2b04      	cmp	r3, #4
 800584a:	d103      	bne.n	8005854 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2201      	movs	r2, #1
 8005850:	659a      	str	r2, [r3, #88]	; 0x58
 8005852:	e002      	b.n	800585a <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	220d      	movs	r2, #13
 8005858:	659a      	str	r2, [r3, #88]	; 0x58
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2b03      	cmp	r3, #3
 800585e:	d837      	bhi.n	80058d0 <SAI_InitPCM+0xf0>
 8005860:	a201      	add	r2, pc, #4	; (adr r2, 8005868 <SAI_InitPCM+0x88>)
 8005862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005866:	bf00      	nop
 8005868:	08005879 	.word	0x08005879
 800586c:	0800588f 	.word	0x0800588f
 8005870:	080058a5 	.word	0x080058a5
 8005874:	080058bb 	.word	0x080058bb
  }

  switch (datasize)
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2280      	movs	r2, #128	; 0x80
 800587c:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	011a      	lsls	r2, r3, #4
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2240      	movs	r2, #64	; 0x40
 800588a:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 800588c:	e023      	b.n	80058d6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2280      	movs	r2, #128	; 0x80
 8005892:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	015a      	lsls	r2, r3, #5
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2280      	movs	r2, #128	; 0x80
 80058a0:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 80058a2:	e018      	b.n	80058d6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	22c0      	movs	r2, #192	; 0xc0
 80058a8:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	015a      	lsls	r2, r3, #5
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2280      	movs	r2, #128	; 0x80
 80058b6:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 80058b8:	e00d      	b.n	80058d6 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	22e0      	movs	r2, #224	; 0xe0
 80058be:	649a      	str	r2, [r3, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	015a      	lsls	r2, r3, #5
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2280      	movs	r2, #128	; 0x80
 80058cc:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 80058ce:	e002      	b.n	80058d6 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	75fb      	strb	r3, [r7, #23]
      break;
 80058d4:	bf00      	nop
  }

  return status;
 80058d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80058d8:	4618      	mov	r0, r3
 80058da:	371c      	adds	r7, #28
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b085      	sub	sp, #20
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	460b      	mov	r3, r1
 80058ee:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 80058f4:	78fb      	ldrb	r3, [r7, #3]
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d103      	bne.n	8005902 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f043 0308 	orr.w	r3, r3, #8
 8005900:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005906:	2b08      	cmp	r3, #8
 8005908:	d10b      	bne.n	8005922 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800590e:	2b03      	cmp	r3, #3
 8005910:	d003      	beq.n	800591a <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	2b01      	cmp	r3, #1
 8005918:	d103      	bne.n	8005922 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f043 0310 	orr.w	r3, r3, #16
 8005920:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	2b03      	cmp	r3, #3
 8005928:	d003      	beq.n	8005932 <SAI_InterruptFlag+0x4e>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	2b02      	cmp	r3, #2
 8005930:	d104      	bne.n	800593c <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005938:	60fb      	str	r3, [r7, #12]
 800593a:	e003      	b.n	8005944 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f043 0304 	orr.w	r3, r3, #4
 8005942:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8005944:	68fb      	ldr	r3, [r7, #12]
}
 8005946:	4618      	mov	r0, r3
 8005948:	3714      	adds	r7, #20
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr
	...

08005954 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005954:	b480      	push	{r7}
 8005956:	b085      	sub	sp, #20
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800595c:	4b18      	ldr	r3, [pc, #96]	; (80059c0 <SAI_Disable+0x6c>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a18      	ldr	r2, [pc, #96]	; (80059c4 <SAI_Disable+0x70>)
 8005962:	fba2 2303 	umull	r2, r3, r2, r3
 8005966:	0b1b      	lsrs	r3, r3, #12
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800596c:	2300      	movs	r3, #0
 800596e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800597e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d10a      	bne.n	800599c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800598c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	72fb      	strb	r3, [r7, #11]
      break;
 800599a:	e009      	b.n	80059b0 <SAI_Disable+0x5c>
    }
    count--;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	3b01      	subs	r3, #1
 80059a0:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d1e7      	bne.n	8005980 <SAI_Disable+0x2c>

  return status;
 80059b0:	7afb      	ldrb	r3, [r7, #11]
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3714      	adds	r7, #20
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr
 80059be:	bf00      	nop
 80059c0:	20000004 	.word	0x20000004
 80059c4:	95cbec1b 	.word	0x95cbec1b

080059c8 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059d4:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	69db      	ldr	r3, [r3, #28]
 80059da:	2b20      	cmp	r3, #32
 80059dc:	d01c      	beq.n	8005a18 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80059f4:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80059f6:	2100      	movs	r1, #0
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f7ff ff73 	bl	80058e4 <SAI_InterruptFlag>
 80059fe:	4603      	mov	r3, r0
 8005a00:	43d9      	mvns	r1, r3
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	691a      	ldr	r2, [r3, #16]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	400a      	ands	r2, r1
 8005a0e:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8005a18:	68f8      	ldr	r0, [r7, #12]
 8005a1a:	f7ff fe11 	bl	8005640 <HAL_SAI_TxCpltCallback>
#endif
}
 8005a1e:	bf00      	nop
 8005a20:	3710      	adds	r7, #16
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}

08005a26 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a26:	b580      	push	{r7, lr}
 8005a28:	b084      	sub	sp, #16
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a32:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8005a34:	68f8      	ldr	r0, [r7, #12]
 8005a36:	f7ff fe0d 	bl	8005654 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8005a3a:	bf00      	nop
 8005a3c:	3710      	adds	r7, #16
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b084      	sub	sp, #16
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a4e:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a56:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005a6e:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f7ff ff6f 	bl	8005954 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2201      	movs	r2, #1
 8005a7a:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8005a86:	68f8      	ldr	r0, [r7, #12]
 8005a88:	f7ff fdee 	bl	8005668 <HAL_SAI_ErrorCallback>
#endif
}
 8005a8c:	bf00      	nop
 8005a8e:	3710      	adds	r7, #16
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}

08005a94 <LL_RCC_GetUSARTClockSource>:
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8005a9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005aa0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4013      	ands	r3, r2
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <LL_RCC_GetLPUARTClockSource>:
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8005abc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ac0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4013      	ands	r3, r2
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	370c      	adds	r7, #12
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr

08005ad4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b082      	sub	sp, #8
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d101      	bne.n	8005ae6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e042      	b.n	8005b6c <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d106      	bne.n	8005afe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f7fb fcf1 	bl	80014e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2224      	movs	r2, #36	; 0x24
 8005b02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f022 0201 	bic.w	r2, r2, #1
 8005b14:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 f82c 	bl	8005b74 <UART_SetConfig>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d101      	bne.n	8005b26 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e022      	b.n	8005b6c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d002      	beq.n	8005b34 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f000 fa26 	bl	8005f80 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	685a      	ldr	r2, [r3, #4]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	689a      	ldr	r2, [r3, #8]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f042 0201 	orr.w	r2, r2, #1
 8005b62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f000 faad 	bl	80060c4 <UART_CheckIdleState>
 8005b6a:	4603      	mov	r3, r0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3708      	adds	r7, #8
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}

08005b74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b74:	b5b0      	push	{r4, r5, r7, lr}
 8005b76:	b088      	sub	sp, #32
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689a      	ldr	r2, [r3, #8]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	431a      	orrs	r2, r3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	431a      	orrs	r2, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	69db      	ldr	r3, [r3, #28]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	681a      	ldr	r2, [r3, #0]
 8005b9e:	4ba3      	ldr	r3, [pc, #652]	; (8005e2c <UART_SetConfig+0x2b8>)
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	6812      	ldr	r2, [r2, #0]
 8005ba6:	69f9      	ldr	r1, [r7, #28]
 8005ba8:	430b      	orrs	r3, r1
 8005baa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	68da      	ldr	r2, [r3, #12]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	699b      	ldr	r3, [r3, #24]
 8005bc6:	61fb      	str	r3, [r7, #28]

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a98      	ldr	r2, [pc, #608]	; (8005e30 <UART_SetConfig+0x2bc>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d004      	beq.n	8005bdc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6a1b      	ldr	r3, [r3, #32]
 8005bd6:	69fa      	ldr	r2, [r7, #28]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	61fb      	str	r3, [r7, #28]
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005be6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	6812      	ldr	r2, [r2, #0]
 8005bee:	69f9      	ldr	r1, [r7, #28]
 8005bf0:	430b      	orrs	r3, r1
 8005bf2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bfa:	f023 010f 	bic.w	r1, r3, #15
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	430a      	orrs	r2, r1
 8005c08:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a89      	ldr	r2, [pc, #548]	; (8005e34 <UART_SetConfig+0x2c0>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d120      	bne.n	8005c56 <UART_SetConfig+0xe2>
 8005c14:	2003      	movs	r0, #3
 8005c16:	f7ff ff3d 	bl	8005a94 <LL_RCC_GetUSARTClockSource>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	2b03      	cmp	r3, #3
 8005c1e:	d817      	bhi.n	8005c50 <UART_SetConfig+0xdc>
 8005c20:	a201      	add	r2, pc, #4	; (adr r2, 8005c28 <UART_SetConfig+0xb4>)
 8005c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c26:	bf00      	nop
 8005c28:	08005c39 	.word	0x08005c39
 8005c2c:	08005c45 	.word	0x08005c45
 8005c30:	08005c3f 	.word	0x08005c3f
 8005c34:	08005c4b 	.word	0x08005c4b
 8005c38:	2301      	movs	r3, #1
 8005c3a:	76fb      	strb	r3, [r7, #27]
 8005c3c:	e038      	b.n	8005cb0 <UART_SetConfig+0x13c>
 8005c3e:	2302      	movs	r3, #2
 8005c40:	76fb      	strb	r3, [r7, #27]
 8005c42:	e035      	b.n	8005cb0 <UART_SetConfig+0x13c>
 8005c44:	2304      	movs	r3, #4
 8005c46:	76fb      	strb	r3, [r7, #27]
 8005c48:	e032      	b.n	8005cb0 <UART_SetConfig+0x13c>
 8005c4a:	2308      	movs	r3, #8
 8005c4c:	76fb      	strb	r3, [r7, #27]
 8005c4e:	e02f      	b.n	8005cb0 <UART_SetConfig+0x13c>
 8005c50:	2310      	movs	r3, #16
 8005c52:	76fb      	strb	r3, [r7, #27]
 8005c54:	e02c      	b.n	8005cb0 <UART_SetConfig+0x13c>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a75      	ldr	r2, [pc, #468]	; (8005e30 <UART_SetConfig+0x2bc>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d125      	bne.n	8005cac <UART_SetConfig+0x138>
 8005c60:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8005c64:	f7ff ff26 	bl	8005ab4 <LL_RCC_GetLPUARTClockSource>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005c6e:	d017      	beq.n	8005ca0 <UART_SetConfig+0x12c>
 8005c70:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005c74:	d817      	bhi.n	8005ca6 <UART_SetConfig+0x132>
 8005c76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c7a:	d00b      	beq.n	8005c94 <UART_SetConfig+0x120>
 8005c7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c80:	d811      	bhi.n	8005ca6 <UART_SetConfig+0x132>
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d003      	beq.n	8005c8e <UART_SetConfig+0x11a>
 8005c86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c8a:	d006      	beq.n	8005c9a <UART_SetConfig+0x126>
 8005c8c:	e00b      	b.n	8005ca6 <UART_SetConfig+0x132>
 8005c8e:	2300      	movs	r3, #0
 8005c90:	76fb      	strb	r3, [r7, #27]
 8005c92:	e00d      	b.n	8005cb0 <UART_SetConfig+0x13c>
 8005c94:	2302      	movs	r3, #2
 8005c96:	76fb      	strb	r3, [r7, #27]
 8005c98:	e00a      	b.n	8005cb0 <UART_SetConfig+0x13c>
 8005c9a:	2304      	movs	r3, #4
 8005c9c:	76fb      	strb	r3, [r7, #27]
 8005c9e:	e007      	b.n	8005cb0 <UART_SetConfig+0x13c>
 8005ca0:	2308      	movs	r3, #8
 8005ca2:	76fb      	strb	r3, [r7, #27]
 8005ca4:	e004      	b.n	8005cb0 <UART_SetConfig+0x13c>
 8005ca6:	2310      	movs	r3, #16
 8005ca8:	76fb      	strb	r3, [r7, #27]
 8005caa:	e001      	b.n	8005cb0 <UART_SetConfig+0x13c>
 8005cac:	2310      	movs	r3, #16
 8005cae:	76fb      	strb	r3, [r7, #27]

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a5e      	ldr	r2, [pc, #376]	; (8005e30 <UART_SetConfig+0x2bc>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	f040 808b 	bne.w	8005dd2 <UART_SetConfig+0x25e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005cbc:	7efb      	ldrb	r3, [r7, #27]
 8005cbe:	2b08      	cmp	r3, #8
 8005cc0:	d823      	bhi.n	8005d0a <UART_SetConfig+0x196>
 8005cc2:	a201      	add	r2, pc, #4	; (adr r2, 8005cc8 <UART_SetConfig+0x154>)
 8005cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc8:	08005ced 	.word	0x08005ced
 8005ccc:	08005d0b 	.word	0x08005d0b
 8005cd0:	08005cf5 	.word	0x08005cf5
 8005cd4:	08005d0b 	.word	0x08005d0b
 8005cd8:	08005cfb 	.word	0x08005cfb
 8005cdc:	08005d0b 	.word	0x08005d0b
 8005ce0:	08005d0b 	.word	0x08005d0b
 8005ce4:	08005d0b 	.word	0x08005d0b
 8005ce8:	08005d03 	.word	0x08005d03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cec:	f7fd fd5e 	bl	80037ac <HAL_RCC_GetPCLK1Freq>
 8005cf0:	6178      	str	r0, [r7, #20]
        break;
 8005cf2:	e00f      	b.n	8005d14 <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cf4:	4b50      	ldr	r3, [pc, #320]	; (8005e38 <UART_SetConfig+0x2c4>)
 8005cf6:	617b      	str	r3, [r7, #20]
        break;
 8005cf8:	e00c      	b.n	8005d14 <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cfa:	f7fd fcd7 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 8005cfe:	6178      	str	r0, [r7, #20]
        break;
 8005d00:	e008      	b.n	8005d14 <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d06:	617b      	str	r3, [r7, #20]
        break;
 8005d08:	e004      	b.n	8005d14 <UART_SetConfig+0x1a0>
      default:
        pclk = 0U;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	76bb      	strb	r3, [r7, #26]
        break;
 8005d12:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	f000 811a 	beq.w	8005f50 <UART_SetConfig+0x3dc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d20:	4a46      	ldr	r2, [pc, #280]	; (8005e3c <UART_SetConfig+0x2c8>)
 8005d22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d26:	461a      	mov	r2, r3
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d2e:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	685a      	ldr	r2, [r3, #4]
 8005d34:	4613      	mov	r3, r2
 8005d36:	005b      	lsls	r3, r3, #1
 8005d38:	4413      	add	r3, r2
 8005d3a:	68ba      	ldr	r2, [r7, #8]
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d305      	bcc.n	8005d4c <UART_SetConfig+0x1d8>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d46:	68ba      	ldr	r2, [r7, #8]
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d902      	bls.n	8005d52 <UART_SetConfig+0x1de>
      {
        ret = HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	76bb      	strb	r3, [r7, #26]
 8005d50:	e0fe      	b.n	8005f50 <UART_SetConfig+0x3dc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	4618      	mov	r0, r3
 8005d56:	f04f 0100 	mov.w	r1, #0
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d5e:	4a37      	ldr	r2, [pc, #220]	; (8005e3c <UART_SetConfig+0x2c8>)
 8005d60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d64:	b29a      	uxth	r2, r3
 8005d66:	f04f 0300 	mov.w	r3, #0
 8005d6a:	f7fa fe87 	bl	8000a7c <__aeabi_uldivmod>
 8005d6e:	4602      	mov	r2, r0
 8005d70:	460b      	mov	r3, r1
 8005d72:	4610      	mov	r0, r2
 8005d74:	4619      	mov	r1, r3
 8005d76:	f04f 0200 	mov.w	r2, #0
 8005d7a:	f04f 0300 	mov.w	r3, #0
 8005d7e:	020b      	lsls	r3, r1, #8
 8005d80:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005d84:	0202      	lsls	r2, r0, #8
 8005d86:	6879      	ldr	r1, [r7, #4]
 8005d88:	6849      	ldr	r1, [r1, #4]
 8005d8a:	0849      	lsrs	r1, r1, #1
 8005d8c:	4608      	mov	r0, r1
 8005d8e:	f04f 0100 	mov.w	r1, #0
 8005d92:	1814      	adds	r4, r2, r0
 8005d94:	eb43 0501 	adc.w	r5, r3, r1
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	f04f 0300 	mov.w	r3, #0
 8005da2:	4620      	mov	r0, r4
 8005da4:	4629      	mov	r1, r5
 8005da6:	f7fa fe69 	bl	8000a7c <__aeabi_uldivmod>
 8005daa:	4602      	mov	r2, r0
 8005dac:	460b      	mov	r3, r1
 8005dae:	4613      	mov	r3, r2
 8005db0:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005db8:	d308      	bcc.n	8005dcc <UART_SetConfig+0x258>
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dc0:	d204      	bcs.n	8005dcc <UART_SetConfig+0x258>
        {
          huart->Instance->BRR = usartdiv;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	693a      	ldr	r2, [r7, #16]
 8005dc8:	60da      	str	r2, [r3, #12]
 8005dca:	e0c1      	b.n	8005f50 <UART_SetConfig+0x3dc>
        }
        else
        {
          ret = HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	76bb      	strb	r3, [r7, #26]
 8005dd0:	e0be      	b.n	8005f50 <UART_SetConfig+0x3dc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dda:	d16a      	bne.n	8005eb2 <UART_SetConfig+0x33e>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8005ddc:	7efb      	ldrb	r3, [r7, #27]
 8005dde:	3b01      	subs	r3, #1
 8005de0:	2b07      	cmp	r3, #7
 8005de2:	d82d      	bhi.n	8005e40 <UART_SetConfig+0x2cc>
 8005de4:	a201      	add	r2, pc, #4	; (adr r2, 8005dec <UART_SetConfig+0x278>)
 8005de6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dea:	bf00      	nop
 8005dec:	08005e0d 	.word	0x08005e0d
 8005df0:	08005e15 	.word	0x08005e15
 8005df4:	08005e41 	.word	0x08005e41
 8005df8:	08005e1b 	.word	0x08005e1b
 8005dfc:	08005e41 	.word	0x08005e41
 8005e00:	08005e41 	.word	0x08005e41
 8005e04:	08005e41 	.word	0x08005e41
 8005e08:	08005e23 	.word	0x08005e23
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e0c:	f7fd fce4 	bl	80037d8 <HAL_RCC_GetPCLK2Freq>
 8005e10:	6178      	str	r0, [r7, #20]
        break;
 8005e12:	e01a      	b.n	8005e4a <UART_SetConfig+0x2d6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e14:	4b08      	ldr	r3, [pc, #32]	; (8005e38 <UART_SetConfig+0x2c4>)
 8005e16:	617b      	str	r3, [r7, #20]
        break;
 8005e18:	e017      	b.n	8005e4a <UART_SetConfig+0x2d6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e1a:	f7fd fc47 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 8005e1e:	6178      	str	r0, [r7, #20]
        break;
 8005e20:	e013      	b.n	8005e4a <UART_SetConfig+0x2d6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e26:	617b      	str	r3, [r7, #20]
        break;
 8005e28:	e00f      	b.n	8005e4a <UART_SetConfig+0x2d6>
 8005e2a:	bf00      	nop
 8005e2c:	cfff69f3 	.word	0xcfff69f3
 8005e30:	40008000 	.word	0x40008000
 8005e34:	40013800 	.word	0x40013800
 8005e38:	00f42400 	.word	0x00f42400
 8005e3c:	080077b4 	.word	0x080077b4
      default:
        pclk = 0U;
 8005e40:	2300      	movs	r3, #0
 8005e42:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	76bb      	strb	r3, [r7, #26]
        break;
 8005e48:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d07f      	beq.n	8005f50 <UART_SetConfig+0x3dc>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e54:	4a48      	ldr	r2, [pc, #288]	; (8005f78 <UART_SetConfig+0x404>)
 8005e56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e62:	005a      	lsls	r2, r3, #1
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	085b      	lsrs	r3, r3, #1
 8005e6a:	441a      	add	r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	2b0f      	cmp	r3, #15
 8005e7c:	d916      	bls.n	8005eac <UART_SetConfig+0x338>
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e84:	d212      	bcs.n	8005eac <UART_SetConfig+0x338>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	f023 030f 	bic.w	r3, r3, #15
 8005e8e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	085b      	lsrs	r3, r3, #1
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	f003 0307 	and.w	r3, r3, #7
 8005e9a:	b29a      	uxth	r2, r3
 8005e9c:	89fb      	ldrh	r3, [r7, #14]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	89fa      	ldrh	r2, [r7, #14]
 8005ea8:	60da      	str	r2, [r3, #12]
 8005eaa:	e051      	b.n	8005f50 <UART_SetConfig+0x3dc>
      }
      else
      {
        ret = HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	76bb      	strb	r3, [r7, #26]
 8005eb0:	e04e      	b.n	8005f50 <UART_SetConfig+0x3dc>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005eb2:	7efb      	ldrb	r3, [r7, #27]
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	2b07      	cmp	r3, #7
 8005eb8:	d821      	bhi.n	8005efe <UART_SetConfig+0x38a>
 8005eba:	a201      	add	r2, pc, #4	; (adr r2, 8005ec0 <UART_SetConfig+0x34c>)
 8005ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ec0:	08005ee1 	.word	0x08005ee1
 8005ec4:	08005ee9 	.word	0x08005ee9
 8005ec8:	08005eff 	.word	0x08005eff
 8005ecc:	08005eef 	.word	0x08005eef
 8005ed0:	08005eff 	.word	0x08005eff
 8005ed4:	08005eff 	.word	0x08005eff
 8005ed8:	08005eff 	.word	0x08005eff
 8005edc:	08005ef7 	.word	0x08005ef7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ee0:	f7fd fc7a 	bl	80037d8 <HAL_RCC_GetPCLK2Freq>
 8005ee4:	6178      	str	r0, [r7, #20]
        break;
 8005ee6:	e00f      	b.n	8005f08 <UART_SetConfig+0x394>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ee8:	4b24      	ldr	r3, [pc, #144]	; (8005f7c <UART_SetConfig+0x408>)
 8005eea:	617b      	str	r3, [r7, #20]
        break;
 8005eec:	e00c      	b.n	8005f08 <UART_SetConfig+0x394>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005eee:	f7fd fbdd 	bl	80036ac <HAL_RCC_GetSysClockFreq>
 8005ef2:	6178      	str	r0, [r7, #20]
        break;
 8005ef4:	e008      	b.n	8005f08 <UART_SetConfig+0x394>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ef6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005efa:	617b      	str	r3, [r7, #20]
        break;
 8005efc:	e004      	b.n	8005f08 <UART_SetConfig+0x394>
      default:
        pclk = 0U;
 8005efe:	2300      	movs	r3, #0
 8005f00:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	76bb      	strb	r3, [r7, #26]
        break;
 8005f06:	bf00      	nop
    }

    if (pclk != 0U)
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d020      	beq.n	8005f50 <UART_SetConfig+0x3dc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f12:	4a19      	ldr	r2, [pc, #100]	; (8005f78 <UART_SetConfig+0x404>)
 8005f14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f18:	461a      	mov	r2, r3
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	fbb3 f2f2 	udiv	r2, r3, r2
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	085b      	lsrs	r3, r3, #1
 8005f26:	441a      	add	r2, r3
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	2b0f      	cmp	r3, #15
 8005f38:	d908      	bls.n	8005f4c <UART_SetConfig+0x3d8>
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f40:	d204      	bcs.n	8005f4c <UART_SetConfig+0x3d8>
      {
        huart->Instance->BRR = usartdiv;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	693a      	ldr	r2, [r7, #16]
 8005f48:	60da      	str	r2, [r3, #12]
 8005f4a:	e001      	b.n	8005f50 <UART_SetConfig+0x3dc>
      }
      else
      {
        ret = HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005f6c:	7ebb      	ldrb	r3, [r7, #26]
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3720      	adds	r7, #32
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bdb0      	pop	{r4, r5, r7, pc}
 8005f76:	bf00      	nop
 8005f78:	080077b4 	.word	0x080077b4
 8005f7c:	00f42400 	.word	0x00f42400

08005f80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f8c:	f003 0301 	and.w	r3, r3, #1
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d00a      	beq.n	8005faa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00a      	beq.n	8005fcc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	430a      	orrs	r2, r1
 8005fca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fd0:	f003 0304 	and.w	r3, r3, #4
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d00a      	beq.n	8005fee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	430a      	orrs	r2, r1
 8005fec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ff2:	f003 0308 	and.w	r3, r3, #8
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d00a      	beq.n	8006010 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	430a      	orrs	r2, r1
 800600e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006014:	f003 0310 	and.w	r3, r3, #16
 8006018:	2b00      	cmp	r3, #0
 800601a:	d00a      	beq.n	8006032 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	430a      	orrs	r2, r1
 8006030:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006036:	f003 0320 	and.w	r3, r3, #32
 800603a:	2b00      	cmp	r3, #0
 800603c:	d00a      	beq.n	8006054 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	430a      	orrs	r2, r1
 8006052:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800605c:	2b00      	cmp	r3, #0
 800605e:	d01a      	beq.n	8006096 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	430a      	orrs	r2, r1
 8006074:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800607a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800607e:	d10a      	bne.n	8006096 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	430a      	orrs	r2, r1
 8006094:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800609a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00a      	beq.n	80060b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	430a      	orrs	r2, r1
 80060b6:	605a      	str	r2, [r3, #4]
  }
}
 80060b8:	bf00      	nop
 80060ba:	370c      	adds	r7, #12
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr

080060c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af02      	add	r7, sp, #8
 80060ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060d4:	f7fb fc32 	bl	800193c <HAL_GetTick>
 80060d8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f003 0308 	and.w	r3, r3, #8
 80060e4:	2b08      	cmp	r3, #8
 80060e6:	d10e      	bne.n	8006106 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80060ec:	9300      	str	r3, [sp, #0]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 f82f 	bl	800615a <UART_WaitOnFlagUntilTimeout>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d001      	beq.n	8006106 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e025      	b.n	8006152 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 0304 	and.w	r3, r3, #4
 8006110:	2b04      	cmp	r3, #4
 8006112:	d10e      	bne.n	8006132 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006114:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006118:	9300      	str	r3, [sp, #0]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2200      	movs	r2, #0
 800611e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 f819 	bl	800615a <UART_WaitOnFlagUntilTimeout>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800612e:	2303      	movs	r3, #3
 8006130:	e00f      	b.n	8006152 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2220      	movs	r2, #32
 8006136:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2220      	movs	r2, #32
 800613e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2200      	movs	r2, #0
 800614c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3710      	adds	r7, #16
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}

0800615a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800615a:	b580      	push	{r7, lr}
 800615c:	b09c      	sub	sp, #112	; 0x70
 800615e:	af00      	add	r7, sp, #0
 8006160:	60f8      	str	r0, [r7, #12]
 8006162:	60b9      	str	r1, [r7, #8]
 8006164:	603b      	str	r3, [r7, #0]
 8006166:	4613      	mov	r3, r2
 8006168:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800616a:	e0a9      	b.n	80062c0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800616c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800616e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006172:	f000 80a5 	beq.w	80062c0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006176:	f7fb fbe1 	bl	800193c <HAL_GetTick>
 800617a:	4602      	mov	r2, r0
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	1ad3      	subs	r3, r2, r3
 8006180:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006182:	429a      	cmp	r2, r3
 8006184:	d302      	bcc.n	800618c <UART_WaitOnFlagUntilTimeout+0x32>
 8006186:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006188:	2b00      	cmp	r3, #0
 800618a:	d140      	bne.n	800620e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006192:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006194:	e853 3f00 	ldrex	r3, [r3]
 8006198:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800619a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800619c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80061a0:	667b      	str	r3, [r7, #100]	; 0x64
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	461a      	mov	r2, r3
 80061a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80061aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80061ac:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80061b0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80061b2:	e841 2300 	strex	r3, r2, [r1]
 80061b6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80061b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d1e6      	bne.n	800618c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	3308      	adds	r3, #8
 80061c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061c8:	e853 3f00 	ldrex	r3, [r3]
 80061cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80061ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d0:	f023 0301 	bic.w	r3, r3, #1
 80061d4:	663b      	str	r3, [r7, #96]	; 0x60
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	3308      	adds	r3, #8
 80061dc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80061de:	64ba      	str	r2, [r7, #72]	; 0x48
 80061e0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80061e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80061e6:	e841 2300 	strex	r3, r2, [r1]
 80061ea:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80061ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d1e5      	bne.n	80061be <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2220      	movs	r2, #32
 80061f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2220      	movs	r2, #32
 80061fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e069      	b.n	80062e2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 0304 	and.w	r3, r3, #4
 8006218:	2b00      	cmp	r3, #0
 800621a:	d051      	beq.n	80062c0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	69db      	ldr	r3, [r3, #28]
 8006222:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006226:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800622a:	d149      	bne.n	80062c0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006234:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800623e:	e853 3f00 	ldrex	r3, [r3]
 8006242:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006246:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800624a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	461a      	mov	r2, r3
 8006252:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006254:	637b      	str	r3, [r7, #52]	; 0x34
 8006256:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006258:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800625a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800625c:	e841 2300 	strex	r3, r2, [r1]
 8006260:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006264:	2b00      	cmp	r3, #0
 8006266:	d1e6      	bne.n	8006236 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	3308      	adds	r3, #8
 800626e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	e853 3f00 	ldrex	r3, [r3]
 8006276:	613b      	str	r3, [r7, #16]
   return(result);
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	f023 0301 	bic.w	r3, r3, #1
 800627e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	3308      	adds	r3, #8
 8006286:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006288:	623a      	str	r2, [r7, #32]
 800628a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800628c:	69f9      	ldr	r1, [r7, #28]
 800628e:	6a3a      	ldr	r2, [r7, #32]
 8006290:	e841 2300 	strex	r3, r2, [r1]
 8006294:	61bb      	str	r3, [r7, #24]
   return(result);
 8006296:	69bb      	ldr	r3, [r7, #24]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1e5      	bne.n	8006268 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2220      	movs	r2, #32
 80062a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2220      	movs	r2, #32
 80062a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2220      	movs	r2, #32
 80062b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80062bc:	2303      	movs	r3, #3
 80062be:	e010      	b.n	80062e2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	69da      	ldr	r2, [r3, #28]
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	4013      	ands	r3, r2
 80062ca:	68ba      	ldr	r2, [r7, #8]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	bf0c      	ite	eq
 80062d0:	2301      	moveq	r3, #1
 80062d2:	2300      	movne	r3, #0
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	461a      	mov	r2, r3
 80062d8:	79fb      	ldrb	r3, [r7, #7]
 80062da:	429a      	cmp	r2, r3
 80062dc:	f43f af46 	beq.w	800616c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3770      	adds	r7, #112	; 0x70
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}

080062ea <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80062ea:	b480      	push	{r7}
 80062ec:	b085      	sub	sp, #20
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d101      	bne.n	8006300 <HAL_UARTEx_DisableFifoMode+0x16>
 80062fc:	2302      	movs	r3, #2
 80062fe:	e027      	b.n	8006350 <HAL_UARTEx_DisableFifoMode+0x66>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2224      	movs	r2, #36	; 0x24
 800630c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f022 0201 	bic.w	r2, r2, #1
 8006326:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800632e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	68fa      	ldr	r2, [r7, #12]
 800633c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2220      	movs	r2, #32
 8006342:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800634e:	2300      	movs	r3, #0
}
 8006350:	4618      	mov	r0, r3
 8006352:	3714      	adds	r7, #20
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr

0800635c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800636c:	2b01      	cmp	r3, #1
 800636e:	d101      	bne.n	8006374 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006370:	2302      	movs	r3, #2
 8006372:	e02d      	b.n	80063d0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2224      	movs	r2, #36	; 0x24
 8006380:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0201 	bic.w	r2, r2, #1
 800639a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	683a      	ldr	r2, [r7, #0]
 80063ac:	430a      	orrs	r2, r1
 80063ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 f84f 	bl	8006454 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2220      	movs	r2, #32
 80063c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80063ce:	2300      	movs	r3, #0
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3710      	adds	r7, #16
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b084      	sub	sp, #16
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
 80063e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d101      	bne.n	80063f0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80063ec:	2302      	movs	r3, #2
 80063ee:	e02d      	b.n	800644c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2224      	movs	r2, #36	; 0x24
 80063fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f022 0201 	bic.w	r2, r2, #1
 8006416:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	683a      	ldr	r2, [r7, #0]
 8006428:	430a      	orrs	r2, r1
 800642a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 f811 	bl	8006454 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2220      	movs	r2, #32
 800643e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800644a:	2300      	movs	r3, #0
}
 800644c:	4618      	mov	r0, r3
 800644e:	3710      	adds	r7, #16
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006460:	2b00      	cmp	r3, #0
 8006462:	d108      	bne.n	8006476 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2201      	movs	r2, #1
 8006468:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2201      	movs	r2, #1
 8006470:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006474:	e031      	b.n	80064da <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006476:	2308      	movs	r3, #8
 8006478:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800647a:	2308      	movs	r3, #8
 800647c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	0e5b      	lsrs	r3, r3, #25
 8006486:	b2db      	uxtb	r3, r3
 8006488:	f003 0307 	and.w	r3, r3, #7
 800648c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	0f5b      	lsrs	r3, r3, #29
 8006496:	b2db      	uxtb	r3, r3
 8006498:	f003 0307 	and.w	r3, r3, #7
 800649c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800649e:	7bbb      	ldrb	r3, [r7, #14]
 80064a0:	7b3a      	ldrb	r2, [r7, #12]
 80064a2:	4911      	ldr	r1, [pc, #68]	; (80064e8 <UARTEx_SetNbDataToProcess+0x94>)
 80064a4:	5c8a      	ldrb	r2, [r1, r2]
 80064a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80064aa:	7b3a      	ldrb	r2, [r7, #12]
 80064ac:	490f      	ldr	r1, [pc, #60]	; (80064ec <UARTEx_SetNbDataToProcess+0x98>)
 80064ae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80064b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80064b4:	b29a      	uxth	r2, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80064bc:	7bfb      	ldrb	r3, [r7, #15]
 80064be:	7b7a      	ldrb	r2, [r7, #13]
 80064c0:	4909      	ldr	r1, [pc, #36]	; (80064e8 <UARTEx_SetNbDataToProcess+0x94>)
 80064c2:	5c8a      	ldrb	r2, [r1, r2]
 80064c4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80064c8:	7b7a      	ldrb	r2, [r7, #13]
 80064ca:	4908      	ldr	r1, [pc, #32]	; (80064ec <UARTEx_SetNbDataToProcess+0x98>)
 80064cc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80064ce:	fb93 f3f2 	sdiv	r3, r3, r2
 80064d2:	b29a      	uxth	r2, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80064da:	bf00      	nop
 80064dc:	3714      	adds	r7, #20
 80064de:	46bd      	mov	sp, r7
 80064e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e4:	4770      	bx	lr
 80064e6:	bf00      	nop
 80064e8:	080077cc 	.word	0x080077cc
 80064ec:	080077d4 	.word	0x080077d4

080064f0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b085      	sub	sp, #20
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80064f8:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80064fc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006504:	b29a      	uxth	r2, r3
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	b29b      	uxth	r3, r3
 800650a:	43db      	mvns	r3, r3
 800650c:	b29b      	uxth	r3, r3
 800650e:	4013      	ands	r3, r2
 8006510:	b29a      	uxth	r2, r3
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3714      	adds	r7, #20
 800651e:	46bd      	mov	sp, r7
 8006520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006524:	4770      	bx	lr

08006526 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006526:	b084      	sub	sp, #16
 8006528:	b480      	push	{r7}
 800652a:	b083      	sub	sp, #12
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	f107 0014 	add.w	r0, r7, #20
 8006534:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006558:	2300      	movs	r3, #0
}
 800655a:	4618      	mov	r0, r3
 800655c:	370c      	adds	r7, #12
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	b004      	add	sp, #16
 8006566:	4770      	bx	lr

08006568 <__libc_init_array>:
 8006568:	b570      	push	{r4, r5, r6, lr}
 800656a:	4d0d      	ldr	r5, [pc, #52]	; (80065a0 <__libc_init_array+0x38>)
 800656c:	4c0d      	ldr	r4, [pc, #52]	; (80065a4 <__libc_init_array+0x3c>)
 800656e:	1b64      	subs	r4, r4, r5
 8006570:	10a4      	asrs	r4, r4, #2
 8006572:	2600      	movs	r6, #0
 8006574:	42a6      	cmp	r6, r4
 8006576:	d109      	bne.n	800658c <__libc_init_array+0x24>
 8006578:	4d0b      	ldr	r5, [pc, #44]	; (80065a8 <__libc_init_array+0x40>)
 800657a:	4c0c      	ldr	r4, [pc, #48]	; (80065ac <__libc_init_array+0x44>)
 800657c:	f001 f856 	bl	800762c <_init>
 8006580:	1b64      	subs	r4, r4, r5
 8006582:	10a4      	asrs	r4, r4, #2
 8006584:	2600      	movs	r6, #0
 8006586:	42a6      	cmp	r6, r4
 8006588:	d105      	bne.n	8006596 <__libc_init_array+0x2e>
 800658a:	bd70      	pop	{r4, r5, r6, pc}
 800658c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006590:	4798      	blx	r3
 8006592:	3601      	adds	r6, #1
 8006594:	e7ee      	b.n	8006574 <__libc_init_array+0xc>
 8006596:	f855 3b04 	ldr.w	r3, [r5], #4
 800659a:	4798      	blx	r3
 800659c:	3601      	adds	r6, #1
 800659e:	e7f2      	b.n	8006586 <__libc_init_array+0x1e>
 80065a0:	080079c0 	.word	0x080079c0
 80065a4:	080079c0 	.word	0x080079c0
 80065a8:	080079c0 	.word	0x080079c0
 80065ac:	080079c4 	.word	0x080079c4

080065b0 <memset>:
 80065b0:	4402      	add	r2, r0
 80065b2:	4603      	mov	r3, r0
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d100      	bne.n	80065ba <memset+0xa>
 80065b8:	4770      	bx	lr
 80065ba:	f803 1b01 	strb.w	r1, [r3], #1
 80065be:	e7f9      	b.n	80065b4 <memset+0x4>

080065c0 <sin>:
 80065c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80065c2:	ec53 2b10 	vmov	r2, r3, d0
 80065c6:	4826      	ldr	r0, [pc, #152]	; (8006660 <sin+0xa0>)
 80065c8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80065cc:	4281      	cmp	r1, r0
 80065ce:	dc07      	bgt.n	80065e0 <sin+0x20>
 80065d0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8006658 <sin+0x98>
 80065d4:	2000      	movs	r0, #0
 80065d6:	f000 fe5b 	bl	8007290 <__kernel_sin>
 80065da:	ec51 0b10 	vmov	r0, r1, d0
 80065de:	e007      	b.n	80065f0 <sin+0x30>
 80065e0:	4820      	ldr	r0, [pc, #128]	; (8006664 <sin+0xa4>)
 80065e2:	4281      	cmp	r1, r0
 80065e4:	dd09      	ble.n	80065fa <sin+0x3a>
 80065e6:	ee10 0a10 	vmov	r0, s0
 80065ea:	4619      	mov	r1, r3
 80065ec:	f7f9 fdcc 	bl	8000188 <__aeabi_dsub>
 80065f0:	ec41 0b10 	vmov	d0, r0, r1
 80065f4:	b005      	add	sp, #20
 80065f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80065fa:	4668      	mov	r0, sp
 80065fc:	f000 f834 	bl	8006668 <__ieee754_rem_pio2>
 8006600:	f000 0003 	and.w	r0, r0, #3
 8006604:	2801      	cmp	r0, #1
 8006606:	d008      	beq.n	800661a <sin+0x5a>
 8006608:	2802      	cmp	r0, #2
 800660a:	d00d      	beq.n	8006628 <sin+0x68>
 800660c:	b9d0      	cbnz	r0, 8006644 <sin+0x84>
 800660e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006612:	ed9d 0b00 	vldr	d0, [sp]
 8006616:	2001      	movs	r0, #1
 8006618:	e7dd      	b.n	80065d6 <sin+0x16>
 800661a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800661e:	ed9d 0b00 	vldr	d0, [sp]
 8006622:	f000 fa2d 	bl	8006a80 <__kernel_cos>
 8006626:	e7d8      	b.n	80065da <sin+0x1a>
 8006628:	ed9d 1b02 	vldr	d1, [sp, #8]
 800662c:	ed9d 0b00 	vldr	d0, [sp]
 8006630:	2001      	movs	r0, #1
 8006632:	f000 fe2d 	bl	8007290 <__kernel_sin>
 8006636:	ec53 2b10 	vmov	r2, r3, d0
 800663a:	ee10 0a10 	vmov	r0, s0
 800663e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006642:	e7d5      	b.n	80065f0 <sin+0x30>
 8006644:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006648:	ed9d 0b00 	vldr	d0, [sp]
 800664c:	f000 fa18 	bl	8006a80 <__kernel_cos>
 8006650:	e7f1      	b.n	8006636 <sin+0x76>
 8006652:	bf00      	nop
 8006654:	f3af 8000 	nop.w
	...
 8006660:	3fe921fb 	.word	0x3fe921fb
 8006664:	7fefffff 	.word	0x7fefffff

08006668 <__ieee754_rem_pio2>:
 8006668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800666c:	ed2d 8b02 	vpush	{d8}
 8006670:	ec55 4b10 	vmov	r4, r5, d0
 8006674:	4bca      	ldr	r3, [pc, #808]	; (80069a0 <__ieee754_rem_pio2+0x338>)
 8006676:	b08b      	sub	sp, #44	; 0x2c
 8006678:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800667c:	4598      	cmp	r8, r3
 800667e:	4682      	mov	sl, r0
 8006680:	9502      	str	r5, [sp, #8]
 8006682:	dc08      	bgt.n	8006696 <__ieee754_rem_pio2+0x2e>
 8006684:	2200      	movs	r2, #0
 8006686:	2300      	movs	r3, #0
 8006688:	ed80 0b00 	vstr	d0, [r0]
 800668c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006690:	f04f 0b00 	mov.w	fp, #0
 8006694:	e028      	b.n	80066e8 <__ieee754_rem_pio2+0x80>
 8006696:	4bc3      	ldr	r3, [pc, #780]	; (80069a4 <__ieee754_rem_pio2+0x33c>)
 8006698:	4598      	cmp	r8, r3
 800669a:	dc78      	bgt.n	800678e <__ieee754_rem_pio2+0x126>
 800669c:	9b02      	ldr	r3, [sp, #8]
 800669e:	4ec2      	ldr	r6, [pc, #776]	; (80069a8 <__ieee754_rem_pio2+0x340>)
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	ee10 0a10 	vmov	r0, s0
 80066a6:	a3b0      	add	r3, pc, #704	; (adr r3, 8006968 <__ieee754_rem_pio2+0x300>)
 80066a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ac:	4629      	mov	r1, r5
 80066ae:	dd39      	ble.n	8006724 <__ieee754_rem_pio2+0xbc>
 80066b0:	f7f9 fd6a 	bl	8000188 <__aeabi_dsub>
 80066b4:	45b0      	cmp	r8, r6
 80066b6:	4604      	mov	r4, r0
 80066b8:	460d      	mov	r5, r1
 80066ba:	d01b      	beq.n	80066f4 <__ieee754_rem_pio2+0x8c>
 80066bc:	a3ac      	add	r3, pc, #688	; (adr r3, 8006970 <__ieee754_rem_pio2+0x308>)
 80066be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c2:	f7f9 fd61 	bl	8000188 <__aeabi_dsub>
 80066c6:	4602      	mov	r2, r0
 80066c8:	460b      	mov	r3, r1
 80066ca:	e9ca 2300 	strd	r2, r3, [sl]
 80066ce:	4620      	mov	r0, r4
 80066d0:	4629      	mov	r1, r5
 80066d2:	f7f9 fd59 	bl	8000188 <__aeabi_dsub>
 80066d6:	a3a6      	add	r3, pc, #664	; (adr r3, 8006970 <__ieee754_rem_pio2+0x308>)
 80066d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066dc:	f7f9 fd54 	bl	8000188 <__aeabi_dsub>
 80066e0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80066e4:	f04f 0b01 	mov.w	fp, #1
 80066e8:	4658      	mov	r0, fp
 80066ea:	b00b      	add	sp, #44	; 0x2c
 80066ec:	ecbd 8b02 	vpop	{d8}
 80066f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066f4:	a3a0      	add	r3, pc, #640	; (adr r3, 8006978 <__ieee754_rem_pio2+0x310>)
 80066f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fa:	f7f9 fd45 	bl	8000188 <__aeabi_dsub>
 80066fe:	a3a0      	add	r3, pc, #640	; (adr r3, 8006980 <__ieee754_rem_pio2+0x318>)
 8006700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006704:	4604      	mov	r4, r0
 8006706:	460d      	mov	r5, r1
 8006708:	f7f9 fd3e 	bl	8000188 <__aeabi_dsub>
 800670c:	4602      	mov	r2, r0
 800670e:	460b      	mov	r3, r1
 8006710:	e9ca 2300 	strd	r2, r3, [sl]
 8006714:	4620      	mov	r0, r4
 8006716:	4629      	mov	r1, r5
 8006718:	f7f9 fd36 	bl	8000188 <__aeabi_dsub>
 800671c:	a398      	add	r3, pc, #608	; (adr r3, 8006980 <__ieee754_rem_pio2+0x318>)
 800671e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006722:	e7db      	b.n	80066dc <__ieee754_rem_pio2+0x74>
 8006724:	f7f9 fd32 	bl	800018c <__adddf3>
 8006728:	45b0      	cmp	r8, r6
 800672a:	4604      	mov	r4, r0
 800672c:	460d      	mov	r5, r1
 800672e:	d016      	beq.n	800675e <__ieee754_rem_pio2+0xf6>
 8006730:	a38f      	add	r3, pc, #572	; (adr r3, 8006970 <__ieee754_rem_pio2+0x308>)
 8006732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006736:	f7f9 fd29 	bl	800018c <__adddf3>
 800673a:	4602      	mov	r2, r0
 800673c:	460b      	mov	r3, r1
 800673e:	e9ca 2300 	strd	r2, r3, [sl]
 8006742:	4620      	mov	r0, r4
 8006744:	4629      	mov	r1, r5
 8006746:	f7f9 fd1f 	bl	8000188 <__aeabi_dsub>
 800674a:	a389      	add	r3, pc, #548	; (adr r3, 8006970 <__ieee754_rem_pio2+0x308>)
 800674c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006750:	f7f9 fd1c 	bl	800018c <__adddf3>
 8006754:	f04f 3bff 	mov.w	fp, #4294967295
 8006758:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800675c:	e7c4      	b.n	80066e8 <__ieee754_rem_pio2+0x80>
 800675e:	a386      	add	r3, pc, #536	; (adr r3, 8006978 <__ieee754_rem_pio2+0x310>)
 8006760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006764:	f7f9 fd12 	bl	800018c <__adddf3>
 8006768:	a385      	add	r3, pc, #532	; (adr r3, 8006980 <__ieee754_rem_pio2+0x318>)
 800676a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800676e:	4604      	mov	r4, r0
 8006770:	460d      	mov	r5, r1
 8006772:	f7f9 fd0b 	bl	800018c <__adddf3>
 8006776:	4602      	mov	r2, r0
 8006778:	460b      	mov	r3, r1
 800677a:	e9ca 2300 	strd	r2, r3, [sl]
 800677e:	4620      	mov	r0, r4
 8006780:	4629      	mov	r1, r5
 8006782:	f7f9 fd01 	bl	8000188 <__aeabi_dsub>
 8006786:	a37e      	add	r3, pc, #504	; (adr r3, 8006980 <__ieee754_rem_pio2+0x318>)
 8006788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800678c:	e7e0      	b.n	8006750 <__ieee754_rem_pio2+0xe8>
 800678e:	4b87      	ldr	r3, [pc, #540]	; (80069ac <__ieee754_rem_pio2+0x344>)
 8006790:	4598      	cmp	r8, r3
 8006792:	f300 80d9 	bgt.w	8006948 <__ieee754_rem_pio2+0x2e0>
 8006796:	f000 fe39 	bl	800740c <fabs>
 800679a:	ec55 4b10 	vmov	r4, r5, d0
 800679e:	ee10 0a10 	vmov	r0, s0
 80067a2:	a379      	add	r3, pc, #484	; (adr r3, 8006988 <__ieee754_rem_pio2+0x320>)
 80067a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a8:	4629      	mov	r1, r5
 80067aa:	f7f9 fea5 	bl	80004f8 <__aeabi_dmul>
 80067ae:	4b80      	ldr	r3, [pc, #512]	; (80069b0 <__ieee754_rem_pio2+0x348>)
 80067b0:	2200      	movs	r2, #0
 80067b2:	f7f9 fceb 	bl	800018c <__adddf3>
 80067b6:	f7fa f939 	bl	8000a2c <__aeabi_d2iz>
 80067ba:	4683      	mov	fp, r0
 80067bc:	f7f9 fe32 	bl	8000424 <__aeabi_i2d>
 80067c0:	4602      	mov	r2, r0
 80067c2:	460b      	mov	r3, r1
 80067c4:	ec43 2b18 	vmov	d8, r2, r3
 80067c8:	a367      	add	r3, pc, #412	; (adr r3, 8006968 <__ieee754_rem_pio2+0x300>)
 80067ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ce:	f7f9 fe93 	bl	80004f8 <__aeabi_dmul>
 80067d2:	4602      	mov	r2, r0
 80067d4:	460b      	mov	r3, r1
 80067d6:	4620      	mov	r0, r4
 80067d8:	4629      	mov	r1, r5
 80067da:	f7f9 fcd5 	bl	8000188 <__aeabi_dsub>
 80067de:	a364      	add	r3, pc, #400	; (adr r3, 8006970 <__ieee754_rem_pio2+0x308>)
 80067e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e4:	4606      	mov	r6, r0
 80067e6:	460f      	mov	r7, r1
 80067e8:	ec51 0b18 	vmov	r0, r1, d8
 80067ec:	f7f9 fe84 	bl	80004f8 <__aeabi_dmul>
 80067f0:	f1bb 0f1f 	cmp.w	fp, #31
 80067f4:	4604      	mov	r4, r0
 80067f6:	460d      	mov	r5, r1
 80067f8:	dc0d      	bgt.n	8006816 <__ieee754_rem_pio2+0x1ae>
 80067fa:	4b6e      	ldr	r3, [pc, #440]	; (80069b4 <__ieee754_rem_pio2+0x34c>)
 80067fc:	f10b 32ff 	add.w	r2, fp, #4294967295
 8006800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006804:	4543      	cmp	r3, r8
 8006806:	d006      	beq.n	8006816 <__ieee754_rem_pio2+0x1ae>
 8006808:	4622      	mov	r2, r4
 800680a:	462b      	mov	r3, r5
 800680c:	4630      	mov	r0, r6
 800680e:	4639      	mov	r1, r7
 8006810:	f7f9 fcba 	bl	8000188 <__aeabi_dsub>
 8006814:	e00f      	b.n	8006836 <__ieee754_rem_pio2+0x1ce>
 8006816:	462b      	mov	r3, r5
 8006818:	4622      	mov	r2, r4
 800681a:	4630      	mov	r0, r6
 800681c:	4639      	mov	r1, r7
 800681e:	f7f9 fcb3 	bl	8000188 <__aeabi_dsub>
 8006822:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006826:	9303      	str	r3, [sp, #12]
 8006828:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800682c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8006830:	f1b8 0f10 	cmp.w	r8, #16
 8006834:	dc02      	bgt.n	800683c <__ieee754_rem_pio2+0x1d4>
 8006836:	e9ca 0100 	strd	r0, r1, [sl]
 800683a:	e039      	b.n	80068b0 <__ieee754_rem_pio2+0x248>
 800683c:	a34e      	add	r3, pc, #312	; (adr r3, 8006978 <__ieee754_rem_pio2+0x310>)
 800683e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006842:	ec51 0b18 	vmov	r0, r1, d8
 8006846:	f7f9 fe57 	bl	80004f8 <__aeabi_dmul>
 800684a:	4604      	mov	r4, r0
 800684c:	460d      	mov	r5, r1
 800684e:	4602      	mov	r2, r0
 8006850:	460b      	mov	r3, r1
 8006852:	4630      	mov	r0, r6
 8006854:	4639      	mov	r1, r7
 8006856:	f7f9 fc97 	bl	8000188 <__aeabi_dsub>
 800685a:	4602      	mov	r2, r0
 800685c:	460b      	mov	r3, r1
 800685e:	4680      	mov	r8, r0
 8006860:	4689      	mov	r9, r1
 8006862:	4630      	mov	r0, r6
 8006864:	4639      	mov	r1, r7
 8006866:	f7f9 fc8f 	bl	8000188 <__aeabi_dsub>
 800686a:	4622      	mov	r2, r4
 800686c:	462b      	mov	r3, r5
 800686e:	f7f9 fc8b 	bl	8000188 <__aeabi_dsub>
 8006872:	a343      	add	r3, pc, #268	; (adr r3, 8006980 <__ieee754_rem_pio2+0x318>)
 8006874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006878:	4604      	mov	r4, r0
 800687a:	460d      	mov	r5, r1
 800687c:	ec51 0b18 	vmov	r0, r1, d8
 8006880:	f7f9 fe3a 	bl	80004f8 <__aeabi_dmul>
 8006884:	4622      	mov	r2, r4
 8006886:	462b      	mov	r3, r5
 8006888:	f7f9 fc7e 	bl	8000188 <__aeabi_dsub>
 800688c:	4602      	mov	r2, r0
 800688e:	460b      	mov	r3, r1
 8006890:	4604      	mov	r4, r0
 8006892:	460d      	mov	r5, r1
 8006894:	4640      	mov	r0, r8
 8006896:	4649      	mov	r1, r9
 8006898:	f7f9 fc76 	bl	8000188 <__aeabi_dsub>
 800689c:	9a03      	ldr	r2, [sp, #12]
 800689e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	2b31      	cmp	r3, #49	; 0x31
 80068a6:	dc24      	bgt.n	80068f2 <__ieee754_rem_pio2+0x28a>
 80068a8:	e9ca 0100 	strd	r0, r1, [sl]
 80068ac:	4646      	mov	r6, r8
 80068ae:	464f      	mov	r7, r9
 80068b0:	e9da 8900 	ldrd	r8, r9, [sl]
 80068b4:	4630      	mov	r0, r6
 80068b6:	4642      	mov	r2, r8
 80068b8:	464b      	mov	r3, r9
 80068ba:	4639      	mov	r1, r7
 80068bc:	f7f9 fc64 	bl	8000188 <__aeabi_dsub>
 80068c0:	462b      	mov	r3, r5
 80068c2:	4622      	mov	r2, r4
 80068c4:	f7f9 fc60 	bl	8000188 <__aeabi_dsub>
 80068c8:	9b02      	ldr	r3, [sp, #8]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80068d0:	f6bf af0a 	bge.w	80066e8 <__ieee754_rem_pio2+0x80>
 80068d4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80068d8:	f8ca 3004 	str.w	r3, [sl, #4]
 80068dc:	f8ca 8000 	str.w	r8, [sl]
 80068e0:	f8ca 0008 	str.w	r0, [sl, #8]
 80068e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80068e8:	f8ca 300c 	str.w	r3, [sl, #12]
 80068ec:	f1cb 0b00 	rsb	fp, fp, #0
 80068f0:	e6fa      	b.n	80066e8 <__ieee754_rem_pio2+0x80>
 80068f2:	a327      	add	r3, pc, #156	; (adr r3, 8006990 <__ieee754_rem_pio2+0x328>)
 80068f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f8:	ec51 0b18 	vmov	r0, r1, d8
 80068fc:	f7f9 fdfc 	bl	80004f8 <__aeabi_dmul>
 8006900:	4604      	mov	r4, r0
 8006902:	460d      	mov	r5, r1
 8006904:	4602      	mov	r2, r0
 8006906:	460b      	mov	r3, r1
 8006908:	4640      	mov	r0, r8
 800690a:	4649      	mov	r1, r9
 800690c:	f7f9 fc3c 	bl	8000188 <__aeabi_dsub>
 8006910:	4602      	mov	r2, r0
 8006912:	460b      	mov	r3, r1
 8006914:	4606      	mov	r6, r0
 8006916:	460f      	mov	r7, r1
 8006918:	4640      	mov	r0, r8
 800691a:	4649      	mov	r1, r9
 800691c:	f7f9 fc34 	bl	8000188 <__aeabi_dsub>
 8006920:	4622      	mov	r2, r4
 8006922:	462b      	mov	r3, r5
 8006924:	f7f9 fc30 	bl	8000188 <__aeabi_dsub>
 8006928:	a31b      	add	r3, pc, #108	; (adr r3, 8006998 <__ieee754_rem_pio2+0x330>)
 800692a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800692e:	4604      	mov	r4, r0
 8006930:	460d      	mov	r5, r1
 8006932:	ec51 0b18 	vmov	r0, r1, d8
 8006936:	f7f9 fddf 	bl	80004f8 <__aeabi_dmul>
 800693a:	4622      	mov	r2, r4
 800693c:	462b      	mov	r3, r5
 800693e:	f7f9 fc23 	bl	8000188 <__aeabi_dsub>
 8006942:	4604      	mov	r4, r0
 8006944:	460d      	mov	r5, r1
 8006946:	e75f      	b.n	8006808 <__ieee754_rem_pio2+0x1a0>
 8006948:	4b1b      	ldr	r3, [pc, #108]	; (80069b8 <__ieee754_rem_pio2+0x350>)
 800694a:	4598      	cmp	r8, r3
 800694c:	dd36      	ble.n	80069bc <__ieee754_rem_pio2+0x354>
 800694e:	ee10 2a10 	vmov	r2, s0
 8006952:	462b      	mov	r3, r5
 8006954:	4620      	mov	r0, r4
 8006956:	4629      	mov	r1, r5
 8006958:	f7f9 fc16 	bl	8000188 <__aeabi_dsub>
 800695c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006960:	e9ca 0100 	strd	r0, r1, [sl]
 8006964:	e694      	b.n	8006690 <__ieee754_rem_pio2+0x28>
 8006966:	bf00      	nop
 8006968:	54400000 	.word	0x54400000
 800696c:	3ff921fb 	.word	0x3ff921fb
 8006970:	1a626331 	.word	0x1a626331
 8006974:	3dd0b461 	.word	0x3dd0b461
 8006978:	1a600000 	.word	0x1a600000
 800697c:	3dd0b461 	.word	0x3dd0b461
 8006980:	2e037073 	.word	0x2e037073
 8006984:	3ba3198a 	.word	0x3ba3198a
 8006988:	6dc9c883 	.word	0x6dc9c883
 800698c:	3fe45f30 	.word	0x3fe45f30
 8006990:	2e000000 	.word	0x2e000000
 8006994:	3ba3198a 	.word	0x3ba3198a
 8006998:	252049c1 	.word	0x252049c1
 800699c:	397b839a 	.word	0x397b839a
 80069a0:	3fe921fb 	.word	0x3fe921fb
 80069a4:	4002d97b 	.word	0x4002d97b
 80069a8:	3ff921fb 	.word	0x3ff921fb
 80069ac:	413921fb 	.word	0x413921fb
 80069b0:	3fe00000 	.word	0x3fe00000
 80069b4:	080077dc 	.word	0x080077dc
 80069b8:	7fefffff 	.word	0x7fefffff
 80069bc:	ea4f 5428 	mov.w	r4, r8, asr #20
 80069c0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80069c4:	ee10 0a10 	vmov	r0, s0
 80069c8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80069cc:	ee10 6a10 	vmov	r6, s0
 80069d0:	460f      	mov	r7, r1
 80069d2:	f7fa f82b 	bl	8000a2c <__aeabi_d2iz>
 80069d6:	f7f9 fd25 	bl	8000424 <__aeabi_i2d>
 80069da:	4602      	mov	r2, r0
 80069dc:	460b      	mov	r3, r1
 80069de:	4630      	mov	r0, r6
 80069e0:	4639      	mov	r1, r7
 80069e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80069e6:	f7f9 fbcf 	bl	8000188 <__aeabi_dsub>
 80069ea:	4b22      	ldr	r3, [pc, #136]	; (8006a74 <__ieee754_rem_pio2+0x40c>)
 80069ec:	2200      	movs	r2, #0
 80069ee:	f7f9 fd83 	bl	80004f8 <__aeabi_dmul>
 80069f2:	460f      	mov	r7, r1
 80069f4:	4606      	mov	r6, r0
 80069f6:	f7fa f819 	bl	8000a2c <__aeabi_d2iz>
 80069fa:	f7f9 fd13 	bl	8000424 <__aeabi_i2d>
 80069fe:	4602      	mov	r2, r0
 8006a00:	460b      	mov	r3, r1
 8006a02:	4630      	mov	r0, r6
 8006a04:	4639      	mov	r1, r7
 8006a06:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006a0a:	f7f9 fbbd 	bl	8000188 <__aeabi_dsub>
 8006a0e:	4b19      	ldr	r3, [pc, #100]	; (8006a74 <__ieee754_rem_pio2+0x40c>)
 8006a10:	2200      	movs	r2, #0
 8006a12:	f7f9 fd71 	bl	80004f8 <__aeabi_dmul>
 8006a16:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006a1a:	ad04      	add	r5, sp, #16
 8006a1c:	f04f 0803 	mov.w	r8, #3
 8006a20:	46a9      	mov	r9, r5
 8006a22:	2600      	movs	r6, #0
 8006a24:	2700      	movs	r7, #0
 8006a26:	4632      	mov	r2, r6
 8006a28:	463b      	mov	r3, r7
 8006a2a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8006a2e:	46c3      	mov	fp, r8
 8006a30:	3d08      	subs	r5, #8
 8006a32:	f108 38ff 	add.w	r8, r8, #4294967295
 8006a36:	f7f9 ffc7 	bl	80009c8 <__aeabi_dcmpeq>
 8006a3a:	2800      	cmp	r0, #0
 8006a3c:	d1f3      	bne.n	8006a26 <__ieee754_rem_pio2+0x3be>
 8006a3e:	4b0e      	ldr	r3, [pc, #56]	; (8006a78 <__ieee754_rem_pio2+0x410>)
 8006a40:	9301      	str	r3, [sp, #4]
 8006a42:	2302      	movs	r3, #2
 8006a44:	9300      	str	r3, [sp, #0]
 8006a46:	4622      	mov	r2, r4
 8006a48:	465b      	mov	r3, fp
 8006a4a:	4651      	mov	r1, sl
 8006a4c:	4648      	mov	r0, r9
 8006a4e:	f000 f8df 	bl	8006c10 <__kernel_rem_pio2>
 8006a52:	9b02      	ldr	r3, [sp, #8]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	4683      	mov	fp, r0
 8006a58:	f6bf ae46 	bge.w	80066e8 <__ieee754_rem_pio2+0x80>
 8006a5c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006a60:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006a64:	f8ca 3004 	str.w	r3, [sl, #4]
 8006a68:	f8da 300c 	ldr.w	r3, [sl, #12]
 8006a6c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006a70:	e73a      	b.n	80068e8 <__ieee754_rem_pio2+0x280>
 8006a72:	bf00      	nop
 8006a74:	41700000 	.word	0x41700000
 8006a78:	0800785c 	.word	0x0800785c
 8006a7c:	00000000 	.word	0x00000000

08006a80 <__kernel_cos>:
 8006a80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a84:	ec57 6b10 	vmov	r6, r7, d0
 8006a88:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8006a8c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8006a90:	ed8d 1b00 	vstr	d1, [sp]
 8006a94:	da07      	bge.n	8006aa6 <__kernel_cos+0x26>
 8006a96:	ee10 0a10 	vmov	r0, s0
 8006a9a:	4639      	mov	r1, r7
 8006a9c:	f7f9 ffc6 	bl	8000a2c <__aeabi_d2iz>
 8006aa0:	2800      	cmp	r0, #0
 8006aa2:	f000 8088 	beq.w	8006bb6 <__kernel_cos+0x136>
 8006aa6:	4632      	mov	r2, r6
 8006aa8:	463b      	mov	r3, r7
 8006aaa:	4630      	mov	r0, r6
 8006aac:	4639      	mov	r1, r7
 8006aae:	f7f9 fd23 	bl	80004f8 <__aeabi_dmul>
 8006ab2:	4b51      	ldr	r3, [pc, #324]	; (8006bf8 <__kernel_cos+0x178>)
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	4604      	mov	r4, r0
 8006ab8:	460d      	mov	r5, r1
 8006aba:	f7f9 fd1d 	bl	80004f8 <__aeabi_dmul>
 8006abe:	a340      	add	r3, pc, #256	; (adr r3, 8006bc0 <__kernel_cos+0x140>)
 8006ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac4:	4682      	mov	sl, r0
 8006ac6:	468b      	mov	fp, r1
 8006ac8:	4620      	mov	r0, r4
 8006aca:	4629      	mov	r1, r5
 8006acc:	f7f9 fd14 	bl	80004f8 <__aeabi_dmul>
 8006ad0:	a33d      	add	r3, pc, #244	; (adr r3, 8006bc8 <__kernel_cos+0x148>)
 8006ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad6:	f7f9 fb59 	bl	800018c <__adddf3>
 8006ada:	4622      	mov	r2, r4
 8006adc:	462b      	mov	r3, r5
 8006ade:	f7f9 fd0b 	bl	80004f8 <__aeabi_dmul>
 8006ae2:	a33b      	add	r3, pc, #236	; (adr r3, 8006bd0 <__kernel_cos+0x150>)
 8006ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae8:	f7f9 fb4e 	bl	8000188 <__aeabi_dsub>
 8006aec:	4622      	mov	r2, r4
 8006aee:	462b      	mov	r3, r5
 8006af0:	f7f9 fd02 	bl	80004f8 <__aeabi_dmul>
 8006af4:	a338      	add	r3, pc, #224	; (adr r3, 8006bd8 <__kernel_cos+0x158>)
 8006af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afa:	f7f9 fb47 	bl	800018c <__adddf3>
 8006afe:	4622      	mov	r2, r4
 8006b00:	462b      	mov	r3, r5
 8006b02:	f7f9 fcf9 	bl	80004f8 <__aeabi_dmul>
 8006b06:	a336      	add	r3, pc, #216	; (adr r3, 8006be0 <__kernel_cos+0x160>)
 8006b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0c:	f7f9 fb3c 	bl	8000188 <__aeabi_dsub>
 8006b10:	4622      	mov	r2, r4
 8006b12:	462b      	mov	r3, r5
 8006b14:	f7f9 fcf0 	bl	80004f8 <__aeabi_dmul>
 8006b18:	a333      	add	r3, pc, #204	; (adr r3, 8006be8 <__kernel_cos+0x168>)
 8006b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b1e:	f7f9 fb35 	bl	800018c <__adddf3>
 8006b22:	4622      	mov	r2, r4
 8006b24:	462b      	mov	r3, r5
 8006b26:	f7f9 fce7 	bl	80004f8 <__aeabi_dmul>
 8006b2a:	4622      	mov	r2, r4
 8006b2c:	462b      	mov	r3, r5
 8006b2e:	f7f9 fce3 	bl	80004f8 <__aeabi_dmul>
 8006b32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b36:	4604      	mov	r4, r0
 8006b38:	460d      	mov	r5, r1
 8006b3a:	4630      	mov	r0, r6
 8006b3c:	4639      	mov	r1, r7
 8006b3e:	f7f9 fcdb 	bl	80004f8 <__aeabi_dmul>
 8006b42:	460b      	mov	r3, r1
 8006b44:	4602      	mov	r2, r0
 8006b46:	4629      	mov	r1, r5
 8006b48:	4620      	mov	r0, r4
 8006b4a:	f7f9 fb1d 	bl	8000188 <__aeabi_dsub>
 8006b4e:	4b2b      	ldr	r3, [pc, #172]	; (8006bfc <__kernel_cos+0x17c>)
 8006b50:	4598      	cmp	r8, r3
 8006b52:	4606      	mov	r6, r0
 8006b54:	460f      	mov	r7, r1
 8006b56:	dc10      	bgt.n	8006b7a <__kernel_cos+0xfa>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	460b      	mov	r3, r1
 8006b5c:	4650      	mov	r0, sl
 8006b5e:	4659      	mov	r1, fp
 8006b60:	f7f9 fb12 	bl	8000188 <__aeabi_dsub>
 8006b64:	460b      	mov	r3, r1
 8006b66:	4926      	ldr	r1, [pc, #152]	; (8006c00 <__kernel_cos+0x180>)
 8006b68:	4602      	mov	r2, r0
 8006b6a:	2000      	movs	r0, #0
 8006b6c:	f7f9 fb0c 	bl	8000188 <__aeabi_dsub>
 8006b70:	ec41 0b10 	vmov	d0, r0, r1
 8006b74:	b003      	add	sp, #12
 8006b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b7a:	4b22      	ldr	r3, [pc, #136]	; (8006c04 <__kernel_cos+0x184>)
 8006b7c:	4920      	ldr	r1, [pc, #128]	; (8006c00 <__kernel_cos+0x180>)
 8006b7e:	4598      	cmp	r8, r3
 8006b80:	bfcc      	ite	gt
 8006b82:	4d21      	ldrgt	r5, [pc, #132]	; (8006c08 <__kernel_cos+0x188>)
 8006b84:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8006b88:	2400      	movs	r4, #0
 8006b8a:	4622      	mov	r2, r4
 8006b8c:	462b      	mov	r3, r5
 8006b8e:	2000      	movs	r0, #0
 8006b90:	f7f9 fafa 	bl	8000188 <__aeabi_dsub>
 8006b94:	4622      	mov	r2, r4
 8006b96:	4680      	mov	r8, r0
 8006b98:	4689      	mov	r9, r1
 8006b9a:	462b      	mov	r3, r5
 8006b9c:	4650      	mov	r0, sl
 8006b9e:	4659      	mov	r1, fp
 8006ba0:	f7f9 faf2 	bl	8000188 <__aeabi_dsub>
 8006ba4:	4632      	mov	r2, r6
 8006ba6:	463b      	mov	r3, r7
 8006ba8:	f7f9 faee 	bl	8000188 <__aeabi_dsub>
 8006bac:	4602      	mov	r2, r0
 8006bae:	460b      	mov	r3, r1
 8006bb0:	4640      	mov	r0, r8
 8006bb2:	4649      	mov	r1, r9
 8006bb4:	e7da      	b.n	8006b6c <__kernel_cos+0xec>
 8006bb6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8006bf0 <__kernel_cos+0x170>
 8006bba:	e7db      	b.n	8006b74 <__kernel_cos+0xf4>
 8006bbc:	f3af 8000 	nop.w
 8006bc0:	be8838d4 	.word	0xbe8838d4
 8006bc4:	bda8fae9 	.word	0xbda8fae9
 8006bc8:	bdb4b1c4 	.word	0xbdb4b1c4
 8006bcc:	3e21ee9e 	.word	0x3e21ee9e
 8006bd0:	809c52ad 	.word	0x809c52ad
 8006bd4:	3e927e4f 	.word	0x3e927e4f
 8006bd8:	19cb1590 	.word	0x19cb1590
 8006bdc:	3efa01a0 	.word	0x3efa01a0
 8006be0:	16c15177 	.word	0x16c15177
 8006be4:	3f56c16c 	.word	0x3f56c16c
 8006be8:	5555554c 	.word	0x5555554c
 8006bec:	3fa55555 	.word	0x3fa55555
 8006bf0:	00000000 	.word	0x00000000
 8006bf4:	3ff00000 	.word	0x3ff00000
 8006bf8:	3fe00000 	.word	0x3fe00000
 8006bfc:	3fd33332 	.word	0x3fd33332
 8006c00:	3ff00000 	.word	0x3ff00000
 8006c04:	3fe90000 	.word	0x3fe90000
 8006c08:	3fd20000 	.word	0x3fd20000
 8006c0c:	00000000 	.word	0x00000000

08006c10 <__kernel_rem_pio2>:
 8006c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c14:	ed2d 8b02 	vpush	{d8}
 8006c18:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8006c1c:	f112 0f14 	cmn.w	r2, #20
 8006c20:	9308      	str	r3, [sp, #32]
 8006c22:	9101      	str	r1, [sp, #4]
 8006c24:	4bc6      	ldr	r3, [pc, #792]	; (8006f40 <__kernel_rem_pio2+0x330>)
 8006c26:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8006c28:	9009      	str	r0, [sp, #36]	; 0x24
 8006c2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006c2e:	9304      	str	r3, [sp, #16]
 8006c30:	9b08      	ldr	r3, [sp, #32]
 8006c32:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c36:	bfa8      	it	ge
 8006c38:	1ed4      	subge	r4, r2, #3
 8006c3a:	9306      	str	r3, [sp, #24]
 8006c3c:	bfb2      	itee	lt
 8006c3e:	2400      	movlt	r4, #0
 8006c40:	2318      	movge	r3, #24
 8006c42:	fb94 f4f3 	sdivge	r4, r4, r3
 8006c46:	f06f 0317 	mvn.w	r3, #23
 8006c4a:	fb04 3303 	mla	r3, r4, r3, r3
 8006c4e:	eb03 0a02 	add.w	sl, r3, r2
 8006c52:	9b04      	ldr	r3, [sp, #16]
 8006c54:	9a06      	ldr	r2, [sp, #24]
 8006c56:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8006f30 <__kernel_rem_pio2+0x320>
 8006c5a:	eb03 0802 	add.w	r8, r3, r2
 8006c5e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8006c60:	1aa7      	subs	r7, r4, r2
 8006c62:	ae20      	add	r6, sp, #128	; 0x80
 8006c64:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8006c68:	2500      	movs	r5, #0
 8006c6a:	4545      	cmp	r5, r8
 8006c6c:	dd18      	ble.n	8006ca0 <__kernel_rem_pio2+0x90>
 8006c6e:	9b08      	ldr	r3, [sp, #32]
 8006c70:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8006c74:	aa20      	add	r2, sp, #128	; 0x80
 8006c76:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8006f30 <__kernel_rem_pio2+0x320>
 8006c7a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8006c7e:	f1c3 0301 	rsb	r3, r3, #1
 8006c82:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8006c86:	9307      	str	r3, [sp, #28]
 8006c88:	9b07      	ldr	r3, [sp, #28]
 8006c8a:	9a04      	ldr	r2, [sp, #16]
 8006c8c:	4443      	add	r3, r8
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	db2f      	blt.n	8006cf2 <__kernel_rem_pio2+0xe2>
 8006c92:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006c96:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006c9a:	462f      	mov	r7, r5
 8006c9c:	2600      	movs	r6, #0
 8006c9e:	e01b      	b.n	8006cd8 <__kernel_rem_pio2+0xc8>
 8006ca0:	42ef      	cmn	r7, r5
 8006ca2:	d407      	bmi.n	8006cb4 <__kernel_rem_pio2+0xa4>
 8006ca4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8006ca8:	f7f9 fbbc 	bl	8000424 <__aeabi_i2d>
 8006cac:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006cb0:	3501      	adds	r5, #1
 8006cb2:	e7da      	b.n	8006c6a <__kernel_rem_pio2+0x5a>
 8006cb4:	ec51 0b18 	vmov	r0, r1, d8
 8006cb8:	e7f8      	b.n	8006cac <__kernel_rem_pio2+0x9c>
 8006cba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cbe:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8006cc2:	f7f9 fc19 	bl	80004f8 <__aeabi_dmul>
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	460b      	mov	r3, r1
 8006cca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cce:	f7f9 fa5d 	bl	800018c <__adddf3>
 8006cd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cd6:	3601      	adds	r6, #1
 8006cd8:	9b06      	ldr	r3, [sp, #24]
 8006cda:	429e      	cmp	r6, r3
 8006cdc:	f1a7 0708 	sub.w	r7, r7, #8
 8006ce0:	ddeb      	ble.n	8006cba <__kernel_rem_pio2+0xaa>
 8006ce2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006ce6:	3508      	adds	r5, #8
 8006ce8:	ecab 7b02 	vstmia	fp!, {d7}
 8006cec:	f108 0801 	add.w	r8, r8, #1
 8006cf0:	e7ca      	b.n	8006c88 <__kernel_rem_pio2+0x78>
 8006cf2:	9b04      	ldr	r3, [sp, #16]
 8006cf4:	aa0c      	add	r2, sp, #48	; 0x30
 8006cf6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006cfa:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cfc:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8006cfe:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006d02:	9c04      	ldr	r4, [sp, #16]
 8006d04:	930a      	str	r3, [sp, #40]	; 0x28
 8006d06:	ab98      	add	r3, sp, #608	; 0x260
 8006d08:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006d0c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8006d10:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8006d14:	f8cd b008 	str.w	fp, [sp, #8]
 8006d18:	4625      	mov	r5, r4
 8006d1a:	2d00      	cmp	r5, #0
 8006d1c:	dc78      	bgt.n	8006e10 <__kernel_rem_pio2+0x200>
 8006d1e:	ec47 6b10 	vmov	d0, r6, r7
 8006d22:	4650      	mov	r0, sl
 8006d24:	f000 fbfc 	bl	8007520 <scalbn>
 8006d28:	ec57 6b10 	vmov	r6, r7, d0
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006d32:	ee10 0a10 	vmov	r0, s0
 8006d36:	4639      	mov	r1, r7
 8006d38:	f7f9 fbde 	bl	80004f8 <__aeabi_dmul>
 8006d3c:	ec41 0b10 	vmov	d0, r0, r1
 8006d40:	f000 fb6e 	bl	8007420 <floor>
 8006d44:	4b7f      	ldr	r3, [pc, #508]	; (8006f44 <__kernel_rem_pio2+0x334>)
 8006d46:	ec51 0b10 	vmov	r0, r1, d0
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f7f9 fbd4 	bl	80004f8 <__aeabi_dmul>
 8006d50:	4602      	mov	r2, r0
 8006d52:	460b      	mov	r3, r1
 8006d54:	4630      	mov	r0, r6
 8006d56:	4639      	mov	r1, r7
 8006d58:	f7f9 fa16 	bl	8000188 <__aeabi_dsub>
 8006d5c:	460f      	mov	r7, r1
 8006d5e:	4606      	mov	r6, r0
 8006d60:	f7f9 fe64 	bl	8000a2c <__aeabi_d2iz>
 8006d64:	9007      	str	r0, [sp, #28]
 8006d66:	f7f9 fb5d 	bl	8000424 <__aeabi_i2d>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	460b      	mov	r3, r1
 8006d6e:	4630      	mov	r0, r6
 8006d70:	4639      	mov	r1, r7
 8006d72:	f7f9 fa09 	bl	8000188 <__aeabi_dsub>
 8006d76:	f1ba 0f00 	cmp.w	sl, #0
 8006d7a:	4606      	mov	r6, r0
 8006d7c:	460f      	mov	r7, r1
 8006d7e:	dd70      	ble.n	8006e62 <__kernel_rem_pio2+0x252>
 8006d80:	1e62      	subs	r2, r4, #1
 8006d82:	ab0c      	add	r3, sp, #48	; 0x30
 8006d84:	9d07      	ldr	r5, [sp, #28]
 8006d86:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006d8a:	f1ca 0118 	rsb	r1, sl, #24
 8006d8e:	fa40 f301 	asr.w	r3, r0, r1
 8006d92:	441d      	add	r5, r3
 8006d94:	408b      	lsls	r3, r1
 8006d96:	1ac0      	subs	r0, r0, r3
 8006d98:	ab0c      	add	r3, sp, #48	; 0x30
 8006d9a:	9507      	str	r5, [sp, #28]
 8006d9c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8006da0:	f1ca 0317 	rsb	r3, sl, #23
 8006da4:	fa40 f303 	asr.w	r3, r0, r3
 8006da8:	9302      	str	r3, [sp, #8]
 8006daa:	9b02      	ldr	r3, [sp, #8]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	dd66      	ble.n	8006e7e <__kernel_rem_pio2+0x26e>
 8006db0:	9b07      	ldr	r3, [sp, #28]
 8006db2:	2200      	movs	r2, #0
 8006db4:	3301      	adds	r3, #1
 8006db6:	9307      	str	r3, [sp, #28]
 8006db8:	4615      	mov	r5, r2
 8006dba:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8006dbe:	4294      	cmp	r4, r2
 8006dc0:	f300 8099 	bgt.w	8006ef6 <__kernel_rem_pio2+0x2e6>
 8006dc4:	f1ba 0f00 	cmp.w	sl, #0
 8006dc8:	dd07      	ble.n	8006dda <__kernel_rem_pio2+0x1ca>
 8006dca:	f1ba 0f01 	cmp.w	sl, #1
 8006dce:	f000 80a5 	beq.w	8006f1c <__kernel_rem_pio2+0x30c>
 8006dd2:	f1ba 0f02 	cmp.w	sl, #2
 8006dd6:	f000 80c1 	beq.w	8006f5c <__kernel_rem_pio2+0x34c>
 8006dda:	9b02      	ldr	r3, [sp, #8]
 8006ddc:	2b02      	cmp	r3, #2
 8006dde:	d14e      	bne.n	8006e7e <__kernel_rem_pio2+0x26e>
 8006de0:	4632      	mov	r2, r6
 8006de2:	463b      	mov	r3, r7
 8006de4:	4958      	ldr	r1, [pc, #352]	; (8006f48 <__kernel_rem_pio2+0x338>)
 8006de6:	2000      	movs	r0, #0
 8006de8:	f7f9 f9ce 	bl	8000188 <__aeabi_dsub>
 8006dec:	4606      	mov	r6, r0
 8006dee:	460f      	mov	r7, r1
 8006df0:	2d00      	cmp	r5, #0
 8006df2:	d044      	beq.n	8006e7e <__kernel_rem_pio2+0x26e>
 8006df4:	4650      	mov	r0, sl
 8006df6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8006f38 <__kernel_rem_pio2+0x328>
 8006dfa:	f000 fb91 	bl	8007520 <scalbn>
 8006dfe:	4630      	mov	r0, r6
 8006e00:	4639      	mov	r1, r7
 8006e02:	ec53 2b10 	vmov	r2, r3, d0
 8006e06:	f7f9 f9bf 	bl	8000188 <__aeabi_dsub>
 8006e0a:	4606      	mov	r6, r0
 8006e0c:	460f      	mov	r7, r1
 8006e0e:	e036      	b.n	8006e7e <__kernel_rem_pio2+0x26e>
 8006e10:	4b4e      	ldr	r3, [pc, #312]	; (8006f4c <__kernel_rem_pio2+0x33c>)
 8006e12:	2200      	movs	r2, #0
 8006e14:	4630      	mov	r0, r6
 8006e16:	4639      	mov	r1, r7
 8006e18:	f7f9 fb6e 	bl	80004f8 <__aeabi_dmul>
 8006e1c:	f7f9 fe06 	bl	8000a2c <__aeabi_d2iz>
 8006e20:	f7f9 fb00 	bl	8000424 <__aeabi_i2d>
 8006e24:	4b4a      	ldr	r3, [pc, #296]	; (8006f50 <__kernel_rem_pio2+0x340>)
 8006e26:	2200      	movs	r2, #0
 8006e28:	4680      	mov	r8, r0
 8006e2a:	4689      	mov	r9, r1
 8006e2c:	f7f9 fb64 	bl	80004f8 <__aeabi_dmul>
 8006e30:	4602      	mov	r2, r0
 8006e32:	460b      	mov	r3, r1
 8006e34:	4630      	mov	r0, r6
 8006e36:	4639      	mov	r1, r7
 8006e38:	f7f9 f9a6 	bl	8000188 <__aeabi_dsub>
 8006e3c:	f7f9 fdf6 	bl	8000a2c <__aeabi_d2iz>
 8006e40:	9b02      	ldr	r3, [sp, #8]
 8006e42:	f843 0b04 	str.w	r0, [r3], #4
 8006e46:	3d01      	subs	r5, #1
 8006e48:	9302      	str	r3, [sp, #8]
 8006e4a:	ab70      	add	r3, sp, #448	; 0x1c0
 8006e4c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e54:	4640      	mov	r0, r8
 8006e56:	4649      	mov	r1, r9
 8006e58:	f7f9 f998 	bl	800018c <__adddf3>
 8006e5c:	4606      	mov	r6, r0
 8006e5e:	460f      	mov	r7, r1
 8006e60:	e75b      	b.n	8006d1a <__kernel_rem_pio2+0x10a>
 8006e62:	d105      	bne.n	8006e70 <__kernel_rem_pio2+0x260>
 8006e64:	1e63      	subs	r3, r4, #1
 8006e66:	aa0c      	add	r2, sp, #48	; 0x30
 8006e68:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8006e6c:	15c3      	asrs	r3, r0, #23
 8006e6e:	e79b      	b.n	8006da8 <__kernel_rem_pio2+0x198>
 8006e70:	4b38      	ldr	r3, [pc, #224]	; (8006f54 <__kernel_rem_pio2+0x344>)
 8006e72:	2200      	movs	r2, #0
 8006e74:	f7f9 fdc6 	bl	8000a04 <__aeabi_dcmpge>
 8006e78:	2800      	cmp	r0, #0
 8006e7a:	d139      	bne.n	8006ef0 <__kernel_rem_pio2+0x2e0>
 8006e7c:	9002      	str	r0, [sp, #8]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	2300      	movs	r3, #0
 8006e82:	4630      	mov	r0, r6
 8006e84:	4639      	mov	r1, r7
 8006e86:	f7f9 fd9f 	bl	80009c8 <__aeabi_dcmpeq>
 8006e8a:	2800      	cmp	r0, #0
 8006e8c:	f000 80b4 	beq.w	8006ff8 <__kernel_rem_pio2+0x3e8>
 8006e90:	f104 3bff 	add.w	fp, r4, #4294967295
 8006e94:	465b      	mov	r3, fp
 8006e96:	2200      	movs	r2, #0
 8006e98:	9904      	ldr	r1, [sp, #16]
 8006e9a:	428b      	cmp	r3, r1
 8006e9c:	da65      	bge.n	8006f6a <__kernel_rem_pio2+0x35a>
 8006e9e:	2a00      	cmp	r2, #0
 8006ea0:	d07b      	beq.n	8006f9a <__kernel_rem_pio2+0x38a>
 8006ea2:	ab0c      	add	r3, sp, #48	; 0x30
 8006ea4:	f1aa 0a18 	sub.w	sl, sl, #24
 8006ea8:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	f000 80a0 	beq.w	8006ff2 <__kernel_rem_pio2+0x3e2>
 8006eb2:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8006f38 <__kernel_rem_pio2+0x328>
 8006eb6:	4650      	mov	r0, sl
 8006eb8:	f000 fb32 	bl	8007520 <scalbn>
 8006ebc:	4f23      	ldr	r7, [pc, #140]	; (8006f4c <__kernel_rem_pio2+0x33c>)
 8006ebe:	ec55 4b10 	vmov	r4, r5, d0
 8006ec2:	46d8      	mov	r8, fp
 8006ec4:	2600      	movs	r6, #0
 8006ec6:	f1b8 0f00 	cmp.w	r8, #0
 8006eca:	f280 80cf 	bge.w	800706c <__kernel_rem_pio2+0x45c>
 8006ece:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8006f30 <__kernel_rem_pio2+0x320>
 8006ed2:	465f      	mov	r7, fp
 8006ed4:	f04f 0800 	mov.w	r8, #0
 8006ed8:	2f00      	cmp	r7, #0
 8006eda:	f2c0 80fd 	blt.w	80070d8 <__kernel_rem_pio2+0x4c8>
 8006ede:	ab70      	add	r3, sp, #448	; 0x1c0
 8006ee0:	f8df a074 	ldr.w	sl, [pc, #116]	; 8006f58 <__kernel_rem_pio2+0x348>
 8006ee4:	ec55 4b18 	vmov	r4, r5, d8
 8006ee8:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8006eec:	2600      	movs	r6, #0
 8006eee:	e0e5      	b.n	80070bc <__kernel_rem_pio2+0x4ac>
 8006ef0:	2302      	movs	r3, #2
 8006ef2:	9302      	str	r3, [sp, #8]
 8006ef4:	e75c      	b.n	8006db0 <__kernel_rem_pio2+0x1a0>
 8006ef6:	f8db 3000 	ldr.w	r3, [fp]
 8006efa:	b955      	cbnz	r5, 8006f12 <__kernel_rem_pio2+0x302>
 8006efc:	b123      	cbz	r3, 8006f08 <__kernel_rem_pio2+0x2f8>
 8006efe:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8006f02:	f8cb 3000 	str.w	r3, [fp]
 8006f06:	2301      	movs	r3, #1
 8006f08:	3201      	adds	r2, #1
 8006f0a:	f10b 0b04 	add.w	fp, fp, #4
 8006f0e:	461d      	mov	r5, r3
 8006f10:	e755      	b.n	8006dbe <__kernel_rem_pio2+0x1ae>
 8006f12:	1acb      	subs	r3, r1, r3
 8006f14:	f8cb 3000 	str.w	r3, [fp]
 8006f18:	462b      	mov	r3, r5
 8006f1a:	e7f5      	b.n	8006f08 <__kernel_rem_pio2+0x2f8>
 8006f1c:	1e62      	subs	r2, r4, #1
 8006f1e:	ab0c      	add	r3, sp, #48	; 0x30
 8006f20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f24:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006f28:	a90c      	add	r1, sp, #48	; 0x30
 8006f2a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006f2e:	e754      	b.n	8006dda <__kernel_rem_pio2+0x1ca>
	...
 8006f3c:	3ff00000 	.word	0x3ff00000
 8006f40:	080079a8 	.word	0x080079a8
 8006f44:	40200000 	.word	0x40200000
 8006f48:	3ff00000 	.word	0x3ff00000
 8006f4c:	3e700000 	.word	0x3e700000
 8006f50:	41700000 	.word	0x41700000
 8006f54:	3fe00000 	.word	0x3fe00000
 8006f58:	08007968 	.word	0x08007968
 8006f5c:	1e62      	subs	r2, r4, #1
 8006f5e:	ab0c      	add	r3, sp, #48	; 0x30
 8006f60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f64:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006f68:	e7de      	b.n	8006f28 <__kernel_rem_pio2+0x318>
 8006f6a:	a90c      	add	r1, sp, #48	; 0x30
 8006f6c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006f70:	3b01      	subs	r3, #1
 8006f72:	430a      	orrs	r2, r1
 8006f74:	e790      	b.n	8006e98 <__kernel_rem_pio2+0x288>
 8006f76:	3301      	adds	r3, #1
 8006f78:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8006f7c:	2900      	cmp	r1, #0
 8006f7e:	d0fa      	beq.n	8006f76 <__kernel_rem_pio2+0x366>
 8006f80:	9a08      	ldr	r2, [sp, #32]
 8006f82:	18e3      	adds	r3, r4, r3
 8006f84:	18a6      	adds	r6, r4, r2
 8006f86:	aa20      	add	r2, sp, #128	; 0x80
 8006f88:	1c65      	adds	r5, r4, #1
 8006f8a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8006f8e:	9302      	str	r3, [sp, #8]
 8006f90:	9b02      	ldr	r3, [sp, #8]
 8006f92:	42ab      	cmp	r3, r5
 8006f94:	da04      	bge.n	8006fa0 <__kernel_rem_pio2+0x390>
 8006f96:	461c      	mov	r4, r3
 8006f98:	e6b5      	b.n	8006d06 <__kernel_rem_pio2+0xf6>
 8006f9a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e7eb      	b.n	8006f78 <__kernel_rem_pio2+0x368>
 8006fa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fa2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006fa6:	f7f9 fa3d 	bl	8000424 <__aeabi_i2d>
 8006faa:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006fae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fb0:	46b3      	mov	fp, r6
 8006fb2:	461c      	mov	r4, r3
 8006fb4:	2700      	movs	r7, #0
 8006fb6:	f04f 0800 	mov.w	r8, #0
 8006fba:	f04f 0900 	mov.w	r9, #0
 8006fbe:	9b06      	ldr	r3, [sp, #24]
 8006fc0:	429f      	cmp	r7, r3
 8006fc2:	dd06      	ble.n	8006fd2 <__kernel_rem_pio2+0x3c2>
 8006fc4:	ab70      	add	r3, sp, #448	; 0x1c0
 8006fc6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006fca:	e9c3 8900 	strd	r8, r9, [r3]
 8006fce:	3501      	adds	r5, #1
 8006fd0:	e7de      	b.n	8006f90 <__kernel_rem_pio2+0x380>
 8006fd2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8006fd6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8006fda:	f7f9 fa8d 	bl	80004f8 <__aeabi_dmul>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	4640      	mov	r0, r8
 8006fe4:	4649      	mov	r1, r9
 8006fe6:	f7f9 f8d1 	bl	800018c <__adddf3>
 8006fea:	3701      	adds	r7, #1
 8006fec:	4680      	mov	r8, r0
 8006fee:	4689      	mov	r9, r1
 8006ff0:	e7e5      	b.n	8006fbe <__kernel_rem_pio2+0x3ae>
 8006ff2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006ff6:	e754      	b.n	8006ea2 <__kernel_rem_pio2+0x292>
 8006ff8:	ec47 6b10 	vmov	d0, r6, r7
 8006ffc:	f1ca 0000 	rsb	r0, sl, #0
 8007000:	f000 fa8e 	bl	8007520 <scalbn>
 8007004:	ec57 6b10 	vmov	r6, r7, d0
 8007008:	4b9f      	ldr	r3, [pc, #636]	; (8007288 <__kernel_rem_pio2+0x678>)
 800700a:	ee10 0a10 	vmov	r0, s0
 800700e:	2200      	movs	r2, #0
 8007010:	4639      	mov	r1, r7
 8007012:	f7f9 fcf7 	bl	8000a04 <__aeabi_dcmpge>
 8007016:	b300      	cbz	r0, 800705a <__kernel_rem_pio2+0x44a>
 8007018:	4b9c      	ldr	r3, [pc, #624]	; (800728c <__kernel_rem_pio2+0x67c>)
 800701a:	2200      	movs	r2, #0
 800701c:	4630      	mov	r0, r6
 800701e:	4639      	mov	r1, r7
 8007020:	f7f9 fa6a 	bl	80004f8 <__aeabi_dmul>
 8007024:	f7f9 fd02 	bl	8000a2c <__aeabi_d2iz>
 8007028:	4605      	mov	r5, r0
 800702a:	f7f9 f9fb 	bl	8000424 <__aeabi_i2d>
 800702e:	4b96      	ldr	r3, [pc, #600]	; (8007288 <__kernel_rem_pio2+0x678>)
 8007030:	2200      	movs	r2, #0
 8007032:	f7f9 fa61 	bl	80004f8 <__aeabi_dmul>
 8007036:	460b      	mov	r3, r1
 8007038:	4602      	mov	r2, r0
 800703a:	4639      	mov	r1, r7
 800703c:	4630      	mov	r0, r6
 800703e:	f7f9 f8a3 	bl	8000188 <__aeabi_dsub>
 8007042:	f7f9 fcf3 	bl	8000a2c <__aeabi_d2iz>
 8007046:	f104 0b01 	add.w	fp, r4, #1
 800704a:	ab0c      	add	r3, sp, #48	; 0x30
 800704c:	f10a 0a18 	add.w	sl, sl, #24
 8007050:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007054:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8007058:	e72b      	b.n	8006eb2 <__kernel_rem_pio2+0x2a2>
 800705a:	4630      	mov	r0, r6
 800705c:	4639      	mov	r1, r7
 800705e:	f7f9 fce5 	bl	8000a2c <__aeabi_d2iz>
 8007062:	ab0c      	add	r3, sp, #48	; 0x30
 8007064:	46a3      	mov	fp, r4
 8007066:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800706a:	e722      	b.n	8006eb2 <__kernel_rem_pio2+0x2a2>
 800706c:	ab70      	add	r3, sp, #448	; 0x1c0
 800706e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8007072:	ab0c      	add	r3, sp, #48	; 0x30
 8007074:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8007078:	f7f9 f9d4 	bl	8000424 <__aeabi_i2d>
 800707c:	4622      	mov	r2, r4
 800707e:	462b      	mov	r3, r5
 8007080:	f7f9 fa3a 	bl	80004f8 <__aeabi_dmul>
 8007084:	4632      	mov	r2, r6
 8007086:	e9c9 0100 	strd	r0, r1, [r9]
 800708a:	463b      	mov	r3, r7
 800708c:	4620      	mov	r0, r4
 800708e:	4629      	mov	r1, r5
 8007090:	f7f9 fa32 	bl	80004f8 <__aeabi_dmul>
 8007094:	f108 38ff 	add.w	r8, r8, #4294967295
 8007098:	4604      	mov	r4, r0
 800709a:	460d      	mov	r5, r1
 800709c:	e713      	b.n	8006ec6 <__kernel_rem_pio2+0x2b6>
 800709e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80070a2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 80070a6:	f7f9 fa27 	bl	80004f8 <__aeabi_dmul>
 80070aa:	4602      	mov	r2, r0
 80070ac:	460b      	mov	r3, r1
 80070ae:	4620      	mov	r0, r4
 80070b0:	4629      	mov	r1, r5
 80070b2:	f7f9 f86b 	bl	800018c <__adddf3>
 80070b6:	3601      	adds	r6, #1
 80070b8:	4604      	mov	r4, r0
 80070ba:	460d      	mov	r5, r1
 80070bc:	9b04      	ldr	r3, [sp, #16]
 80070be:	429e      	cmp	r6, r3
 80070c0:	dc01      	bgt.n	80070c6 <__kernel_rem_pio2+0x4b6>
 80070c2:	45b0      	cmp	r8, r6
 80070c4:	daeb      	bge.n	800709e <__kernel_rem_pio2+0x48e>
 80070c6:	ab48      	add	r3, sp, #288	; 0x120
 80070c8:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80070cc:	e9c3 4500 	strd	r4, r5, [r3]
 80070d0:	3f01      	subs	r7, #1
 80070d2:	f108 0801 	add.w	r8, r8, #1
 80070d6:	e6ff      	b.n	8006ed8 <__kernel_rem_pio2+0x2c8>
 80070d8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80070da:	2b02      	cmp	r3, #2
 80070dc:	dc0b      	bgt.n	80070f6 <__kernel_rem_pio2+0x4e6>
 80070de:	2b00      	cmp	r3, #0
 80070e0:	dc6e      	bgt.n	80071c0 <__kernel_rem_pio2+0x5b0>
 80070e2:	d045      	beq.n	8007170 <__kernel_rem_pio2+0x560>
 80070e4:	9b07      	ldr	r3, [sp, #28]
 80070e6:	f003 0007 	and.w	r0, r3, #7
 80070ea:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80070ee:	ecbd 8b02 	vpop	{d8}
 80070f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070f6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80070f8:	2b03      	cmp	r3, #3
 80070fa:	d1f3      	bne.n	80070e4 <__kernel_rem_pio2+0x4d4>
 80070fc:	ab48      	add	r3, sp, #288	; 0x120
 80070fe:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 8007102:	46d0      	mov	r8, sl
 8007104:	46d9      	mov	r9, fp
 8007106:	f1b9 0f00 	cmp.w	r9, #0
 800710a:	f1a8 0808 	sub.w	r8, r8, #8
 800710e:	dc64      	bgt.n	80071da <__kernel_rem_pio2+0x5ca>
 8007110:	465c      	mov	r4, fp
 8007112:	2c01      	cmp	r4, #1
 8007114:	f1aa 0a08 	sub.w	sl, sl, #8
 8007118:	dc7e      	bgt.n	8007218 <__kernel_rem_pio2+0x608>
 800711a:	2000      	movs	r0, #0
 800711c:	2100      	movs	r1, #0
 800711e:	f1bb 0f01 	cmp.w	fp, #1
 8007122:	f300 8097 	bgt.w	8007254 <__kernel_rem_pio2+0x644>
 8007126:	9b02      	ldr	r3, [sp, #8]
 8007128:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800712c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8007130:	2b00      	cmp	r3, #0
 8007132:	f040 8099 	bne.w	8007268 <__kernel_rem_pio2+0x658>
 8007136:	9b01      	ldr	r3, [sp, #4]
 8007138:	e9c3 5600 	strd	r5, r6, [r3]
 800713c:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8007140:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8007144:	e7ce      	b.n	80070e4 <__kernel_rem_pio2+0x4d4>
 8007146:	ab48      	add	r3, sp, #288	; 0x120
 8007148:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800714c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007150:	f7f9 f81c 	bl	800018c <__adddf3>
 8007154:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007158:	f1bb 0f00 	cmp.w	fp, #0
 800715c:	daf3      	bge.n	8007146 <__kernel_rem_pio2+0x536>
 800715e:	9b02      	ldr	r3, [sp, #8]
 8007160:	b113      	cbz	r3, 8007168 <__kernel_rem_pio2+0x558>
 8007162:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007166:	4619      	mov	r1, r3
 8007168:	9b01      	ldr	r3, [sp, #4]
 800716a:	e9c3 0100 	strd	r0, r1, [r3]
 800716e:	e7b9      	b.n	80070e4 <__kernel_rem_pio2+0x4d4>
 8007170:	2000      	movs	r0, #0
 8007172:	2100      	movs	r1, #0
 8007174:	e7f0      	b.n	8007158 <__kernel_rem_pio2+0x548>
 8007176:	ab48      	add	r3, sp, #288	; 0x120
 8007178:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800717c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007180:	f7f9 f804 	bl	800018c <__adddf3>
 8007184:	3c01      	subs	r4, #1
 8007186:	2c00      	cmp	r4, #0
 8007188:	daf5      	bge.n	8007176 <__kernel_rem_pio2+0x566>
 800718a:	9b02      	ldr	r3, [sp, #8]
 800718c:	b1e3      	cbz	r3, 80071c8 <__kernel_rem_pio2+0x5b8>
 800718e:	4602      	mov	r2, r0
 8007190:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007194:	9c01      	ldr	r4, [sp, #4]
 8007196:	e9c4 2300 	strd	r2, r3, [r4]
 800719a:	4602      	mov	r2, r0
 800719c:	460b      	mov	r3, r1
 800719e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80071a2:	f7f8 fff1 	bl	8000188 <__aeabi_dsub>
 80071a6:	ad4a      	add	r5, sp, #296	; 0x128
 80071a8:	2401      	movs	r4, #1
 80071aa:	45a3      	cmp	fp, r4
 80071ac:	da0f      	bge.n	80071ce <__kernel_rem_pio2+0x5be>
 80071ae:	9b02      	ldr	r3, [sp, #8]
 80071b0:	b113      	cbz	r3, 80071b8 <__kernel_rem_pio2+0x5a8>
 80071b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80071b6:	4619      	mov	r1, r3
 80071b8:	9b01      	ldr	r3, [sp, #4]
 80071ba:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80071be:	e791      	b.n	80070e4 <__kernel_rem_pio2+0x4d4>
 80071c0:	465c      	mov	r4, fp
 80071c2:	2000      	movs	r0, #0
 80071c4:	2100      	movs	r1, #0
 80071c6:	e7de      	b.n	8007186 <__kernel_rem_pio2+0x576>
 80071c8:	4602      	mov	r2, r0
 80071ca:	460b      	mov	r3, r1
 80071cc:	e7e2      	b.n	8007194 <__kernel_rem_pio2+0x584>
 80071ce:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80071d2:	f7f8 ffdb 	bl	800018c <__adddf3>
 80071d6:	3401      	adds	r4, #1
 80071d8:	e7e7      	b.n	80071aa <__kernel_rem_pio2+0x59a>
 80071da:	e9d8 4500 	ldrd	r4, r5, [r8]
 80071de:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 80071e2:	4620      	mov	r0, r4
 80071e4:	4632      	mov	r2, r6
 80071e6:	463b      	mov	r3, r7
 80071e8:	4629      	mov	r1, r5
 80071ea:	f7f8 ffcf 	bl	800018c <__adddf3>
 80071ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071f2:	4602      	mov	r2, r0
 80071f4:	460b      	mov	r3, r1
 80071f6:	4620      	mov	r0, r4
 80071f8:	4629      	mov	r1, r5
 80071fa:	f7f8 ffc5 	bl	8000188 <__aeabi_dsub>
 80071fe:	4632      	mov	r2, r6
 8007200:	463b      	mov	r3, r7
 8007202:	f7f8 ffc3 	bl	800018c <__adddf3>
 8007206:	ed9d 7b04 	vldr	d7, [sp, #16]
 800720a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800720e:	ed88 7b00 	vstr	d7, [r8]
 8007212:	f109 39ff 	add.w	r9, r9, #4294967295
 8007216:	e776      	b.n	8007106 <__kernel_rem_pio2+0x4f6>
 8007218:	e9da 8900 	ldrd	r8, r9, [sl]
 800721c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8007220:	4640      	mov	r0, r8
 8007222:	4632      	mov	r2, r6
 8007224:	463b      	mov	r3, r7
 8007226:	4649      	mov	r1, r9
 8007228:	f7f8 ffb0 	bl	800018c <__adddf3>
 800722c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007230:	4602      	mov	r2, r0
 8007232:	460b      	mov	r3, r1
 8007234:	4640      	mov	r0, r8
 8007236:	4649      	mov	r1, r9
 8007238:	f7f8 ffa6 	bl	8000188 <__aeabi_dsub>
 800723c:	4632      	mov	r2, r6
 800723e:	463b      	mov	r3, r7
 8007240:	f7f8 ffa4 	bl	800018c <__adddf3>
 8007244:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007248:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800724c:	ed8a 7b00 	vstr	d7, [sl]
 8007250:	3c01      	subs	r4, #1
 8007252:	e75e      	b.n	8007112 <__kernel_rem_pio2+0x502>
 8007254:	ab48      	add	r3, sp, #288	; 0x120
 8007256:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800725a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800725e:	f7f8 ff95 	bl	800018c <__adddf3>
 8007262:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007266:	e75a      	b.n	800711e <__kernel_rem_pio2+0x50e>
 8007268:	9b01      	ldr	r3, [sp, #4]
 800726a:	9a01      	ldr	r2, [sp, #4]
 800726c:	601d      	str	r5, [r3, #0]
 800726e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8007272:	605c      	str	r4, [r3, #4]
 8007274:	609f      	str	r7, [r3, #8]
 8007276:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800727a:	60d3      	str	r3, [r2, #12]
 800727c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007280:	6110      	str	r0, [r2, #16]
 8007282:	6153      	str	r3, [r2, #20]
 8007284:	e72e      	b.n	80070e4 <__kernel_rem_pio2+0x4d4>
 8007286:	bf00      	nop
 8007288:	41700000 	.word	0x41700000
 800728c:	3e700000 	.word	0x3e700000

08007290 <__kernel_sin>:
 8007290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007294:	ed2d 8b04 	vpush	{d8-d9}
 8007298:	eeb0 8a41 	vmov.f32	s16, s2
 800729c:	eef0 8a61 	vmov.f32	s17, s3
 80072a0:	ec55 4b10 	vmov	r4, r5, d0
 80072a4:	b083      	sub	sp, #12
 80072a6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80072aa:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80072ae:	9001      	str	r0, [sp, #4]
 80072b0:	da06      	bge.n	80072c0 <__kernel_sin+0x30>
 80072b2:	ee10 0a10 	vmov	r0, s0
 80072b6:	4629      	mov	r1, r5
 80072b8:	f7f9 fbb8 	bl	8000a2c <__aeabi_d2iz>
 80072bc:	2800      	cmp	r0, #0
 80072be:	d051      	beq.n	8007364 <__kernel_sin+0xd4>
 80072c0:	4622      	mov	r2, r4
 80072c2:	462b      	mov	r3, r5
 80072c4:	4620      	mov	r0, r4
 80072c6:	4629      	mov	r1, r5
 80072c8:	f7f9 f916 	bl	80004f8 <__aeabi_dmul>
 80072cc:	4682      	mov	sl, r0
 80072ce:	468b      	mov	fp, r1
 80072d0:	4602      	mov	r2, r0
 80072d2:	460b      	mov	r3, r1
 80072d4:	4620      	mov	r0, r4
 80072d6:	4629      	mov	r1, r5
 80072d8:	f7f9 f90e 	bl	80004f8 <__aeabi_dmul>
 80072dc:	a341      	add	r3, pc, #260	; (adr r3, 80073e4 <__kernel_sin+0x154>)
 80072de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e2:	4680      	mov	r8, r0
 80072e4:	4689      	mov	r9, r1
 80072e6:	4650      	mov	r0, sl
 80072e8:	4659      	mov	r1, fp
 80072ea:	f7f9 f905 	bl	80004f8 <__aeabi_dmul>
 80072ee:	a33f      	add	r3, pc, #252	; (adr r3, 80073ec <__kernel_sin+0x15c>)
 80072f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f4:	f7f8 ff48 	bl	8000188 <__aeabi_dsub>
 80072f8:	4652      	mov	r2, sl
 80072fa:	465b      	mov	r3, fp
 80072fc:	f7f9 f8fc 	bl	80004f8 <__aeabi_dmul>
 8007300:	a33c      	add	r3, pc, #240	; (adr r3, 80073f4 <__kernel_sin+0x164>)
 8007302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007306:	f7f8 ff41 	bl	800018c <__adddf3>
 800730a:	4652      	mov	r2, sl
 800730c:	465b      	mov	r3, fp
 800730e:	f7f9 f8f3 	bl	80004f8 <__aeabi_dmul>
 8007312:	a33a      	add	r3, pc, #232	; (adr r3, 80073fc <__kernel_sin+0x16c>)
 8007314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007318:	f7f8 ff36 	bl	8000188 <__aeabi_dsub>
 800731c:	4652      	mov	r2, sl
 800731e:	465b      	mov	r3, fp
 8007320:	f7f9 f8ea 	bl	80004f8 <__aeabi_dmul>
 8007324:	a337      	add	r3, pc, #220	; (adr r3, 8007404 <__kernel_sin+0x174>)
 8007326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732a:	f7f8 ff2f 	bl	800018c <__adddf3>
 800732e:	9b01      	ldr	r3, [sp, #4]
 8007330:	4606      	mov	r6, r0
 8007332:	460f      	mov	r7, r1
 8007334:	b9eb      	cbnz	r3, 8007372 <__kernel_sin+0xe2>
 8007336:	4602      	mov	r2, r0
 8007338:	460b      	mov	r3, r1
 800733a:	4650      	mov	r0, sl
 800733c:	4659      	mov	r1, fp
 800733e:	f7f9 f8db 	bl	80004f8 <__aeabi_dmul>
 8007342:	a325      	add	r3, pc, #148	; (adr r3, 80073d8 <__kernel_sin+0x148>)
 8007344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007348:	f7f8 ff1e 	bl	8000188 <__aeabi_dsub>
 800734c:	4642      	mov	r2, r8
 800734e:	464b      	mov	r3, r9
 8007350:	f7f9 f8d2 	bl	80004f8 <__aeabi_dmul>
 8007354:	4602      	mov	r2, r0
 8007356:	460b      	mov	r3, r1
 8007358:	4620      	mov	r0, r4
 800735a:	4629      	mov	r1, r5
 800735c:	f7f8 ff16 	bl	800018c <__adddf3>
 8007360:	4604      	mov	r4, r0
 8007362:	460d      	mov	r5, r1
 8007364:	ec45 4b10 	vmov	d0, r4, r5
 8007368:	b003      	add	sp, #12
 800736a:	ecbd 8b04 	vpop	{d8-d9}
 800736e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007372:	4b1b      	ldr	r3, [pc, #108]	; (80073e0 <__kernel_sin+0x150>)
 8007374:	ec51 0b18 	vmov	r0, r1, d8
 8007378:	2200      	movs	r2, #0
 800737a:	f7f9 f8bd 	bl	80004f8 <__aeabi_dmul>
 800737e:	4632      	mov	r2, r6
 8007380:	ec41 0b19 	vmov	d9, r0, r1
 8007384:	463b      	mov	r3, r7
 8007386:	4640      	mov	r0, r8
 8007388:	4649      	mov	r1, r9
 800738a:	f7f9 f8b5 	bl	80004f8 <__aeabi_dmul>
 800738e:	4602      	mov	r2, r0
 8007390:	460b      	mov	r3, r1
 8007392:	ec51 0b19 	vmov	r0, r1, d9
 8007396:	f7f8 fef7 	bl	8000188 <__aeabi_dsub>
 800739a:	4652      	mov	r2, sl
 800739c:	465b      	mov	r3, fp
 800739e:	f7f9 f8ab 	bl	80004f8 <__aeabi_dmul>
 80073a2:	ec53 2b18 	vmov	r2, r3, d8
 80073a6:	f7f8 feef 	bl	8000188 <__aeabi_dsub>
 80073aa:	a30b      	add	r3, pc, #44	; (adr r3, 80073d8 <__kernel_sin+0x148>)
 80073ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b0:	4606      	mov	r6, r0
 80073b2:	460f      	mov	r7, r1
 80073b4:	4640      	mov	r0, r8
 80073b6:	4649      	mov	r1, r9
 80073b8:	f7f9 f89e 	bl	80004f8 <__aeabi_dmul>
 80073bc:	4602      	mov	r2, r0
 80073be:	460b      	mov	r3, r1
 80073c0:	4630      	mov	r0, r6
 80073c2:	4639      	mov	r1, r7
 80073c4:	f7f8 fee2 	bl	800018c <__adddf3>
 80073c8:	4602      	mov	r2, r0
 80073ca:	460b      	mov	r3, r1
 80073cc:	4620      	mov	r0, r4
 80073ce:	4629      	mov	r1, r5
 80073d0:	f7f8 feda 	bl	8000188 <__aeabi_dsub>
 80073d4:	e7c4      	b.n	8007360 <__kernel_sin+0xd0>
 80073d6:	bf00      	nop
 80073d8:	55555549 	.word	0x55555549
 80073dc:	3fc55555 	.word	0x3fc55555
 80073e0:	3fe00000 	.word	0x3fe00000
 80073e4:	5acfd57c 	.word	0x5acfd57c
 80073e8:	3de5d93a 	.word	0x3de5d93a
 80073ec:	8a2b9ceb 	.word	0x8a2b9ceb
 80073f0:	3e5ae5e6 	.word	0x3e5ae5e6
 80073f4:	57b1fe7d 	.word	0x57b1fe7d
 80073f8:	3ec71de3 	.word	0x3ec71de3
 80073fc:	19c161d5 	.word	0x19c161d5
 8007400:	3f2a01a0 	.word	0x3f2a01a0
 8007404:	1110f8a6 	.word	0x1110f8a6
 8007408:	3f811111 	.word	0x3f811111

0800740c <fabs>:
 800740c:	ec51 0b10 	vmov	r0, r1, d0
 8007410:	ee10 2a10 	vmov	r2, s0
 8007414:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007418:	ec43 2b10 	vmov	d0, r2, r3
 800741c:	4770      	bx	lr
	...

08007420 <floor>:
 8007420:	ec51 0b10 	vmov	r0, r1, d0
 8007424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007428:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800742c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8007430:	2e13      	cmp	r6, #19
 8007432:	ee10 5a10 	vmov	r5, s0
 8007436:	ee10 8a10 	vmov	r8, s0
 800743a:	460c      	mov	r4, r1
 800743c:	dc32      	bgt.n	80074a4 <floor+0x84>
 800743e:	2e00      	cmp	r6, #0
 8007440:	da14      	bge.n	800746c <floor+0x4c>
 8007442:	a333      	add	r3, pc, #204	; (adr r3, 8007510 <floor+0xf0>)
 8007444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007448:	f7f8 fea0 	bl	800018c <__adddf3>
 800744c:	2200      	movs	r2, #0
 800744e:	2300      	movs	r3, #0
 8007450:	f7f9 fae2 	bl	8000a18 <__aeabi_dcmpgt>
 8007454:	b138      	cbz	r0, 8007466 <floor+0x46>
 8007456:	2c00      	cmp	r4, #0
 8007458:	da57      	bge.n	800750a <floor+0xea>
 800745a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800745e:	431d      	orrs	r5, r3
 8007460:	d001      	beq.n	8007466 <floor+0x46>
 8007462:	4c2d      	ldr	r4, [pc, #180]	; (8007518 <floor+0xf8>)
 8007464:	2500      	movs	r5, #0
 8007466:	4621      	mov	r1, r4
 8007468:	4628      	mov	r0, r5
 800746a:	e025      	b.n	80074b8 <floor+0x98>
 800746c:	4f2b      	ldr	r7, [pc, #172]	; (800751c <floor+0xfc>)
 800746e:	4137      	asrs	r7, r6
 8007470:	ea01 0307 	and.w	r3, r1, r7
 8007474:	4303      	orrs	r3, r0
 8007476:	d01f      	beq.n	80074b8 <floor+0x98>
 8007478:	a325      	add	r3, pc, #148	; (adr r3, 8007510 <floor+0xf0>)
 800747a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800747e:	f7f8 fe85 	bl	800018c <__adddf3>
 8007482:	2200      	movs	r2, #0
 8007484:	2300      	movs	r3, #0
 8007486:	f7f9 fac7 	bl	8000a18 <__aeabi_dcmpgt>
 800748a:	2800      	cmp	r0, #0
 800748c:	d0eb      	beq.n	8007466 <floor+0x46>
 800748e:	2c00      	cmp	r4, #0
 8007490:	bfbe      	ittt	lt
 8007492:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8007496:	fa43 f606 	asrlt.w	r6, r3, r6
 800749a:	19a4      	addlt	r4, r4, r6
 800749c:	ea24 0407 	bic.w	r4, r4, r7
 80074a0:	2500      	movs	r5, #0
 80074a2:	e7e0      	b.n	8007466 <floor+0x46>
 80074a4:	2e33      	cmp	r6, #51	; 0x33
 80074a6:	dd0b      	ble.n	80074c0 <floor+0xa0>
 80074a8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80074ac:	d104      	bne.n	80074b8 <floor+0x98>
 80074ae:	ee10 2a10 	vmov	r2, s0
 80074b2:	460b      	mov	r3, r1
 80074b4:	f7f8 fe6a 	bl	800018c <__adddf3>
 80074b8:	ec41 0b10 	vmov	d0, r0, r1
 80074bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074c0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80074c4:	f04f 33ff 	mov.w	r3, #4294967295
 80074c8:	fa23 f707 	lsr.w	r7, r3, r7
 80074cc:	4207      	tst	r7, r0
 80074ce:	d0f3      	beq.n	80074b8 <floor+0x98>
 80074d0:	a30f      	add	r3, pc, #60	; (adr r3, 8007510 <floor+0xf0>)
 80074d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d6:	f7f8 fe59 	bl	800018c <__adddf3>
 80074da:	2200      	movs	r2, #0
 80074dc:	2300      	movs	r3, #0
 80074de:	f7f9 fa9b 	bl	8000a18 <__aeabi_dcmpgt>
 80074e2:	2800      	cmp	r0, #0
 80074e4:	d0bf      	beq.n	8007466 <floor+0x46>
 80074e6:	2c00      	cmp	r4, #0
 80074e8:	da02      	bge.n	80074f0 <floor+0xd0>
 80074ea:	2e14      	cmp	r6, #20
 80074ec:	d103      	bne.n	80074f6 <floor+0xd6>
 80074ee:	3401      	adds	r4, #1
 80074f0:	ea25 0507 	bic.w	r5, r5, r7
 80074f4:	e7b7      	b.n	8007466 <floor+0x46>
 80074f6:	2301      	movs	r3, #1
 80074f8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80074fc:	fa03 f606 	lsl.w	r6, r3, r6
 8007500:	4435      	add	r5, r6
 8007502:	4545      	cmp	r5, r8
 8007504:	bf38      	it	cc
 8007506:	18e4      	addcc	r4, r4, r3
 8007508:	e7f2      	b.n	80074f0 <floor+0xd0>
 800750a:	2500      	movs	r5, #0
 800750c:	462c      	mov	r4, r5
 800750e:	e7aa      	b.n	8007466 <floor+0x46>
 8007510:	8800759c 	.word	0x8800759c
 8007514:	7e37e43c 	.word	0x7e37e43c
 8007518:	bff00000 	.word	0xbff00000
 800751c:	000fffff 	.word	0x000fffff

08007520 <scalbn>:
 8007520:	b570      	push	{r4, r5, r6, lr}
 8007522:	ec55 4b10 	vmov	r4, r5, d0
 8007526:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800752a:	4606      	mov	r6, r0
 800752c:	462b      	mov	r3, r5
 800752e:	b99a      	cbnz	r2, 8007558 <scalbn+0x38>
 8007530:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007534:	4323      	orrs	r3, r4
 8007536:	d036      	beq.n	80075a6 <scalbn+0x86>
 8007538:	4b39      	ldr	r3, [pc, #228]	; (8007620 <scalbn+0x100>)
 800753a:	4629      	mov	r1, r5
 800753c:	ee10 0a10 	vmov	r0, s0
 8007540:	2200      	movs	r2, #0
 8007542:	f7f8 ffd9 	bl	80004f8 <__aeabi_dmul>
 8007546:	4b37      	ldr	r3, [pc, #220]	; (8007624 <scalbn+0x104>)
 8007548:	429e      	cmp	r6, r3
 800754a:	4604      	mov	r4, r0
 800754c:	460d      	mov	r5, r1
 800754e:	da10      	bge.n	8007572 <scalbn+0x52>
 8007550:	a32b      	add	r3, pc, #172	; (adr r3, 8007600 <scalbn+0xe0>)
 8007552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007556:	e03a      	b.n	80075ce <scalbn+0xae>
 8007558:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800755c:	428a      	cmp	r2, r1
 800755e:	d10c      	bne.n	800757a <scalbn+0x5a>
 8007560:	ee10 2a10 	vmov	r2, s0
 8007564:	4620      	mov	r0, r4
 8007566:	4629      	mov	r1, r5
 8007568:	f7f8 fe10 	bl	800018c <__adddf3>
 800756c:	4604      	mov	r4, r0
 800756e:	460d      	mov	r5, r1
 8007570:	e019      	b.n	80075a6 <scalbn+0x86>
 8007572:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007576:	460b      	mov	r3, r1
 8007578:	3a36      	subs	r2, #54	; 0x36
 800757a:	4432      	add	r2, r6
 800757c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007580:	428a      	cmp	r2, r1
 8007582:	dd08      	ble.n	8007596 <scalbn+0x76>
 8007584:	2d00      	cmp	r5, #0
 8007586:	a120      	add	r1, pc, #128	; (adr r1, 8007608 <scalbn+0xe8>)
 8007588:	e9d1 0100 	ldrd	r0, r1, [r1]
 800758c:	da1c      	bge.n	80075c8 <scalbn+0xa8>
 800758e:	a120      	add	r1, pc, #128	; (adr r1, 8007610 <scalbn+0xf0>)
 8007590:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007594:	e018      	b.n	80075c8 <scalbn+0xa8>
 8007596:	2a00      	cmp	r2, #0
 8007598:	dd08      	ble.n	80075ac <scalbn+0x8c>
 800759a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800759e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80075a2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80075a6:	ec45 4b10 	vmov	d0, r4, r5
 80075aa:	bd70      	pop	{r4, r5, r6, pc}
 80075ac:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80075b0:	da19      	bge.n	80075e6 <scalbn+0xc6>
 80075b2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80075b6:	429e      	cmp	r6, r3
 80075b8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80075bc:	dd0a      	ble.n	80075d4 <scalbn+0xb4>
 80075be:	a112      	add	r1, pc, #72	; (adr r1, 8007608 <scalbn+0xe8>)
 80075c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d1e2      	bne.n	800758e <scalbn+0x6e>
 80075c8:	a30f      	add	r3, pc, #60	; (adr r3, 8007608 <scalbn+0xe8>)
 80075ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ce:	f7f8 ff93 	bl	80004f8 <__aeabi_dmul>
 80075d2:	e7cb      	b.n	800756c <scalbn+0x4c>
 80075d4:	a10a      	add	r1, pc, #40	; (adr r1, 8007600 <scalbn+0xe0>)
 80075d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d0b8      	beq.n	8007550 <scalbn+0x30>
 80075de:	a10e      	add	r1, pc, #56	; (adr r1, 8007618 <scalbn+0xf8>)
 80075e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075e4:	e7b4      	b.n	8007550 <scalbn+0x30>
 80075e6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80075ea:	3236      	adds	r2, #54	; 0x36
 80075ec:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80075f0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80075f4:	4620      	mov	r0, r4
 80075f6:	4b0c      	ldr	r3, [pc, #48]	; (8007628 <scalbn+0x108>)
 80075f8:	2200      	movs	r2, #0
 80075fa:	e7e8      	b.n	80075ce <scalbn+0xae>
 80075fc:	f3af 8000 	nop.w
 8007600:	c2f8f359 	.word	0xc2f8f359
 8007604:	01a56e1f 	.word	0x01a56e1f
 8007608:	8800759c 	.word	0x8800759c
 800760c:	7e37e43c 	.word	0x7e37e43c
 8007610:	8800759c 	.word	0x8800759c
 8007614:	fe37e43c 	.word	0xfe37e43c
 8007618:	c2f8f359 	.word	0xc2f8f359
 800761c:	81a56e1f 	.word	0x81a56e1f
 8007620:	43500000 	.word	0x43500000
 8007624:	ffff3cb0 	.word	0xffff3cb0
 8007628:	3c900000 	.word	0x3c900000

0800762c <_init>:
 800762c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800762e:	bf00      	nop
 8007630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007632:	bc08      	pop	{r3}
 8007634:	469e      	mov	lr, r3
 8007636:	4770      	bx	lr

08007638 <_fini>:
 8007638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800763a:	bf00      	nop
 800763c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800763e:	bc08      	pop	{r3}
 8007640:	469e      	mov	lr, r3
 8007642:	4770      	bx	lr
