
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.67

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[1]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    16    0.20    1.53    1.65    1.85 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.53    0.00    1.85 ^ crc_out[1]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.85   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ crc_out[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.46    0.46   library removal time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  1.39   slack (MET)


Startpoint: data_valid (input port clocked by core_clock)
Endpoint: crc_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    10    0.14    0.00    0.00    0.20 ^ data_valid (in)
                                         data_valid (net)
                  0.00    0.00    0.20 ^ _58_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.05    0.04    0.24 v _58_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _02_ (net)
                  0.05    0.00    0.24 v crc_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ crc_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    16    0.20    1.53    1.65    1.85 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.53    0.00    1.85 ^ crc_out[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.85   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ crc_out[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.48    9.52   library recovery time
                                  9.52   data required time
-----------------------------------------------------------------------------
                                  9.52   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  7.67   slack (MET)


Startpoint: crc_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ crc_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.02    0.13    0.46    0.46 ^ crc_reg[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         crc_reflected[6] (net)
                  0.13    0.00    0.46 ^ _42_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     4    0.04    0.14    0.32    0.77 v _42_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _08_ (net)
                  0.14    0.00    0.77 v _44_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.33    1.10 ^ _44_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _10_ (net)
                  0.10    0.00    1.10 ^ _56_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.09    0.62    1.72 v _56_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _20_ (net)
                  0.09    0.00    1.72 v _58_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.22    0.13    1.85 ^ _58_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _02_ (net)
                  0.22    0.00    1.85 ^ crc_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.85   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ crc_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  7.99   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    16    0.20    1.53    1.65    1.85 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.53    0.00    1.85 ^ crc_out[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.85   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ crc_out[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.48    9.52   library recovery time
                                  9.52   data required time
-----------------------------------------------------------------------------
                                  9.52   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  7.67   slack (MET)


Startpoint: crc_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ crc_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.02    0.13    0.46    0.46 ^ crc_reg[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         crc_reflected[6] (net)
                  0.13    0.00    0.46 ^ _42_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     4    0.04    0.14    0.32    0.77 v _42_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _08_ (net)
                  0.14    0.00    0.77 v _44_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.33    1.10 ^ _44_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _10_ (net)
                  0.10    0.00    1.10 ^ _56_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.09    0.62    1.72 v _56_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _20_ (net)
                  0.09    0.00    1.72 v _58_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.22    0.13    1.85 ^ _58_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _02_ (net)
                  0.22    0.00    1.85 ^ crc_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.85   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ crc_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  7.99   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.30e-03   4.24e-04   9.24e-09   3.72e-03  40.3%
Combinational          4.45e-03   1.05e-03   1.13e-08   5.50e-03  59.7%
Clock                  0.00e+00   0.00e+00   4.42e-09   4.42e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.75e-03   1.47e-03   2.49e-08   9.23e-03 100.0%
                          84.0%      16.0%       0.0%
