

================================================================
== Vitis HLS Report for 'PE_wrapper_1_4_x1'
================================================================
* Date:           Mon Sep 19 23:24:26 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.361 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  65011713|  65011713|  0.217 sec|  0.217 sec|  65011713|  65011713|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |                                                                                                       |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip  |          |
        |                                               Loop Name                                               |    min   |    max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |- PE_wrapper_1_4_x1_loop_1_PE_wrapper_1_4_x1_loop_3_PE_wrapper_1_4_x1_loop_4_PE_wrapper_1_4_x1_loop_5  |  65011712|  65011712|       124|          -|          -|  524288|        no|
        | + PE_wrapper_1_4_x1_loop_6                                                                            |        32|        32|         1|          1|          1|      32|       yes|
        | + PE_wrapper_1_4_x1_loop_7                                                                            |        32|        32|         1|          1|          1|      32|       yes|
        | + PE_wrapper_1_4_x1_loop_8                                                                            |        35|        35|         5|          1|          1|      32|       yes|
        +-------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|      435|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        1|      -|       32|       34|     -|
|Multiplexer          |        -|      -|        -|      694|     -|
|Register             |        -|      -|     2278|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|      1|     2310|     1195|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------------+--------------------------------+--------------+
    |               Instance               |             Module             |  Expression  |
    +--------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U3245  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +--------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |local_C_U    |PE_wrapper_0_0_x0_local_C    |        1|   0|   0|    0|    64|   16|     1|         1024|
    |local_A_0_U  |PE_wrapper_0_0_x1_local_A_0  |        0|  16|  17|    0|    32|   16|     1|          512|
    |local_B_0_U  |PE_wrapper_0_0_x1_local_A_0  |        0|  16|  17|    0|    32|   16|     1|          512|
    +-------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                             |        1|  32|  34|    0|   128|   48|     3|         2048|
    +-------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln691_389_fu_1146_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln691_390_fu_1207_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln691_391_fu_1243_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln691_392_fu_1286_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln691_393_fu_1304_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln691_fu_1073_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln890_307_fu_1322_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln890_308_fu_1335_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln890_309_fu_950_p2      |         +|   0|  0|  27|          20|           1|
    |add_ln890_fu_1309_p2         |         +|   0|  0|  15|           8|           1|
    |empty_2987_fu_1196_p2        |         +|   0|  0|  13|           6|           6|
    |and_ln24665_1_fu_1026_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln24665_2_fu_1031_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln24665_3_fu_1035_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln24665_fu_1015_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln24666_1_fu_1063_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln24666_2_fu_1068_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln24666_fu_1058_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln24667_fu_1132_p2       |       and|   0|  0|   2|           1|           1|
    |ap_block_state14             |       and|   0|  0|   2|           1|           1|
    |cmp_i_i1359506_fu_998_p2     |      icmp|   0|  0|  10|           6|           1|
    |cmp_i_i1359_mid1_fu_1098_p2  |      icmp|   0|  0|  10|           6|           1|
    |cmp_i_i505_fu_1009_p2        |      icmp|   0|  0|  10|           6|           5|
    |cmp_i_i_mid1_fu_1112_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln878_52_fu_1249_p2     |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln878_fu_1213_p2        |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890509_fu_1020_p2     |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_359_fu_962_p2     |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln890_360_fu_974_p2     |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln890_361_fu_980_p2     |      icmp|   0|  0|  12|          13|          12|
    |icmp_ln890_362_fu_1292_p2    |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_956_p2         |      icmp|   0|  0|  15|          20|          21|
    |ap_block_state1              |        or|   0|  0|   2|           1|           1|
    |ap_block_state30             |        or|   0|  0|   2|           1|           1|
    |or_ln24665_fu_1004_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln24666_1_fu_1052_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln24666_2_fu_992_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln24666_fu_1039_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln24667_1_fu_1085_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln24667_fu_1079_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln890_103_fu_1158_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_1152_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln24666_fu_1044_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln24667_1_fu_1104_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln24667_2_fu_1118_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln24667_fu_1090_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln24703_fu_1279_p3    |    select|   0|  0|  16|           1|           1|
    |select_ln890_511_fu_1164_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln890_512_fu_1172_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln890_513_fu_1315_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln890_514_fu_1328_p3  |    select|   0|  0|  13|           1|           1|
    |select_ln890_515_fu_1341_p3  |    select|   0|  0|  17|           1|           1|
    |select_ln890_fu_1138_p3      |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp2                |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1      |       xor|   0|  0|   2|           2|           1|
    |xor_ln24665_fu_968_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln24666_fu_986_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln24667_fu_1126_p2       |       xor|   0|  0|   2|           2|           1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 435|         237|         156|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  134|         27|    1|         27|
    |ap_done                          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4          |    9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_933_p4   |    9|          2|   16|         32|
    |c2_V_reg_829                     |    9|          2|    6|         12|
    |c6_V_reg_853                     |    9|          2|    4|          8|
    |c7_V_reg_865                     |    9|          2|    4|          8|
    |c8_V_reg_917                     |    9|          2|    6|         12|
    |empty_reg_928                    |    9|          2|   16|         32|
    |fifo_A_PE_1_4_x133_blk_n         |    9|          2|    1|          2|
    |fifo_A_PE_1_5_x134_blk_n         |    9|          2|    1|          2|
    |fifo_B_PE_1_4_x1129_blk_n        |    9|          2|    1|          2|
    |fifo_B_PE_2_4_x1130_blk_n        |    9|          2|    1|          2|
    |fifo_C_drain_PE_1_4_x1197_blk_n  |    9|          2|    1|          2|
    |indvar_flatten13_reg_817         |    9|          2|   13|         26|
    |indvar_flatten39_reg_805         |    9|          2|   17|         34|
    |indvar_flatten73_reg_794         |    9|          2|   20|         40|
    |indvar_flatten_reg_841           |    9|          2|    8|         16|
    |local_A_0_address0               |   91|         19|    5|         95|
    |local_A_0_address1               |   81|         17|    5|         85|
    |local_B_0_address0               |   91|         19|    5|         95|
    |local_B_0_address1               |   81|         17|    5|         85|
    |n_V_52_reg_897                   |    9|          2|    6|         12|
    |n_V_reg_877                      |    9|          2|    6|         12|
    |p_Val2_52_reg_908                |    9|          2|  512|       1024|
    |p_Val2_s_reg_888                 |    9|          2|  512|       1024|
    |reg_940                          |    9|          2|   16|         32|
    |reg_945                          |    9|          2|   16|         32|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  694|        147| 1207|       2759|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |add_ln691_393_reg_1902     |    4|   0|    4|          0|
    |add_ln890_309_reg_1756     |   20|   0|   20|          0|
    |ap_CS_fsm                  |   26|   0|   26|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0    |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1    |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2    |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3    |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4    |    1|   0|    1|          0|
    |c2_V_reg_829               |    6|   0|    6|          0|
    |c6_V_reg_853               |    4|   0|    4|          0|
    |c7_V_reg_865               |    4|   0|    4|          0|
    |c8_V_reg_917               |    6|   0|    6|          0|
    |empty_reg_928              |   16|   0|   16|          0|
    |icmp_ln890_359_reg_1764    |    1|   0|    1|          0|
    |icmp_ln890_360_reg_1780    |    1|   0|    1|          0|
    |icmp_ln890_361_reg_1785    |    1|   0|    1|          0|
    |icmp_ln890_362_reg_1883    |    1|   0|    1|          0|
    |indvar_flatten13_reg_817   |   13|   0|   13|          0|
    |indvar_flatten39_reg_805   |   17|   0|   17|          0|
    |indvar_flatten73_reg_794   |   20|   0|   20|          0|
    |indvar_flatten_reg_841     |    8|   0|    8|          0|
    |local_C_addr_reg_1831      |    6|   0|    6|          0|
    |n_V_52_reg_897             |    6|   0|    6|          0|
    |n_V_reg_877                |    6|   0|    6|          0|
    |or_ln24666_2_reg_1790      |    1|   0|    1|          0|
    |or_ln24666_reg_1797        |    1|   0|    1|          0|
    |or_ln24667_1_reg_1802      |    1|   0|    1|          0|
    |p_Val2_52_reg_908          |  512|   0|  512|          0|
    |p_Val2_s_reg_888           |  512|   0|  512|          0|
    |reg_940                    |   16|   0|   16|          0|
    |reg_945                    |   16|   0|   16|          0|
    |select_ln24667_1_reg_1807  |    1|   0|    1|          0|
    |select_ln24667_2_reg_1812  |    1|   0|    1|          0|
    |select_ln890_511_reg_1821  |    4|   0|    4|          0|
    |select_ln890_512_reg_1826  |    4|   0|    4|          0|
    |select_ln890_513_reg_1907  |    8|   0|    8|          0|
    |select_ln890_514_reg_1912  |   13|   0|   13|          0|
    |select_ln890_515_reg_1917  |   17|   0|   17|          0|
    |select_ln890_reg_1816      |    6|   0|    6|          0|
    |v2_V_12404_reg_2197        |   16|   0|   16|          0|
    |v2_V_12405_reg_2192        |   16|   0|   16|          0|
    |v2_V_12406_reg_2177        |   16|   0|   16|          0|
    |v2_V_12407_reg_2172        |   16|   0|   16|          0|
    |v2_V_12408_reg_2157        |   16|   0|   16|          0|
    |v2_V_12409_reg_2152        |   16|   0|   16|          0|
    |v2_V_12410_reg_2137        |   16|   0|   16|          0|
    |v2_V_12411_reg_2132        |   16|   0|   16|          0|
    |v2_V_12412_reg_2117        |   16|   0|   16|          0|
    |v2_V_12413_reg_2112        |   16|   0|   16|          0|
    |v2_V_12414_reg_2097        |   16|   0|   16|          0|
    |v2_V_12415_reg_2092        |   16|   0|   16|          0|
    |v2_V_12416_reg_2077        |   16|   0|   16|          0|
    |v2_V_12417_reg_2072        |   16|   0|   16|          0|
    |v2_V_12418_reg_2057        |   16|   0|   16|          0|
    |v2_V_12419_reg_2052        |   16|   0|   16|          0|
    |v2_V_12420_reg_2037        |   16|   0|   16|          0|
    |v2_V_12421_reg_2032        |   16|   0|   16|          0|
    |v2_V_12422_reg_2017        |   16|   0|   16|          0|
    |v2_V_12423_reg_2012        |   16|   0|   16|          0|
    |v2_V_12424_reg_1997        |   16|   0|   16|          0|
    |v2_V_12425_reg_1992        |   16|   0|   16|          0|
    |v2_V_12426_reg_1977        |   16|   0|   16|          0|
    |v2_V_12427_reg_1972        |   16|   0|   16|          0|
    |v2_V_12428_reg_1957        |   16|   0|   16|          0|
    |v2_V_12429_reg_1952        |   16|   0|   16|          0|
    |v2_V_12430_reg_1937        |   16|   0|   16|          0|
    |v2_V_12431_reg_1932        |   16|   0|   16|          0|
    |v2_V_12432_reg_1922        |   16|   0|   16|          0|
    |v2_V_12435_reg_2207        |   16|   0|   16|          0|
    |v2_V_12436_reg_2202        |   16|   0|   16|          0|
    |v2_V_12437_reg_2187        |   16|   0|   16|          0|
    |v2_V_12438_reg_2182        |   16|   0|   16|          0|
    |v2_V_12439_reg_2167        |   16|   0|   16|          0|
    |v2_V_12440_reg_2162        |   16|   0|   16|          0|
    |v2_V_12441_reg_2147        |   16|   0|   16|          0|
    |v2_V_12442_reg_2142        |   16|   0|   16|          0|
    |v2_V_12443_reg_2127        |   16|   0|   16|          0|
    |v2_V_12444_reg_2122        |   16|   0|   16|          0|
    |v2_V_12445_reg_2107        |   16|   0|   16|          0|
    |v2_V_12446_reg_2102        |   16|   0|   16|          0|
    |v2_V_12447_reg_2087        |   16|   0|   16|          0|
    |v2_V_12448_reg_2082        |   16|   0|   16|          0|
    |v2_V_12449_reg_2067        |   16|   0|   16|          0|
    |v2_V_12450_reg_2062        |   16|   0|   16|          0|
    |v2_V_12451_reg_2047        |   16|   0|   16|          0|
    |v2_V_12452_reg_2042        |   16|   0|   16|          0|
    |v2_V_12453_reg_2027        |   16|   0|   16|          0|
    |v2_V_12454_reg_2022        |   16|   0|   16|          0|
    |v2_V_12455_reg_2007        |   16|   0|   16|          0|
    |v2_V_12456_reg_2002        |   16|   0|   16|          0|
    |v2_V_12457_reg_1987        |   16|   0|   16|          0|
    |v2_V_12458_reg_1982        |   16|   0|   16|          0|
    |v2_V_12459_reg_1967        |   16|   0|   16|          0|
    |v2_V_12460_reg_1962        |   16|   0|   16|          0|
    |v2_V_12461_reg_1947        |   16|   0|   16|          0|
    |v2_V_12462_reg_1942        |   16|   0|   16|          0|
    |v2_V_12463_reg_1927        |   16|   0|   16|          0|
    |xor_ln24665_reg_1772       |    1|   0|    1|          0|
    |icmp_ln890_362_reg_1883    |   64|  32|    1|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      | 2278|  32| 2215|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_4_x1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_4_x1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_4_x1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_1_4_x1|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|          PE_wrapper_1_4_x1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_1_4_x1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          PE_wrapper_1_4_x1|  return value|
|fifo_A_PE_1_4_x133_dout           |   in|  512|     ap_fifo|         fifo_A_PE_1_4_x133|       pointer|
|fifo_A_PE_1_4_x133_empty_n        |   in|    1|     ap_fifo|         fifo_A_PE_1_4_x133|       pointer|
|fifo_A_PE_1_4_x133_read           |  out|    1|     ap_fifo|         fifo_A_PE_1_4_x133|       pointer|
|fifo_A_PE_1_5_x134_din            |  out|  512|     ap_fifo|         fifo_A_PE_1_5_x134|       pointer|
|fifo_A_PE_1_5_x134_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_1_5_x134|       pointer|
|fifo_A_PE_1_5_x134_write          |  out|    1|     ap_fifo|         fifo_A_PE_1_5_x134|       pointer|
|fifo_B_PE_1_4_x1129_dout          |   in|  512|     ap_fifo|        fifo_B_PE_1_4_x1129|       pointer|
|fifo_B_PE_1_4_x1129_empty_n       |   in|    1|     ap_fifo|        fifo_B_PE_1_4_x1129|       pointer|
|fifo_B_PE_1_4_x1129_read          |  out|    1|     ap_fifo|        fifo_B_PE_1_4_x1129|       pointer|
|fifo_B_PE_2_4_x1130_din           |  out|  512|     ap_fifo|        fifo_B_PE_2_4_x1130|       pointer|
|fifo_B_PE_2_4_x1130_full_n        |   in|    1|     ap_fifo|        fifo_B_PE_2_4_x1130|       pointer|
|fifo_B_PE_2_4_x1130_write         |  out|    1|     ap_fifo|        fifo_B_PE_2_4_x1130|       pointer|
|fifo_C_drain_PE_1_4_x1197_din     |  out|   16|     ap_fifo|  fifo_C_drain_PE_1_4_x1197|       pointer|
|fifo_C_drain_PE_1_4_x1197_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_PE_1_4_x1197|       pointer|
|fifo_C_drain_PE_1_4_x1197_write   |  out|    1|     ap_fifo|  fifo_C_drain_PE_1_4_x1197|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

