\hypertarget{group___t_i_m___output___compare___idle___state}{}\section{T\+IM Output Compare Idle State}
\label{group___t_i_m___output___compare___idle___state}\index{TIM Output Compare Idle State@{TIM Output Compare Idle State}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___idle___state_gad251b83b0e33ddd0ed2fb35aa747ef78}{T\+I\+M\+\_\+\+O\+C\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+S\+ET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___idle___state_ga56505fe4142096454f1da97683ce8bc2}{T\+I\+M\+\_\+\+O\+C\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}}~0x00000000U
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m___output___compare___idle___state_ga56505fe4142096454f1da97683ce8bc2}\label{group___t_i_m___output___compare___idle___state_ga56505fe4142096454f1da97683ce8bc2}} 
\index{TIM Output Compare Idle State@{TIM Output Compare Idle State}!TIM\_OCIDLESTATE\_RESET@{TIM\_OCIDLESTATE\_RESET}}
\index{TIM\_OCIDLESTATE\_RESET@{TIM\_OCIDLESTATE\_RESET}!TIM Output Compare Idle State@{TIM Output Compare Idle State}}
\subsubsection{\texorpdfstring{TIM\_OCIDLESTATE\_RESET}{TIM\_OCIDLESTATE\_RESET}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET~0x00000000U}

Output Idle state\+: O\+Cx=0 when M\+OE=0 \mbox{\Hypertarget{group___t_i_m___output___compare___idle___state_gad251b83b0e33ddd0ed2fb35aa747ef78}\label{group___t_i_m___output___compare___idle___state_gad251b83b0e33ddd0ed2fb35aa747ef78}} 
\index{TIM Output Compare Idle State@{TIM Output Compare Idle State}!TIM\_OCIDLESTATE\_SET@{TIM\_OCIDLESTATE\_SET}}
\index{TIM\_OCIDLESTATE\_SET@{TIM\_OCIDLESTATE\_SET}!TIM Output Compare Idle State@{TIM Output Compare Idle State}}
\subsubsection{\texorpdfstring{TIM\_OCIDLESTATE\_SET}{TIM\_OCIDLESTATE\_SET}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+S\+ET~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1}}}

Output Idle state\+: O\+Cx=1 when M\+OE=0 