<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v</a>
time_elapsed: 0.004s
ram usage: 10048 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e fpu_cnt_lead0_lvl3 <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl3.v</a>
entity @fpu_cnt_lead0_lvl3 (i1$ %din_15_8_eq_0, i1$ %din_15_12_eq_0, i1$ %lead0_8b_1_hi, i1$ %lead0_8b_0_hi, i1$ %din_7_0_eq_0, i1$ %din_7_4_eq_0, i1$ %lead0_8b_1_lo, i1$ %lead0_8b_0_lo) -&gt; (i1$ %din_15_0_eq_0, i1$ %lead0_16b_2, i1$ %lead0_16b_1, i1$ %lead0_16b_0) {
    %din_7_0_eq_01 = prb i1$ %din_7_0_eq_0
    %0 = const i1 0
    %1 = neq i1 %din_7_0_eq_01, %0
    %din_15_8_eq_01 = prb i1$ %din_15_8_eq_0
    %2 = neq i1 %din_15_8_eq_01, %0
    %3 = and i1 %1, %2
    %4 = const time 0s 1e
    drv i1$ %din_15_0_eq_0, %3, %4
    %5 = not i1 %2
    %6 = neq i1 %5, %0
    %din_15_12_eq_01 = prb i1$ %din_15_12_eq_0
    %7 = neq i1 %din_15_12_eq_01, %0
    %8 = and i1 %6, %7
    %9 = neq i1 %8, %0
    %din_7_4_eq_01 = prb i1$ %din_7_4_eq_0
    %10 = neq i1 %din_7_4_eq_01, %0
    %11 = and i1 %2, %10
    %12 = neq i1 %11, %0
    %13 = or i1 %9, %12
    drv i1$ %lead0_16b_2, %13, %4
    %lead0_8b_1_hi1 = prb i1$ %lead0_8b_1_hi
    %14 = neq i1 %lead0_8b_1_hi1, %0
    %15 = and i1 %6, %14
    %16 = neq i1 %15, %0
    %lead0_8b_1_lo1 = prb i1$ %lead0_8b_1_lo
    %17 = neq i1 %lead0_8b_1_lo1, %0
    %18 = and i1 %2, %17
    %19 = neq i1 %18, %0
    %20 = or i1 %16, %19
    drv i1$ %lead0_16b_1, %20, %4
    %lead0_8b_0_hi1 = prb i1$ %lead0_8b_0_hi
    %21 = neq i1 %lead0_8b_0_hi1, %0
    %22 = and i1 %6, %21
    %23 = neq i1 %22, %0
    %lead0_8b_0_lo1 = prb i1$ %lead0_8b_0_lo
    %24 = neq i1 %lead0_8b_0_lo1, %0
    %25 = and i1 %2, %24
    %26 = neq i1 %25, %0
    %27 = or i1 %23, %26
    drv i1$ %lead0_16b_0, %27, %4
    halt
}

</pre>
</body>