{
    "macromodule/macromodules_modules/no_arch": {
        "test_name": "macromodule/macromodules_modules/no_arch",
        "verilog": "macromodules_modules.v",
        "exit": 1,
        "errors": [
            "macromodules_modules.v:20 syntax error, unexpected TOK_ID"
        ]
    },
    "macromodule/missing_endmodule_failure/no_arch": {
        "test_name": "macromodule/missing_endmodule_failure/no_arch",
        "verilog": "missing_endmodule_failure.v",
        "exit": 1,
        "errors": [
            "missing_endmodule_failure.v:1 syntax error, unexpected TOK_ID"
        ]
    },
    "macromodule/multiple_macromodules/no_arch": {
        "test_name": "macromodule/multiple_macromodules/no_arch",
        "verilog": "multiple_macromodules.v",
        "exit": 1,
        "errors": [
            "multiple_macromodules.v:4 syntax error, unexpected TOK_ID"
        ]
    },
    "macromodule/multiple_topmodules/no_arch": {
        "test_name": "macromodule/multiple_topmodules/no_arch",
        "verilog": "multiple_topmodules.v",
        "exit": 1,
        "errors": [
            "multiple_topmodules.v:4 syntax error, unexpected TOK_ID"
        ]
    },
    "macromodule/repeated_macromodule_failure/no_arch": {
        "test_name": "macromodule/repeated_macromodule_failure/no_arch",
        "verilog": "repeated_macromodule_failure.v",
        "exit": 1,
        "errors": [
            "repeated_macromodule_failure.v:4 syntax error, unexpected TOK_ID"
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
