Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 23:18:27 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_39/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                 3073        0.004        0.000                      0                 3073        2.075        0.000                       0                  3074  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.350}        4.700           212.766         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.075        0.000                      0                 3073        0.004        0.000                      0                 3073        2.075        0.000                       0                  3074  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 genblk1[28].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (vclock rise@4.700ns - vclock rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 2.283ns (47.092%)  route 2.565ns (52.908%))
  Logic Levels:           20  (CARRY8=11 LUT2=8 LUT4=1)
  Clock Path Skew:        0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 7.270 - 4.700 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.691ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.630ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3073, routed)        1.782     2.743    genblk1[28].reg_in/CLK
    SLICE_X120Y522       FDRE                                         r  genblk1[28].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y522       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.824 r  genblk1[28].reg_in/reg_out_reg[1]/Q
                         net (fo=5, routed)           0.177     3.001    genblk1[28].reg_in/Q[1]
    SLICE_X120Y522       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     3.149 r  genblk1[28].reg_in/reg_out[23]_i_926/O
                         net (fo=1, routed)           0.009     3.158    conv/mul10/reg_out[7]_i_992[1]
    SLICE_X120Y522       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     3.211 r  conv/mul10/reg_out_reg[23]_i_583/O[1]
                         net (fo=2, routed)           0.280     3.491    conv/add000187/tmp00[10]_6[1]
    SLICE_X121Y521       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     3.528 r  conv/add000187/reg_out[7]_i_991/O
                         net (fo=1, routed)           0.025     3.553    conv/add000187/reg_out[7]_i_991_n_0
    SLICE_X121Y521       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[6])
                                                      0.172     3.725 r  conv/add000187/reg_out_reg[7]_i_561/O[6]
                         net (fo=1, routed)           0.343     4.068    conv/add000187/reg_out_reg[7]_i_561_n_9
    SLICE_X124Y522       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.167 r  conv/add000187/reg_out[7]_i_286/O
                         net (fo=1, routed)           0.010     4.177    conv/add000187/reg_out[7]_i_286_n_0
    SLICE_X124Y522       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.292 r  conv/add000187/reg_out_reg[7]_i_138/CO[7]
                         net (fo=1, routed)           0.026     4.318    conv/add000187/reg_out_reg[7]_i_138_n_0
    SLICE_X124Y523       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.374 r  conv/add000187/reg_out_reg[23]_i_184/O[0]
                         net (fo=2, routed)           0.233     4.607    conv/add000187/reg_out_reg[23]_i_184_n_15
    SLICE_X123Y521       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.756 r  conv/add000187/reg_out[15]_i_219/O
                         net (fo=1, routed)           0.016     4.772    conv/add000187/reg_out[15]_i_219_n_0
    SLICE_X123Y521       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     4.889 r  conv/add000187/reg_out_reg[15]_i_128/O[2]
                         net (fo=1, routed)           0.272     5.161    conv/add000187/reg_out_reg[15]_i_128_n_13
    SLICE_X124Y517       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.284 r  conv/add000187/reg_out[15]_i_75/O
                         net (fo=1, routed)           0.010     5.294    conv/add000187/reg_out[15]_i_75_n_0
    SLICE_X124Y517       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     5.490 r  conv/add000187/reg_out_reg[15]_i_40/O[5]
                         net (fo=2, routed)           0.283     5.773    conv/add000187/reg_out_reg[15]_i_40_n_10
    SLICE_X125Y519       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     5.810 r  conv/add000187/reg_out[15]_i_43/O
                         net (fo=1, routed)           0.022     5.832    conv/add000187/reg_out[15]_i_43_n_0
    SLICE_X125Y519       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     5.970 r  conv/add000187/reg_out_reg[15]_i_21/O[7]
                         net (fo=2, routed)           0.292     6.262    conv/add000187/reg_out_reg[15]_i_21_n_8
    SLICE_X124Y526       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     6.361 r  conv/add000187/reg_out[15]_i_22/O
                         net (fo=1, routed)           0.010     6.371    conv/add000187/reg_out[15]_i_22_n_0
    SLICE_X124Y526       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.486 r  conv/add000187/reg_out_reg[15]_i_11/CO[7]
                         net (fo=1, routed)           0.026     6.512    conv/add000187/reg_out_reg[15]_i_11_n_0
    SLICE_X124Y527       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.588 r  conv/add000187/reg_out_reg[23]_i_11/O[1]
                         net (fo=2, routed)           0.229     6.817    conv/add000187/reg_out_reg[23]_i_11_n_14
    SLICE_X123Y526       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     6.869 r  conv/add000187/reg_out[23]_i_16/O
                         net (fo=1, routed)           0.016     6.885    conv/add000187/reg_out[23]_i_16_n_0
    SLICE_X123Y526       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     7.122 r  conv/add000187/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, routed)           0.249     7.371    conv/add000188/tmp07[0]_66[21]
    SLICE_X122Y527       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     7.420 r  conv/add000188/reg_out[23]_i_5/O
                         net (fo=1, routed)           0.011     7.431    conv/add000188/reg_out[23]_i_5_n_0
    SLICE_X122Y527       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     7.565 r  conv/add000188/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.591    reg_out/D[23]
    SLICE_X122Y527       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.700     4.700 r  
    AR14                                              0.000     4.700 r  clk (IN)
                         net (fo=0)                   0.000     4.700    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.059 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.059    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.059 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.346    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.370 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3073, routed)        1.900     7.270    reg_out/CLK
    SLICE_X122Y527       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.406     7.676    
                         clock uncertainty           -0.035     7.641    
    SLICE_X122Y527       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.666    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.666    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  0.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 demux/genblk1[225].z_reg[225][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            genblk1[225].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Net Delay (Source):      1.549ns (routing 0.630ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.691ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3073, routed)        1.549     2.219    demux/CLK
    SLICE_X126Y532       FDRE                                         r  demux/genblk1[225].z_reg[225][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y532       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.277 r  demux/genblk1[225].z_reg[225][5]/Q
                         net (fo=1, routed)           0.067     2.344    genblk1[225].reg_in/D[5]
    SLICE_X126Y533       FDRE                                         r  genblk1[225].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3073, routed)        1.771     2.732    genblk1[225].reg_in/CLK
    SLICE_X126Y533       FDRE                                         r  genblk1[225].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.454     2.278    
    SLICE_X126Y533       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.340    genblk1[225].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.350 }
Period(ns):         4.700
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.700       3.410      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.350       2.075      SLICE_X126Y552  demux/genblk1[278].z_reg[278][1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.350       2.075      SLICE_X127Y527  demux/genblk1[25].z_reg[25][2]/C



