Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Aug 13 15:58:51 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.409        0.000                      0                  742        0.055        0.000                      0                  742        4.500        0.000                       0                   428  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.409        0.000                      0                  742        0.055        0.000                      0                  742        4.500        0.000                       0                   428  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 2.455ns (43.521%)  route 3.186ns (56.479%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.625     5.146    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X60Y93         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  cook_timer_instance/cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           0.817     6.481    cook_timer_instance/cnt_sysclk_reg[8]
    SLICE_X61Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.605 f  cook_timer_instance/sec[6]_i_8/O
                         net (fo=1, routed)           0.634     7.239    cook_timer_instance/sec[6]_i_8_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.363 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.697     8.060    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.184 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          1.038     9.222    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.346 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.879 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.879    cook_timer_instance/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.996    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.113    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.230 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.230    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.347 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.347    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.464 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.464    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.787 r  cook_timer_instance/cnt_sysclk_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.787    cook_timer_instance/cnt_sysclk_reg[24]_i_1__0_n_6
    SLICE_X60Y97         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.509    14.850    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[25]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y97         FDCE (Setup_fdce_C_D)        0.109    15.196    cook_timer_instance/cnt_sysclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 watch_instance/cnt_sysclk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/cnt_sysclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.435ns (43.327%)  route 3.185ns (56.673%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.557     5.078    watch_instance/clk_IBUF_BUFG
    SLICE_X56Y89         FDCE                                         r  watch_instance/cnt_sysclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  watch_instance/cnt_sysclk_reg[4]/Q
                         net (fo=2, routed)           0.817     6.413    watch_instance/cnt_sysclk_reg[4]
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.537 f  watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.635     7.172    watch_instance/sec[5]_i_7_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.296 f  watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.786     8.081    watch_instance/sec[5]_i_5_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.205 f  watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.948     9.153    watch_instance/sec[5]_i_3_n_0
    SLICE_X56Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.277 r  watch_instance/cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     9.277    watch_instance/cnt_sysclk[0]_i_6_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.790 r  watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.790    watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.907 r  watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.024 r  watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.024    watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.141 r  watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.141    watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.258 r  watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.375 r  watch_instance/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.375    watch_instance/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.698 r  watch_instance/cnt_sysclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.698    watch_instance/cnt_sysclk_reg[24]_i_1_n_6
    SLICE_X56Y94         FDCE                                         r  watch_instance/cnt_sysclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.443    14.784    watch_instance/clk_IBUF_BUFG
    SLICE_X56Y94         FDCE                                         r  watch_instance/cnt_sysclk_reg[25]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y94         FDCE (Setup_fdce_C_D)        0.109    15.129    watch_instance/cnt_sysclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 2.371ns (42.668%)  route 3.186ns (57.332%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.625     5.146    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X60Y93         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  cook_timer_instance/cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           0.817     6.481    cook_timer_instance/cnt_sysclk_reg[8]
    SLICE_X61Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.605 f  cook_timer_instance/sec[6]_i_8/O
                         net (fo=1, routed)           0.634     7.239    cook_timer_instance/sec[6]_i_8_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.363 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.697     8.060    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.184 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          1.038     9.222    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.346 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.879 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.879    cook_timer_instance/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.996    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.113    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.230 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.230    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.347 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.347    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.464 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.464    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.703 r  cook_timer_instance/cnt_sysclk_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.703    cook_timer_instance/cnt_sysclk_reg[24]_i_1__0_n_5
    SLICE_X60Y97         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.509    14.850    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[26]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y97         FDCE (Setup_fdce_C_D)        0.109    15.196    cook_timer_instance/cnt_sysclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 2.351ns (42.460%)  route 3.186ns (57.540%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.625     5.146    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X60Y93         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  cook_timer_instance/cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           0.817     6.481    cook_timer_instance/cnt_sysclk_reg[8]
    SLICE_X61Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.605 f  cook_timer_instance/sec[6]_i_8/O
                         net (fo=1, routed)           0.634     7.239    cook_timer_instance/sec[6]_i_8_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.363 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.697     8.060    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.184 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          1.038     9.222    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.346 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.879 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.879    cook_timer_instance/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.996    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.113    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.230 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.230    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.347 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.347    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.464 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.464    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.683 r  cook_timer_instance/cnt_sysclk_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.683    cook_timer_instance/cnt_sysclk_reg[24]_i_1__0_n_7
    SLICE_X60Y97         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.509    14.850    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[24]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y97         FDCE (Setup_fdce_C_D)        0.109    15.196    cook_timer_instance/cnt_sysclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 watch_instance/cnt_sysclk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/cnt_sysclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 2.351ns (42.467%)  route 3.185ns (57.533%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.557     5.078    watch_instance/clk_IBUF_BUFG
    SLICE_X56Y89         FDCE                                         r  watch_instance/cnt_sysclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  watch_instance/cnt_sysclk_reg[4]/Q
                         net (fo=2, routed)           0.817     6.413    watch_instance/cnt_sysclk_reg[4]
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.537 f  watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.635     7.172    watch_instance/sec[5]_i_7_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.296 f  watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.786     8.081    watch_instance/sec[5]_i_5_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.205 f  watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.948     9.153    watch_instance/sec[5]_i_3_n_0
    SLICE_X56Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.277 r  watch_instance/cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     9.277    watch_instance/cnt_sysclk[0]_i_6_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.790 r  watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.790    watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.907 r  watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.024 r  watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.024    watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.141 r  watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.141    watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.258 r  watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.375 r  watch_instance/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.375    watch_instance/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.614 r  watch_instance/cnt_sysclk_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.614    watch_instance/cnt_sysclk_reg[24]_i_1_n_5
    SLICE_X56Y94         FDCE                                         r  watch_instance/cnt_sysclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.443    14.784    watch_instance/clk_IBUF_BUFG
    SLICE_X56Y94         FDCE                                         r  watch_instance/cnt_sysclk_reg[26]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y94         FDCE (Setup_fdce_C_D)        0.109    15.129    watch_instance/cnt_sysclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 2.338ns (42.325%)  route 3.186ns (57.675%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.625     5.146    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X60Y93         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  cook_timer_instance/cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           0.817     6.481    cook_timer_instance/cnt_sysclk_reg[8]
    SLICE_X61Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.605 f  cook_timer_instance/sec[6]_i_8/O
                         net (fo=1, routed)           0.634     7.239    cook_timer_instance/sec[6]_i_8_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.363 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.697     8.060    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.184 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          1.038     9.222    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.346 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.879 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.879    cook_timer_instance/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.996    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.113    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.230 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.230    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.347 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.347    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.670 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.670    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_6
    SLICE_X60Y96         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.508    14.849    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X60Y96         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[21]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y96         FDCE (Setup_fdce_C_D)        0.109    15.195    cook_timer_instance/cnt_sysclk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 2.330ns (42.241%)  route 3.186ns (57.759%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.625     5.146    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X60Y93         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  cook_timer_instance/cnt_sysclk_reg[8]/Q
                         net (fo=2, routed)           0.817     6.481    cook_timer_instance/cnt_sysclk_reg[8]
    SLICE_X61Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.605 f  cook_timer_instance/sec[6]_i_8/O
                         net (fo=1, routed)           0.634     7.239    cook_timer_instance/sec[6]_i_8_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.363 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.697     8.060    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I3_O)        0.124     8.184 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          1.038     9.222    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.346 r  cook_timer_instance/cnt_sysclk[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.346    cook_timer_instance/cnt_sysclk[0]_i_5__0_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.879 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.879    cook_timer_instance/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.996    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.113    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.230 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.230    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.347 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.347    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.662 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.662    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_4
    SLICE_X60Y96         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.508    14.849    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X60Y96         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[23]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y96         FDCE (Setup_fdce_C_D)        0.109    15.195    cook_timer_instance/cnt_sysclk_reg[23]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 watch_instance/cnt_sysclk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/cnt_sysclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 2.331ns (42.259%)  route 3.185ns (57.741%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.557     5.078    watch_instance/clk_IBUF_BUFG
    SLICE_X56Y89         FDCE                                         r  watch_instance/cnt_sysclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  watch_instance/cnt_sysclk_reg[4]/Q
                         net (fo=2, routed)           0.817     6.413    watch_instance/cnt_sysclk_reg[4]
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.537 f  watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.635     7.172    watch_instance/sec[5]_i_7_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.296 f  watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.786     8.081    watch_instance/sec[5]_i_5_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.205 f  watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.948     9.153    watch_instance/sec[5]_i_3_n_0
    SLICE_X56Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.277 r  watch_instance/cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     9.277    watch_instance/cnt_sysclk[0]_i_6_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.790 r  watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.790    watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.907 r  watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.024 r  watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.024    watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.141 r  watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.141    watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.258 r  watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.375 r  watch_instance/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.375    watch_instance/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.594 r  watch_instance/cnt_sysclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.594    watch_instance/cnt_sysclk_reg[24]_i_1_n_7
    SLICE_X56Y94         FDCE                                         r  watch_instance/cnt_sysclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.443    14.784    watch_instance/clk_IBUF_BUFG
    SLICE_X56Y94         FDCE                                         r  watch_instance/cnt_sysclk_reg[24]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y94         FDCE (Setup_fdce_C_D)        0.109    15.129    watch_instance/cnt_sysclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 watch_instance/cnt_sysclk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/cnt_sysclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 2.318ns (42.122%)  route 3.185ns (57.878%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.557     5.078    watch_instance/clk_IBUF_BUFG
    SLICE_X56Y89         FDCE                                         r  watch_instance/cnt_sysclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  watch_instance/cnt_sysclk_reg[4]/Q
                         net (fo=2, routed)           0.817     6.413    watch_instance/cnt_sysclk_reg[4]
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.537 f  watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.635     7.172    watch_instance/sec[5]_i_7_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.296 f  watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.786     8.081    watch_instance/sec[5]_i_5_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.205 f  watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.948     9.153    watch_instance/sec[5]_i_3_n_0
    SLICE_X56Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.277 r  watch_instance/cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     9.277    watch_instance/cnt_sysclk[0]_i_6_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.790 r  watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.790    watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.907 r  watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.024 r  watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.024    watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.141 r  watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.141    watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.258 r  watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.581 r  watch_instance/cnt_sysclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.581    watch_instance/cnt_sysclk_reg[20]_i_1_n_6
    SLICE_X56Y93         FDCE                                         r  watch_instance/cnt_sysclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.443    14.784    watch_instance/clk_IBUF_BUFG
    SLICE_X56Y93         FDCE                                         r  watch_instance/cnt_sysclk_reg[21]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y93         FDCE (Setup_fdce_C_D)        0.109    15.129    watch_instance/cnt_sysclk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 watch_instance/cnt_sysclk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/cnt_sysclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 2.310ns (42.038%)  route 3.185ns (57.962%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.557     5.078    watch_instance/clk_IBUF_BUFG
    SLICE_X56Y89         FDCE                                         r  watch_instance/cnt_sysclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  watch_instance/cnt_sysclk_reg[4]/Q
                         net (fo=2, routed)           0.817     6.413    watch_instance/cnt_sysclk_reg[4]
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.537 f  watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.635     7.172    watch_instance/sec[5]_i_7_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.296 f  watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.786     8.081    watch_instance/sec[5]_i_5_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I3_O)        0.124     8.205 f  watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          0.948     9.153    watch_instance/sec[5]_i_3_n_0
    SLICE_X56Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.277 r  watch_instance/cnt_sysclk[0]_i_6/O
                         net (fo=1, routed)           0.000     9.277    watch_instance/cnt_sysclk[0]_i_6_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.790 r  watch_instance/cnt_sysclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.790    watch_instance/cnt_sysclk_reg[0]_i_1_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.907 r  watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.907    watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.024 r  watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.024    watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.141 r  watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.141    watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.258 r  watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.258    watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.573 r  watch_instance/cnt_sysclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.573    watch_instance/cnt_sysclk_reg[20]_i_1_n_4
    SLICE_X56Y93         FDCE                                         r  watch_instance/cnt_sysclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.443    14.784    watch_instance/clk_IBUF_BUFG
    SLICE_X56Y93         FDCE                                         r  watch_instance/cnt_sysclk_reg[23]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y93         FDCE (Setup_fdce_C_D)        0.109    15.129    watch_instance/cnt_sysclk_reg[23]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cook_timer_instance/mode_btn/btn_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/mode_btn/btn_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.565     1.448    cook_timer_instance/mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  cook_timer_instance/mode_btn/btn_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  cook_timer_instance/mode_btn/btn_0/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.738    cook_timer_instance/mode_btn/btn_0/count_reg[6]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  cook_timer_instance/mode_btn/btn_0/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.894    cook_timer_instance/mode_btn/btn_0/count_reg[4]_i_1__2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  cook_timer_instance/mode_btn/btn_0/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.934    cook_timer_instance/mode_btn/btn_0/count_reg[8]_i_1__2_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  cook_timer_instance/mode_btn/btn_0/count_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.987    cook_timer_instance/mode_btn/btn_0/count_reg[12]_i_1__2_n_7
    SLICE_X50Y100        FDRE                                         r  cook_timer_instance/mode_btn/btn_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  cook_timer_instance/mode_btn/btn_0/count_reg[12]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    cook_timer_instance/mode_btn/btn_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cook_timer_instance/mode_btn/btn_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/mode_btn/btn_0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.565     1.448    cook_timer_instance/mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  cook_timer_instance/mode_btn/btn_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  cook_timer_instance/mode_btn/btn_0/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.738    cook_timer_instance/mode_btn/btn_0/count_reg[6]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  cook_timer_instance/mode_btn/btn_0/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.894    cook_timer_instance/mode_btn/btn_0/count_reg[4]_i_1__2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  cook_timer_instance/mode_btn/btn_0/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.934    cook_timer_instance/mode_btn/btn_0/count_reg[8]_i_1__2_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  cook_timer_instance/mode_btn/btn_0/count_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.000    cook_timer_instance/mode_btn/btn_0/count_reg[12]_i_1__2_n_5
    SLICE_X50Y100        FDRE                                         r  cook_timer_instance/mode_btn/btn_0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  cook_timer_instance/mode_btn/btn_0/count_reg[14]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    cook_timer_instance/mode_btn/btn_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cook_timer_instance/mode_btn/btn_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/mode_btn/btn_0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.565     1.448    cook_timer_instance/mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  cook_timer_instance/mode_btn/btn_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  cook_timer_instance/mode_btn/btn_0/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.738    cook_timer_instance/mode_btn/btn_0/count_reg[6]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  cook_timer_instance/mode_btn/btn_0/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.894    cook_timer_instance/mode_btn/btn_0/count_reg[4]_i_1__2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  cook_timer_instance/mode_btn/btn_0/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.934    cook_timer_instance/mode_btn/btn_0/count_reg[8]_i_1__2_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.023 r  cook_timer_instance/mode_btn/btn_0/count_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.023    cook_timer_instance/mode_btn/btn_0/count_reg[12]_i_1__2_n_6
    SLICE_X50Y100        FDRE                                         r  cook_timer_instance/mode_btn/btn_0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  cook_timer_instance/mode_btn/btn_0/count_reg[13]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    cook_timer_instance/mode_btn/btn_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cook_timer_instance/mode_btn/btn_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/mode_btn/btn_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.565     1.448    cook_timer_instance/mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  cook_timer_instance/mode_btn/btn_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  cook_timer_instance/mode_btn/btn_0/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.738    cook_timer_instance/mode_btn/btn_0/count_reg[6]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  cook_timer_instance/mode_btn/btn_0/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.894    cook_timer_instance/mode_btn/btn_0/count_reg[4]_i_1__2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  cook_timer_instance/mode_btn/btn_0/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.934    cook_timer_instance/mode_btn/btn_0/count_reg[8]_i_1__2_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.025 r  cook_timer_instance/mode_btn/btn_0/count_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.025    cook_timer_instance/mode_btn/btn_0/count_reg[12]_i_1__2_n_4
    SLICE_X50Y100        FDRE                                         r  cook_timer_instance/mode_btn/btn_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  cook_timer_instance/mode_btn/btn_0/count_reg[15]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    cook_timer_instance/mode_btn/btn_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.876%)  route 0.169ns (30.124%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.565     1.448    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/Q
                         net (fo=2, routed)           0.168     1.758    cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]
    SLICE_X55Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  cook_timer_instance/alarm_off_btn/btn_0/count[0]_i_3__5/O
                         net (fo=1, routed)           0.000     1.803    cook_timer_instance/alarm_off_btn/btn_0/count[0]_i_3__5_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.955 r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]_i_2__5/CO[3]
                         net (fo=1, routed)           0.001     1.955    cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]_i_2__5_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.009 r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.009    cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]_i_1__5_n_7
    SLICE_X55Y100        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/alarm_off_btn/btn_0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.455%)  route 0.169ns (29.545%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.565     1.448    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/Q
                         net (fo=2, routed)           0.168     1.758    cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]
    SLICE_X55Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  cook_timer_instance/alarm_off_btn/btn_0/count[0]_i_3__5/O
                         net (fo=1, routed)           0.000     1.803    cook_timer_instance/alarm_off_btn/btn_0/count[0]_i_3__5_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.955 r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]_i_2__5/CO[3]
                         net (fo=1, routed)           0.001     1.955    cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]_i_2__5_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.020 r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.020    cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]_i_1__5_n_5
    SLICE_X55Y100        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[6]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    cook_timer_instance/alarm_off_btn/btn_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/alarm_off_btn/btn_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.692%)  route 0.169ns (28.308%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.565     1.448    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/Q
                         net (fo=2, routed)           0.168     1.758    cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]
    SLICE_X55Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  cook_timer_instance/alarm_off_btn/btn_0/count[0]_i_3__5/O
                         net (fo=1, routed)           0.000     1.803    cook_timer_instance/alarm_off_btn/btn_0/count[0]_i_3__5_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.955 r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]_i_2__5/CO[3]
                         net (fo=1, routed)           0.001     1.955    cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]_i_2__5_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.045 r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     2.045    cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]_i_1__5_n_6
    SLICE_X55Y100        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[5]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    cook_timer_instance/alarm_off_btn/btn_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/alarm_off_btn/btn_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.692%)  route 0.169ns (28.308%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.565     1.448    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/Q
                         net (fo=2, routed)           0.168     1.758    cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]
    SLICE_X55Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  cook_timer_instance/alarm_off_btn/btn_0/count[0]_i_3__5/O
                         net (fo=1, routed)           0.000     1.803    cook_timer_instance/alarm_off_btn/btn_0/count[0]_i_3__5_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.955 r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]_i_2__5/CO[3]
                         net (fo=1, routed)           0.001     1.955    cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]_i_2__5_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.045 r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     2.045    cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]_i_1__5_n_4
    SLICE_X55Y100        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[7]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    cook_timer_instance/alarm_off_btn/btn_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/alarm_off_btn/btn_0/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.231ns (37.723%)  route 0.381ns (62.277%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.565     1.448    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/Q
                         net (fo=2, routed)           0.236     1.825    cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]
    SLICE_X54Y101        LUT4 (Prop_lut4_I3_O)        0.045     1.870 r  cook_timer_instance/alarm_off_btn/btn_0/btn_out_i_3__5/O
                         net (fo=1, routed)           0.146     2.016    cook_timer_instance/alarm_off_btn/btn_0/btn_out_i_3__5_n_0
    SLICE_X54Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.061 r  cook_timer_instance/alarm_off_btn/btn_0/btn_out_i_1__5/O
                         net (fo=1, routed)           0.000     2.061    cook_timer_instance/alarm_off_btn/btn_0/btn_out_i_1__5_n_0
    SLICE_X54Y100        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/btn_out_reg/C
                         clock pessimism             -0.249     1.799    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.120     1.919    cook_timer_instance/alarm_off_btn/btn_0/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/alarm_off_btn/btn_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.431ns (71.834%)  route 0.169ns (28.166%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.565     1.448    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y99         FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]/Q
                         net (fo=2, routed)           0.168     1.758    cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]
    SLICE_X55Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  cook_timer_instance/alarm_off_btn/btn_0/count[0]_i_3__5/O
                         net (fo=1, routed)           0.000     1.803    cook_timer_instance/alarm_off_btn/btn_0/count[0]_i_3__5_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.955 r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]_i_2__5/CO[3]
                         net (fo=1, routed)           0.001     1.955    cook_timer_instance/alarm_off_btn/btn_0/count_reg[0]_i_2__5_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.994 r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.994    cook_timer_instance/alarm_off_btn/btn_0/count_reg[4]_i_1__5_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.048 r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[8]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.048    cook_timer_instance/alarm_off_btn/btn_0/count_reg[8]_i_1__5_n_7
    SLICE_X55Y101        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/count_reg[8]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.904    cook_timer_instance/alarm_off_btn/btn_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y89   com_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y90   com_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y89   com_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y90   com_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y89   led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y86   led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y54   mode_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y54   mode_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y88   seg_7_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y89   com_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y89   com_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   com_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   com_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y89   com_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y89   com_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   com_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   com_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y89   com_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y89   com_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   com_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   com_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y89   com_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y89   com_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   com_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   com_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   led_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.377ns  (logic 3.961ns (42.241%)  route 5.416ns (57.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  led_reg[0]/Q
                         net (fo=1, routed)           5.416    11.016    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.521 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.521    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.438ns  (logic 4.048ns (47.970%)  route 4.390ns (52.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  led_reg[1]/Q
                         net (fo=1, routed)           4.390    10.049    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.579 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.579    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.335ns  (logic 3.960ns (47.513%)  route 4.375ns (52.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X65Y88         FDCE                                         r  seg_7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  seg_7_reg[5]/Q
                         net (fo=1, routed)           4.375     9.975    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.479 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.479    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 3.987ns (48.057%)  route 4.310ns (51.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X62Y88         FDCE                                         r  seg_7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  seg_7_reg[6]/Q
                         net (fo=1, routed)           4.310     9.910    seg_7_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.441 r  seg_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.441    seg_7[6]
    U7                                                                r  seg_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 3.991ns (49.196%)  route 4.122ns (50.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X63Y89         FDCE                                         r  seg_7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  seg_7_reg[2]/Q
                         net (fo=1, routed)           4.122     9.723    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.258 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.258    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.981ns  (logic 3.992ns (50.016%)  route 3.989ns (49.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X62Y88         FDCE                                         r  seg_7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  seg_7_reg[3]/Q
                         net (fo=1, routed)           3.989     9.589    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.124 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.124    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.966ns  (logic 4.115ns (51.665%)  route 3.850ns (48.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X59Y54         FDCE                                         r  mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  mode_reg[1]/Q
                         net (fo=17, routed)          3.850     9.415    mode_led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.696    13.111 r  mode_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.111    mode_led[15]
    L1                                                                r  mode_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.921ns  (logic 3.979ns (50.231%)  route 3.942ns (49.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X63Y89         FDCE                                         r  com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  com_reg[2]/Q
                         net (fo=1, routed)           3.942     9.543    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.066 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.066    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.906ns  (logic 4.017ns (50.809%)  route 3.889ns (49.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  com_reg[1]/Q
                         net (fo=1, routed)           3.889     9.552    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.051 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.051    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.822ns  (logic 4.028ns (51.497%)  route 3.794ns (48.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  com_reg[3]/Q
                         net (fo=1, routed)           3.794     9.457    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.967 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.967    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cook_timer_instance/alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.347ns (75.849%)  route 0.429ns (24.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.593     1.476    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X61Y98         FDCE                                         r  cook_timer_instance/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cook_timer_instance/alarm_reg/Q
                         net (fo=3, routed)           0.429     2.046    alarm_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.252 r  alarm_OBUF_inst/O
                         net (fo=0)                   0.000     3.252    alarm
    J1                                                                r  alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.357ns (72.537%)  route 0.514ns (27.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X59Y54         FDCE                                         r  mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  mode_reg[0]/Q
                         net (fo=17, routed)          0.514     2.130    mode_led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.347 r  mode_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.347    mode_led[14]
    P1                                                                r  mode_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.345ns (58.732%)  route 0.945ns (41.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y89         FDCE                                         r  com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  com_reg[0]/Q
                         net (fo=1, routed)           0.945     2.560    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.764 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.764    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.362ns (56.328%)  route 1.056ns (43.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X65Y89         FDCE                                         r  seg_7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  seg_7_reg[4]/Q
                         net (fo=1, routed)           1.056     2.671    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.892 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.892    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.340ns (54.593%)  route 1.114ns (45.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  seg_7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  seg_7_reg[7]/Q
                         net (fo=1, routed)           1.114     2.730    seg_7_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.928 r  seg_7_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.928    seg_7[7]
    V7                                                                r  seg_7[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.353ns (52.811%)  route 1.209ns (47.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X65Y88         FDCE                                         r  seg_7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  seg_7_reg[0]/Q
                         net (fo=1, routed)           1.209     2.824    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.036 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.036    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.375ns (52.445%)  route 1.247ns (47.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  com_reg[3]/Q
                         net (fo=1, routed)           1.247     2.886    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.098 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.098    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.371ns (51.800%)  route 1.276ns (48.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X65Y88         FDCE                                         r  seg_7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  seg_7_reg[1]/Q
                         net (fo=1, routed)           1.276     2.891    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.121 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.121    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.646ns  (logic 1.364ns (51.553%)  route 1.282ns (48.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  com_reg[1]/Q
                         net (fo=1, routed)           1.282     2.921    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.122 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.122    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.365ns (51.287%)  route 1.296ns (48.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y89         FDCE                                         r  com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  com_reg[2]/Q
                         net (fo=1, routed)           1.296     2.912    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.136 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.136    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.480ns  (logic 1.565ns (16.512%)  route 7.914ns (83.488%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.120     8.561    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.685 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.794     9.480    cook_timer_instance/set_sec
    SLICE_X62Y96         FDRE                                         r  cook_timer_instance/set_min_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.509     4.850    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  cook_timer_instance/set_min_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.339ns  (logic 1.565ns (16.761%)  route 7.773ns (83.239%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.120     8.561    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.685 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.653     9.339    cook_timer_instance/set_sec
    SLICE_X65Y97         FDRE                                         r  cook_timer_instance/set_min_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X65Y97         FDRE                                         r  cook_timer_instance/set_min_reg[7]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.339ns  (logic 1.565ns (16.761%)  route 7.773ns (83.239%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.120     8.561    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.685 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.653     9.339    cook_timer_instance/set_sec
    SLICE_X65Y97         FDRE                                         r  cook_timer_instance/set_sec_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X65Y97         FDRE                                         r  cook_timer_instance/set_sec_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.339ns  (logic 1.565ns (16.761%)  route 7.773ns (83.239%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.120     8.561    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.685 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.653     9.339    cook_timer_instance/set_sec
    SLICE_X65Y97         FDRE                                         r  cook_timer_instance/set_sec_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X65Y97         FDRE                                         r  cook_timer_instance/set_sec_reg[6]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.235ns  (logic 1.565ns (16.949%)  route 7.670ns (83.051%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.120     8.561    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.685 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.550     9.235    cook_timer_instance/set_sec
    SLICE_X63Y98         FDRE                                         r  cook_timer_instance/set_min_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  cook_timer_instance/set_min_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.235ns  (logic 1.565ns (16.949%)  route 7.670ns (83.051%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.120     8.561    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.685 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.550     9.235    cook_timer_instance/set_sec
    SLICE_X63Y98         FDRE                                         r  cook_timer_instance/set_sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  cook_timer_instance/set_sec_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.235ns  (logic 1.565ns (16.949%)  route 7.670ns (83.051%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.120     8.561    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.685 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.550     9.235    cook_timer_instance/set_sec
    SLICE_X63Y98         FDRE                                         r  cook_timer_instance/set_sec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  cook_timer_instance/set_sec_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.235ns  (logic 1.565ns (16.949%)  route 7.670ns (83.051%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.120     8.561    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.685 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.550     9.235    cook_timer_instance/set_sec
    SLICE_X63Y98         FDRE                                         r  cook_timer_instance/set_sec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  cook_timer_instance/set_sec_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.189ns  (logic 1.565ns (17.035%)  route 7.624ns (82.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.120     8.561    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.685 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.503     9.189    cook_timer_instance/set_sec
    SLICE_X64Y98         FDRE                                         r  cook_timer_instance/set_min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y98         FDRE                                         r  cook_timer_instance/set_min_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.189ns  (logic 1.565ns (17.035%)  route 7.624ns (82.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.120     8.561    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.685 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.503     9.189    cook_timer_instance/set_sec
    SLICE_X64Y98         FDRE                                         r  cook_timer_instance/set_sec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.510     4.851    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y98         FDRE                                         r  cook_timer_instance/set_sec_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.019ns  (logic 0.274ns (13.591%)  route 1.744ns (86.409%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.744     1.974    sw_IBUF[1]
    SLICE_X59Y54         LUT4 (Prop_lut4_I1_O)        0.045     2.019 r  mode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.019    mode[0]_i_1_n_0
    SLICE_X59Y54         FDCE                                         r  mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X59Y54         FDCE                                         r  mode_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.277ns (13.719%)  route 1.744ns (86.281%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.744     1.974    sw_IBUF[1]
    SLICE_X59Y54         LUT4 (Prop_lut4_I0_O)        0.048     2.022 r  mode[1]_i_1/O
                         net (fo=1, routed)           0.000     2.022    mode[1]_i_1_n_0
    SLICE_X59Y54         FDCE                                         r  mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X59Y54         FDCE                                         r  mode_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            mode_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.210ns (10.084%)  route 1.868ns (89.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         1.868     2.078    reset_p_IBUF
    SLICE_X59Y54         FDCE                                         f  mode_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X59Y54         FDCE                                         r  mode_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            mode_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.210ns (10.084%)  route 1.868ns (89.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         1.868     2.078    reset_p_IBUF
    SLICE_X59Y54         FDCE                                         f  mode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.861     1.989    clk_IBUF_BUFG
    SLICE_X59Y54         FDCE                                         r  mode_reg[1]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            cook_timer_instance/inc_min_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.161ns  (logic 0.219ns (10.148%)  route 1.941ns (89.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.941     2.161    cook_timer_instance/inc_min_btn/btn_0/btn_IBUF[0]
    SLICE_X52Y91         FDRE                                         r  cook_timer_instance/inc_min_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.833     1.961    cook_timer_instance/inc_min_btn/btn_0/clk_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  cook_timer_instance/inc_min_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            cook_timer_instance/mode_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.195ns  (logic 0.222ns (10.110%)  route 1.973ns (89.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.973     2.195    cook_timer_instance/mode_btn/btn_0/btn_IBUF[0]
    SLICE_X50Y93         FDRE                                         r  cook_timer_instance/mode_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.834     1.962    cook_timer_instance/mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  cook_timer_instance/mode_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            cook_timer_instance/inc_sec_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.358ns  (logic 0.219ns (9.302%)  route 2.139ns (90.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.139     2.358    cook_timer_instance/inc_sec_btn/btn_0/btn_IBUF[0]
    SLICE_X55Y98         FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.835     1.963    cook_timer_instance/inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            cook_timer_instance/alarm_off_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.530ns  (logic 0.221ns (8.718%)  route 2.309ns (91.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.309     2.530    cook_timer_instance/alarm_off_btn/btn_0/btn_IBUF[0]
    SLICE_X54Y100        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.920     2.048    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            led_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.549ns  (logic 0.210ns (8.218%)  route 2.340ns (91.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         2.340     2.549    reset_p_IBUF
    SLICE_X60Y86         FDCE                                         f  led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.856     1.984    clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  led_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/sec_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.555ns  (logic 0.210ns (8.199%)  route 2.346ns (91.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         2.346     2.555    stop_watch_instance/reset_p_IBUF
    SLICE_X58Y86         FDCE                                         f  stop_watch_instance/sec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.856     1.984    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X58Y86         FDCE                                         r  stop_watch_instance/sec_reg[2]/C





