# DSD-homework-in-Verilog
These codes are for the lesson Digital System Design (IS208@SJTU).</br>
There are 18 little/sub- projects.</br>
1.wave generator - wavegen.v</br>
2.8x3 encoder -encoder8x3.v</br>
  testbench -tb_encoder8x3.v</br>
3.mul2x1.v -with bufif1s and invertor</br>
  mux4x1.v -with ands or and invertors</br>
4.comb_dataflow.v </br>
  comb_behavior.v</br>
  comb_prim.v </br>
  -3 implementation for a truth table</br>
  & testbench:testbench_comb</br>
5.BDC 2 Excess3: BCD2Excess3.v & tb</br>
6.comb_y1 & comb_y2 (Sorry for no description for the requirement is not available now....)</br>
7.counter -ones_count.v</br>
  Summing up the how many ones are there.</br>
8.comb_str_1.v (The requirement is not available either.)</br>
9.Shift register -shift_register_4b.v with JK-FF</br>
10.filter</br>
11.frequency divider -freq_div3.v</br>
12.decimal counter -dec_counter.v</br>
13.a robust counter(. with an option for up and down</br>
14.ALU </br>
15.shift counter</br>
16.sram</br>
17.fsm</br>
18.decoder16b</br>

