
*** Running vivado
    with args -log CNN_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CNN_top.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source CNN_top.tcl -notrace
Command: synth_design -top CNN_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 508
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1231.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CNN_top' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/CNN_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'input_image' [E:/Zedboard/CNN/CNN/CNN.runs/synth_1/.Xil/Vivado-7800-DESKTOP-7O83OJ9/realtime/input_image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'input_image' (1#1) [E:/Zedboard/CNN/CNN/CNN.runs/synth_1/.Xil/Vivado-7800-DESKTOP-7O83OJ9/realtime/input_image_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv_top' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/conv_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_line_buffer' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/conv_line_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv_line_buffer' (2#1) [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/conv_line_buffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_weights_memory' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/conv_weights_memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv_weights_memory' (3#1) [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/conv_weights_memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_processing_element' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/conv_processing_element.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_mult' [E:/Zedboard/CNN/CNN/CNN.runs/synth_1/.Xil/Vivado-7800-DESKTOP-7O83OJ9/realtime/conv_mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_mult' (4#1) [E:/Zedboard/CNN/CNN/CNN.runs/synth_1/.Xil/Vivado-7800-DESKTOP-7O83OJ9/realtime/conv_mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_processing_element' (5#1) [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/conv_processing_element.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv_top' (6#1) [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/conv_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_feature_map_buffer' [E:/Zedboard/CNN/CNN/CNN.runs/synth_1/.Xil/Vivado-7800-DESKTOP-7O83OJ9/realtime/conv_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_feature_map_buffer' (7#1) [E:/Zedboard/CNN/CNN/CNN.runs/synth_1/.Xil/Vivado-7800-DESKTOP-7O83OJ9/realtime/conv_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'max_pooling_top' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/max_pooling_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'mp_line_buffer' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/mp_line_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mp_line_buffer' (8#1) [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/mp_line_buffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'mp_max' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/mp_max.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mp_max' (9#1) [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/mp_max.v:3]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling_top' (10#1) [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/max_pooling_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'mp_feature_map_buffer' [E:/Zedboard/CNN/CNN/CNN.runs/synth_1/.Xil/Vivado-7800-DESKTOP-7O83OJ9/realtime/mp_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mp_feature_map_buffer' (11#1) [E:/Zedboard/CNN/CNN/CNN.runs/synth_1/.Xil/Vivado-7800-DESKTOP-7O83OJ9/realtime/mp_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fully_connected_top' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fully_connected_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'fc_weights_memory' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fc_weights_memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fc_weights_memory' (12#1) [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fc_weights_memory.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'input_pixel_addr' does not match port width (10) of module 'fc_weights_memory' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fully_connected_top.v:29]
INFO: [Synth 8-6157] synthesizing module 'fc_input_buffer' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fc_input_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fc_input_buffer' (13#1) [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fc_input_buffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'fc_processing_element' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fc_processing_element.v:3]
INFO: [Synth 8-6157] synthesizing module 'fc_mult' [E:/Zedboard/CNN/CNN/CNN.runs/synth_1/.Xil/Vivado-7800-DESKTOP-7O83OJ9/realtime/fc_mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fc_mult' (14#1) [E:/Zedboard/CNN/CNN/CNN.runs/synth_1/.Xil/Vivado-7800-DESKTOP-7O83OJ9/realtime/fc_mult_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'P' does not match port width (33) of module 'fc_mult' [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fc_processing_element.v:18]
INFO: [Synth 8-6155] done synthesizing module 'fc_processing_element' (15#1) [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fc_processing_element.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fully_connected_top' (16#1) [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/fully_connected_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'fc_feature_map_buffer' [E:/Zedboard/CNN/CNN/CNN.runs/synth_1/.Xil/Vivado-7800-DESKTOP-7O83OJ9/realtime/fc_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fc_feature_map_buffer' (17#1) [E:/Zedboard/CNN/CNN/CNN.runs/synth_1/.Xil/Vivado-7800-DESKTOP-7O83OJ9/realtime/fc_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CNN_top' (18#1) [E:/Zedboard/CNN/CNN/CNN.srcs/sources_1/new/CNN_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.535 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1231.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_0'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_0'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_1'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_1'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_2'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_2'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_3'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_3'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_4'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_4'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_5'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_5'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_6'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_6'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_7'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_7'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_8'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_8'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_9'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_9'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_10'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_10'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_11'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_11'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_12'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_12'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_13'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_13'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_14'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_14'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_15'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_15'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_16'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_16'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_17'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_17'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_18'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_18'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_19'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_19'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_20'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_20'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_21'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_21'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_22'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_22'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_23'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_23'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_24'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_mult/conv_mult/conv_mult_in_context.xdc] for cell 'u_conv_top/u_conv_processing_element/u_conv_mult_24'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/fc_mult/fc_mult/fc_mult_in_context.xdc] for cell 'u_fully_connected_top/u_fc_processing_element/u_fc_mult'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/fc_mult/fc_mult/fc_mult_in_context.xdc] for cell 'u_fully_connected_top/u_fc_processing_element/u_fc_mult'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/input_image/input_image/input_image_in_context.xdc] for cell 'u_input_image'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/input_image/input_image/input_image_in_context.xdc] for cell 'u_input_image'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/conv_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_0'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/conv_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_0'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/conv_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_1'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/conv_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_1'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/conv_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_2'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/conv_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_2'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/conv_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_3'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/conv_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_3'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/conv_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_4'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/conv_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_4'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/conv_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_5'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/conv_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_5'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_0'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_0'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_1'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_1'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_2'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_2'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_3'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_3'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_4'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_4'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_5'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_5'
Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/fc_feature_map_buffer/fc_feature_map_buffer/fc_feature_map_buffer_in_context.xdc] for cell 'u_fc_feature_map_buffer'
Finished Parsing XDC File [e:/Zedboard/CNN/CNN/CNN.gen/sources_1/ip/fc_feature_map_buffer/fc_feature_map_buffer/fc_feature_map_buffer_in_context.xdc] for cell 'u_fc_feature_map_buffer'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1298.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1298.949 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.949 ; gain = 67.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.949 ; gain = 67.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_13. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_14. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_15. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_16. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_17. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_18. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_19. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_23. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_24. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_top/u_conv_processing_element/u_conv_mult_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fully_connected_top/u_fc_processing_element/u_fc_mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_input_image. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fc_feature_map_buffer. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1298.949 ; gain = 67.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1348.797 ; gain = 117.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   38 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 26    
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 28    
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 178   
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 18    
	               13 Bit    Registers := 7     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 1     
	   7 Input   25 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   7 Input   14 Bit        Muxes := 18    
	   7 Input   13 Bit        Muxes := 7     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weights" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'w_reg[13]' (FDR) to 'w_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'b_reg[24]' (FDR) to 'b_reg[31]'
INFO: [Synth 8-3886] merging instance 'b_reg[25]' (FDR) to 'b_reg[31]'
INFO: [Synth 8-3886] merging instance 'b_reg[26]' (FDR) to 'b_reg[31]'
INFO: [Synth 8-3886] merging instance 'b_reg[27]' (FDR) to 'b_reg[31]'
INFO: [Synth 8-3886] merging instance 'b_reg[28]' (FDR) to 'b_reg[31]'
INFO: [Synth 8-3886] merging instance 'b_reg[29]' (FDR) to 'b_reg[31]'
INFO: [Synth 8-3886] merging instance 'b_reg[30]' (FDR) to 'b_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[4]' (FDR) to 'u_conv_top/u_conv_weights_memory/w2_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[11]' (FDR) to 'u_conv_top/u_conv_weights_memory/w2_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w3_reg[1]' (FDR) to 'u_conv_top/u_conv_weights_memory/w11_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w3_reg[3]' (FDR) to 'u_conv_top/u_conv_weights_memory/w14_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w3_reg[9]' (FDR) to 'u_conv_top/u_conv_weights_memory/w24_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w4_reg[3]' (FDR) to 'u_conv_top/u_conv_weights_memory/w13_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w4_reg[11]' (FDR) to 'u_conv_top/u_conv_weights_memory/w4_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w4_reg[12]' (FDR) to 'u_conv_top/u_conv_weights_memory/w24_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w5_reg[7]' (FDR) to 'u_conv_top/u_conv_weights_memory/w5_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w8_reg[2]' (FDR) to 'u_conv_top/u_conv_weights_memory/w8_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w9_reg[10]' (FDR) to 'u_conv_top/u_conv_weights_memory/w9_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w9_reg[11]' (FDR) to 'u_conv_top/u_conv_weights_memory/w22_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w13_reg[0]' (FDR) to 'u_conv_top/u_conv_weights_memory/w22_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w13_reg[7]' (FDR) to 'u_conv_top/u_conv_weights_memory/w15_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w13_reg[10]' (FDR) to 'u_conv_top/u_conv_weights_memory/w13_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w14_reg[11]' (FDR) to 'u_conv_top/u_conv_weights_memory/w14_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w15_reg[9]' (FDR) to 'u_conv_top/u_conv_weights_memory/ready_reg'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w16_reg[4]' (FDR) to 'u_conv_top/u_conv_weights_memory/w16_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w16_reg[7]' (FDR) to 'u_conv_top/u_conv_weights_memory/w16_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w16_reg[8]' (FDR) to 'u_conv_top/u_conv_weights_memory/w16_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w17_reg[1]' (FDR) to 'u_conv_top/u_conv_weights_memory/w17_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w18_reg[0]' (FDR) to 'u_conv_top/u_conv_weights_memory/w18_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w18_reg[1]' (FDR) to 'u_conv_top/u_conv_weights_memory/w18_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w20_reg[2]' (FDR) to 'u_conv_top/u_conv_weights_memory/w22_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w22_reg[12]' (FDR) to 'u_conv_top/u_conv_weights_memory/w24_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w23_reg[3]' (FDR) to 'u_conv_top/u_conv_weights_memory/w23_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w23_reg[6]' (FDR) to 'u_conv_top/u_conv_weights_memory/w23_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w24_reg[6]' (FDR) to 'u_conv_top/u_conv_weights_memory/w24_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_conv_top/u_conv_weights_memory/w24_reg[12] )
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/b_reg[5]' (FDE) to 'u_conv_top/u_conv_weights_memory/b_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/b_reg[8]' (FDE) to 'u_conv_top/u_conv_weights_memory/b_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_conv_top/u_conv_weights_memory/b_reg[10] )
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/b_reg[12]' (FDE) to 'u_conv_top/u_conv_weights_memory/b_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/b_reg[13]' (FDE) to 'u_conv_top/u_conv_weights_memory/b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w0_reg[0]' (FDR) to 'u_conv_top/u_conv_weights_memory/w8_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w0_reg[1]' (FDR) to 'u_conv_top/u_conv_weights_memory/w24_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w0_reg[5]' (FDR) to 'u_conv_top/u_conv_weights_memory/w14_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w0_reg[6]' (FDR) to 'u_conv_top/u_conv_weights_memory/w20_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w0_reg[7]' (FDR) to 'u_conv_top/u_conv_weights_memory/w9_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w0_reg[8]' (FDR) to 'u_conv_top/u_conv_weights_memory/w8_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w0_reg[9]' (FDR) to 'u_conv_top/u_conv_weights_memory/w14_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w0_reg[10]' (FDR) to 'u_conv_top/u_conv_weights_memory/w16_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w0_reg[11]' (FDR) to 'u_conv_top/u_conv_weights_memory/w7_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w0_reg[12]' (FDR) to 'u_conv_top/u_conv_weights_memory/w24_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w1_reg[0]' (FDR) to 'u_conv_top/u_conv_weights_memory/w21_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w1_reg[1]' (FDR) to 'u_conv_top/u_conv_weights_memory/w8_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w1_reg[2]' (FDR) to 'u_conv_top/u_conv_weights_memory/w20_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w1_reg[3]' (FDR) to 'u_conv_top/u_conv_weights_memory/w10_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w1_reg[4]' (FDR) to 'u_conv_top/u_conv_weights_memory/w8_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w1_reg[6]' (FDR) to 'u_conv_top/u_conv_weights_memory/w18_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w1_reg[7]' (FDR) to 'u_conv_top/u_conv_weights_memory/w7_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w1_reg[8]' (FDR) to 'u_conv_top/u_conv_weights_memory/w18_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w1_reg[9]' (FDR) to 'u_conv_top/u_conv_weights_memory/w6_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w1_reg[10]' (FDR) to 'u_conv_top/u_conv_weights_memory/w16_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w1_reg[11]' (FDR) to 'u_conv_top/u_conv_weights_memory/w22_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w1_reg[12]' (FDR) to 'u_conv_top/u_conv_weights_memory/w22_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w1_reg[13]' (FDR) to 'u_conv_top/u_conv_weights_memory/w24_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[0]' (FDR) to 'u_conv_top/u_conv_weights_memory/w4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[1]' (FDR) to 'u_conv_top/u_conv_weights_memory/w14_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[2]' (FDR) to 'u_conv_top/u_conv_weights_memory/w16_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[3]' (FDR) to 'u_conv_top/u_conv_weights_memory/w9_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[5]' (FDR) to 'u_conv_top/u_conv_weights_memory/w5_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[6]' (FDR) to 'u_conv_top/u_conv_weights_memory/w10_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[7]' (FDR) to 'u_conv_top/u_conv_weights_memory/w10_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[8]' (FDR) to 'u_conv_top/u_conv_weights_memory/w22_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[9]' (FDR) to 'u_conv_top/u_conv_weights_memory/w3_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[10]' (FDR) to 'u_conv_top/u_conv_weights_memory/w20_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[12]' (FDR) to 'u_conv_top/u_conv_weights_memory/w24_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w2_reg[13]' (FDR) to 'u_conv_top/u_conv_weights_memory/w6_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w3_reg[0]' (FDR) to 'u_conv_top/u_conv_weights_memory/w24_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w3_reg[4]' (FDR) to 'u_conv_top/u_conv_weights_memory/w14_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w3_reg[5]' (FDR) to 'u_conv_top/u_conv_weights_memory/w18_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w3_reg[8]' (FDR) to 'u_conv_top/u_conv_weights_memory/w12_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w3_reg[10]' (FDR) to 'u_conv_top/u_conv_weights_memory/w22_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w3_reg[11]' (FDR) to 'u_conv_top/u_conv_weights_memory/w10_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w3_reg[12]' (FDR) to 'u_conv_top/u_conv_weights_memory/w20_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w4_reg[0]' (FDR) to 'u_conv_top/u_conv_weights_memory/w12_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w4_reg[2]' (FDR) to 'u_conv_top/u_conv_weights_memory/w6_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w4_reg[4]' (FDR) to 'u_conv_top/u_conv_weights_memory/w24_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w4_reg[5]' (FDR) to 'u_conv_top/u_conv_weights_memory/w13_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w4_reg[6]' (FDR) to 'u_conv_top/u_conv_weights_memory/w10_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w4_reg[7]' (FDR) to 'u_conv_top/u_conv_weights_memory/w15_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w4_reg[8]' (FDR) to 'u_conv_top/u_conv_weights_memory/w14_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w4_reg[9]' (FDR) to 'u_conv_top/u_conv_weights_memory/w14_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w4_reg[10]' (FDR) to 'u_conv_top/u_conv_weights_memory/w16_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w4_reg[13]' (FDR) to 'u_conv_top/u_conv_weights_memory/w20_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w5_reg[0]' (FDR) to 'u_conv_top/u_conv_weights_memory/w24_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w5_reg[2]' (FDR) to 'u_conv_top/u_conv_weights_memory/w19_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w5_reg[3]' (FDR) to 'u_conv_top/u_conv_weights_memory/w10_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w5_reg[4]' (FDR) to 'u_conv_top/u_conv_weights_memory/w10_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w5_reg[5]' (FDR) to 'u_conv_top/u_conv_weights_memory/w14_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w5_reg[6]' (FDR) to 'u_conv_top/u_conv_weights_memory/w16_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w5_reg[8]' (FDR) to 'u_conv_top/u_conv_weights_memory/w15_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_conv_top/u_conv_weights_memory/w5_reg[9]' (FDR) to 'u_conv_top/u_conv_weights_memory/w17_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 1386.680 ; gain = 155.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1501.598 ; gain = 270.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 1514.332 ; gain = 282.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 1535.371 ; gain = 303.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1550.484 ; gain = 318.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1550.484 ; gain = 318.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1550.484 ; gain = 318.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1550.484 ; gain = 318.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:06 . Memory (MB): peak = 1550.484 ; gain = 318.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 1550.484 ; gain = 318.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|CNN_top     | u_conv_top/u_conv_line_buffer/buffer_reg[88][15]     | 24     | 64    | YES          | NO                 | YES               | 0      | 64      | 
|CNN_top     | u_max_pooling_top/u_mp_line_buffer/buffer_reg[1][15] | 23     | 16    | YES          | NO                 | YES               | 0      | 16      | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |input_image             |         1|
|2     |conv_feature_map_buffer |         6|
|3     |mp_feature_map_buffer   |         6|
|4     |fc_feature_map_buffer   |         1|
|5     |conv_mult               |        25|
|6     |fc_mult                 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |conv_feature_map_buffer |     6|
|7     |conv_mult               |    25|
|32    |fc_feature_map_buffer   |     1|
|33    |fc_mult                 |     1|
|34    |input_image             |     1|
|35    |mp_feature_map_buffer   |     6|
|41    |BUFG                    |     1|
|42    |CARRY4                  |   451|
|43    |LUT1                    |   182|
|44    |LUT2                    |  1235|
|45    |LUT3                    |  1087|
|46    |LUT4                    |  4055|
|47    |LUT5                    |   650|
|48    |LUT6                    |  3868|
|49    |MUXF7                   |  1251|
|50    |MUXF8                   |   307|
|51    |SRLC32E                 |    80|
|52    |FDRE                    |  2584|
|53    |FDSE                    |     1|
|54    |IBUF                    |     3|
|55    |OBUF                    |   166|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 1550.484 ; gain = 318.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:01:08 . Memory (MB): peak = 1550.484 ; gain = 251.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:11 . Memory (MB): peak = 1550.484 ; gain = 318.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1562.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2009 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1572.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3e2e765e
INFO: [Common 17-83] Releasing license: Synthesis
257 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:17 . Memory (MB): peak = 1572.855 ; gain = 341.320
INFO: [Common 17-1381] The checkpoint 'E:/Zedboard/CNN/CNN/CNN.runs/synth_1/CNN_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CNN_top_utilization_synth.rpt -pb CNN_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  1 17:13:16 2022...
