{
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "first_counter_tb",
        "first_counter_tb"
    ],
    "cycles_program_begin": 11685817787946249,
    "rlimit": {
        "data": -1,
        "stack": -1
    },
    "cpu_cycles_pass2_start": 11685818074156584,
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 67560,
        "text": 0,
        "archive": "archive.396/_29047_archive_1.a"
    },
    "perf": [
        [
            0.047027111053466797,
            0.027777,
            0.017489000000000001,
            226408,
            227076,
            1682190809.7945981,
            11685817932765696,
            "doParsingAndDesignResolution",
            "entry"
        ],
        [
            0.050446987152099609,
            0.029915000000000001,
            0.018770999999999999,
            226744,
            227392,
            1682190809.798018,
            11685817947111382,
            "doParsingAndDesignResolution",
            "exit"
        ],
        [
            0.050483942031860352,
            0.029953,
            0.018770999999999999,
            226744,
            227392,
            1682190809.7980549,
            11685817947236400,
            "doPostDesignResolutionToVir2Vcs",
            "entry"
        ],
        [
            0.052604913711547852,
            0.031247,
            0.019598000000000001,
            227928,
            227932,
            1682190809.8001759,
            11685817956164950,
            "doUptoVir2VcsNoSepCleanup",
            "entry"
        ],
        [
            0.058720111846923828,
            0.036247000000000001,
            0.020712000000000001,
            228956,
            241312,
            1682190809.8062911,
            11685817981869103,
            "doUptoVir2VcsNoSepCleanup",
            "exit"
        ],
        [
            0.058772087097167969,
            0.03628,
            0.020730999999999999,
            228956,
            241312,
            1682190809.8063431,
            11685817982044799,
            "doRadify_vir2vcsAll",
            "entry"
        ],
        [
            0.061172962188720703,
            0.038681,
            0.020730999999999999,
            230632,
            241312,
            1682190809.808744,
            11685817992159829,
            "doRadify_vir2vcsAll",
            "exit"
        ],
        [
            0.0612030029296875,
            0.038712000000000003,
            0.020730999999999999,
            230632,
            241312,
            1682190809.808774,
            11685817992253475,
            "doPostDesignResolutionToVir2Vcs",
            "exit"
        ],
        [
            0.061223030090332031,
            0.038732000000000003,
            0.020730999999999999,
            230632,
            241312,
            1682190809.808794,
            11685817992332245,
            "doGAToPass2",
            "entry"
        ],
        [
            0.080686092376708984,
            0.039808999999999997,
            0.020951999999999998,
            229076,
            241312,
            1682190809.8282571,
            11685818074130113,
            "DoPass2",
            "entry"
        ],
        [
            0.093066930770874023,
            0.048433999999999998,
            0.022671,
            233572,
            241312,
            1682190809.8406379,
            11685818126106312,
            "DoPass2",
            "exit"
        ]
    ],
    "CompileStrategy": "fullobj",
    "MlibObjs": {},
    "LVLData": [
        "SIM"
    ],
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module",
            2
        ],
        "first_counter_tb": [
            "first_counter_tb",
            "yT6qN",
            "module",
            3
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            4
        ]
    },
    "CurCompileUdps": {},
    "CompileProcesses": [
        "cgproc.29047.json"
    ],
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "mod": "std",
                "bytes": 32908,
                "out": "reYIK_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.396/_prev_archive_1.a"
            }
        },
        "first_counter_tb": {
            "yT6qN_d": {
                "mod": "first_counter_tb",
                "bytes": 22506,
                "mode": 4,
                "out": "yT6qN_d.o",
                "checksum": 0,
                "archive": "archive.396/_29047_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "mod": "...MASTER...",
                "bytes": 7692,
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_nivcsw": 4,
            "ru_utime_sec": 0.039843000000000003,
            "ru_stime_sec": 0.020969999999999999,
            "ru_maxrss_kb": 64020,
            "ru_minflt": 24899,
            "ru_majflt": 0,
            "ru_nvcsw": 33
        },
        "ru_childs_end": {
            "ru_nivcsw": 8,
            "ru_utime_sec": 0.0081089999999999999,
            "ru_stime_sec": 0.012406,
            "ru_maxrss_kb": 17108,
            "ru_minflt": 6931,
            "ru_majflt": 0,
            "ru_nvcsw": 18
        },
        "ru_childs_cgstart": {
            "ru_nivcsw": 6,
            "ru_utime_sec": 0.0081089999999999999,
            "ru_stime_sec": 0.010369,
            "ru_maxrss_kb": 16652,
            "ru_minflt": 6337,
            "ru_majflt": 0,
            "ru_nvcsw": 17
        },
        "cpu_cycles_cgstart": 11685818074233246,
        "nMops": 1074,
        "nQuads": 551,
        "totalObjSize": 90578,
        "ru_self_end": {
            "ru_nivcsw": 4,
            "ru_utime_sec": 0.049731999999999998,
            "ru_stime_sec": 0.022793000000000001,
            "ru_maxrss_kb": 70124,
            "ru_minflt": 27491,
            "ru_majflt": 0,
            "ru_nvcsw": 34
        },
        "cpu_cycles_end": 11685818131983134,
        "cpu_cycles_total": 344036885,
        "realTime": 0.094513893127441406,
        "peak_mem_kb": 241312,
        "outputSizePerQuad": 164.38838475499094,
        "Frontend(%)": 82.903130997043633,
        "CodeGen(%)": 17.096869002956371
    },
    "incremental": "on",
    "Misc": {
        "vcs_version": "N-2017.12-SP2-1_Full64",
        "vcs_build_date": "Build Date = Jul 14 2018 20:29:59",
        "VCS_HOME": "/usr/caen/vcs-2017.12-SP2-1",
        "daidir": "/home/jvelten/projects/verilog_repair/benchmarks/first_counter_overflow/simv.daidir",
        "archive_dir": "archive.396",
        "master_pid": 29047,
        "csrc_abs": "/home/jvelten/projects/verilog_repair/benchmarks/first_counter_overflow/csrc",
        "cwd": "/home/jvelten/projects/verilog_repair/benchmarks/first_counter_overflow",
        "csrc": "csrc",
        "daidir_abs": "/home/jvelten/projects/verilog_repair/benchmarks/first_counter_overflow/simv.daidir",
        "default_output_dir": "csrc"
    },
    "CompileStatus": "Successful",
    "PEModules": []
}