///Register `M2WPR1` reader
pub type R = crate::R<M2WPR1rs>;
///Register `M2WPR1` writer
pub type W = crate::W<M2WPR1rs>;
///Field `P0WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P0WP_R = crate::BitReader;
///Field `P0WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P0WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P1WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P1WP_R = crate::BitReader;
///Field `P1WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P1WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P2WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P2WP_R = crate::BitReader;
///Field `P2WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P2WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P3WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P3WP_R = crate::BitReader;
///Field `P3WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P3WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P4WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P4WP_R = crate::BitReader;
///Field `P4WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P4WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P5WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P5WP_R = crate::BitReader;
///Field `P5WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P5WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P6WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P6WP_R = crate::BitReader;
///Field `P6WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P6WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P7WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P7WP_R = crate::BitReader;
///Field `P7WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P7WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P8WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P8WP_R = crate::BitReader;
///Field `P8WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P8WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P9WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P9WP_R = crate::BitReader;
///Field `P9WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P9WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P10WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P10WP_R = crate::BitReader;
///Field `P10WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P10WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P11WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P11WP_R = crate::BitReader;
///Field `P11WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P11WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P12WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P12WP_R = crate::BitReader;
///Field `P12WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P12WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P13WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P13WP_R = crate::BitReader;
///Field `P13WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P13WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P14WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P14WP_R = crate::BitReader;
///Field `P14WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P14WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P15WP` reader - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P15WP_R = crate::BitReader;
///Field `P15WP` writer - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
pub type P15WP_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p0wp(&self) -> P0WP_R {
        P0WP_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p1wp(&self) -> P1WP_R {
        P1WP_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p2wp(&self) -> P2WP_R {
        P2WP_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p3wp(&self) -> P3WP_R {
        P3WP_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p4wp(&self) -> P4WP_R {
        P4WP_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p5wp(&self) -> P5WP_R {
        P5WP_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p6wp(&self) -> P6WP_R {
        P6WP_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p7wp(&self) -> P7WP_R {
        P7WP_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p8wp(&self) -> P8WP_R {
        P8WP_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p9wp(&self) -> P9WP_R {
        P9WP_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p10wp(&self) -> P10WP_R {
        P10WP_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p11wp(&self) -> P11WP_R {
        P11WP_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p12wp(&self) -> P12WP_R {
        P12WP_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p13wp(&self) -> P13WP_R {
        P13WP_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p14wp(&self) -> P14WP_R {
        P14WP_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p15wp(&self) -> P15WP_R {
        P15WP_R::new(((self.bits >> 15) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("M2WPR1")
            .field("p0wp", &self.p0wp())
            .field("p1wp", &self.p1wp())
            .field("p2wp", &self.p2wp())
            .field("p3wp", &self.p3wp())
            .field("p4wp", &self.p4wp())
            .field("p5wp", &self.p5wp())
            .field("p6wp", &self.p6wp())
            .field("p7wp", &self.p7wp())
            .field("p8wp", &self.p8wp())
            .field("p9wp", &self.p9wp())
            .field("p10wp", &self.p10wp())
            .field("p11wp", &self.p11wp())
            .field("p12wp", &self.p12wp())
            .field("p13wp", &self.p13wp())
            .field("p14wp", &self.p14wp())
            .field("p15wp", &self.p15wp())
            .finish()
    }
}
impl W {
    ///Bit 0 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p0wp(&mut self) -> P0WP_W<'_, M2WPR1rs> {
        P0WP_W::new(self, 0)
    }
    ///Bit 1 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p1wp(&mut self) -> P1WP_W<'_, M2WPR1rs> {
        P1WP_W::new(self, 1)
    }
    ///Bit 2 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p2wp(&mut self) -> P2WP_W<'_, M2WPR1rs> {
        P2WP_W::new(self, 2)
    }
    ///Bit 3 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p3wp(&mut self) -> P3WP_W<'_, M2WPR1rs> {
        P3WP_W::new(self, 3)
    }
    ///Bit 4 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p4wp(&mut self) -> P4WP_W<'_, M2WPR1rs> {
        P4WP_W::new(self, 4)
    }
    ///Bit 5 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p5wp(&mut self) -> P5WP_W<'_, M2WPR1rs> {
        P5WP_W::new(self, 5)
    }
    ///Bit 6 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p6wp(&mut self) -> P6WP_W<'_, M2WPR1rs> {
        P6WP_W::new(self, 6)
    }
    ///Bit 7 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p7wp(&mut self) -> P7WP_W<'_, M2WPR1rs> {
        P7WP_W::new(self, 7)
    }
    ///Bit 8 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p8wp(&mut self) -> P8WP_W<'_, M2WPR1rs> {
        P8WP_W::new(self, 8)
    }
    ///Bit 9 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p9wp(&mut self) -> P9WP_W<'_, M2WPR1rs> {
        P9WP_W::new(self, 9)
    }
    ///Bit 10 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p10wp(&mut self) -> P10WP_W<'_, M2WPR1rs> {
        P10WP_W::new(self, 10)
    }
    ///Bit 11 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p11wp(&mut self) -> P11WP_W<'_, M2WPR1rs> {
        P11WP_W::new(self, 11)
    }
    ///Bit 12 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p12wp(&mut self) -> P12WP_W<'_, M2WPR1rs> {
        P12WP_W::new(self, 12)
    }
    ///Bit 13 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p13wp(&mut self) -> P13WP_W<'_, M2WPR1rs> {
        P13WP_W::new(self, 13)
    }
    ///Bit 14 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p14wp(&mut self) -> P14WP_W<'_, M2WPR1rs> {
        P14WP_W::new(self, 14)
    }
    ///Bit 15 - SRAM2 1-Kbyte page y write protection These bits are set by software and cleared only by a global RAMCFG reset.
    #[inline(always)]
    pub fn p15wp(&mut self) -> P15WP_W<'_, M2WPR1rs> {
        P15WP_W::new(self, 15)
    }
}
/**RAMCFG memory 2 write protection register 1

You can [`read`](crate::Reg::read) this register and get [`m2wpr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`m2wpr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32H503.html#RAMCFG:M2WPR1)*/
pub struct M2WPR1rs;
impl crate::RegisterSpec for M2WPR1rs {
    type Ux = u32;
}
///`read()` method returns [`m2wpr1::R`](R) reader structure
impl crate::Readable for M2WPR1rs {}
///`write(|w| ..)` method takes [`m2wpr1::W`](W) writer structure
impl crate::Writable for M2WPR1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets M2WPR1 to value 0
impl crate::Resettable for M2WPR1rs {}
