{
    "componentChunkName": "component---src-templates-op-tsx",
    "path": "/vplzcntd:vplzcntq",
    "result": {"pageContext":{"op":{"id":"vplzcntd:vplzcntq","variants":["VPLZCNTQ","VPLZCNTD"],"variant_descriptions":{"VPLZCNTD":"Count the number of leading zero bits in each dword element of zmm2/m512/m32bcst using writemask k1.","VPLZCNTQ":"Count the number of leading zero bits in each qword element of zmm2/m512/m64bcst using writemask k1."},"text":"<p>Counts the number of leading most significant zero bits in each dword or qword element of the source operand (the second operand) and stores the results in the destination register (the first operand) according to the writemask. If an element is zero, the result for that element is the operand size of the element.</p><p>EVEX.512 encoded version: The source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a ZMM register, conditionally updated using writemask k1.</p><p>EVEX.256 encoded version: The source operand is a YMM register, a 256-bit memory location, or a 256-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a YMM register, conditionally updated using writemask k1.</p><p>EVEX.128 encoded version: The source operand is a XMM register, a 128-bit memory location, or a 128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a XMM register, conditionally updated using writemask k1.</p><p>EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.</p>","href":"https://www.felixcloutier.com/x86/VPLZCNTD%3AVPLZCNTQ.html"}}},
    "staticQueryHashes": ["3832154866","63159454"]}