; Generated by gcc 2.95.1 19990816 (release) for ARM/RISC OS
__r0	RN	0
__a1	RN	0
__a2	RN	1
__a3	RN	2
__a4	RN	3
__v1	RN	4
__v2	RN	5
__v3	RN	6
__v4	RN	7
__v5	RN	8
__v6	RN	9
__sl	RN	10
__fp	RN	11
__ip	RN	12
__sp	RN	13
__lr	RN	14
__pc	RN	15
__f0	FN	0
__f1	FN	1
__f2	FN	2
__f3	FN	3
__f4	FN	4
__f5	FN	5
__f6	FN	6
__f7	FN	7
	AREA |C$$code1|, CODE, READONLY
|gcc2_compiled.|
	AREA |C$$data1|, DATA
	ALIGN
|hex.3|
	KEEP |hex.3|
	DCB &30, &31, &32, &33
	DCB &34, &35, &36, &37
	DCB &38, &39, &61, &62
	DCB &63, &64, &65, &66
	DCB &00
	AREA |C$$code2|, CODE, READONLY
	ALIGN
|LC..0|
	DCB &74, &6f, &5f, &68
	DCB &65, &78, &3a, &20
	DCB &61, &20, &3d, &20
	DCB &25, &64, &0a, &00
	ALIGN
	EXPORT	|to_hex|
|to_hex|
	; args = 0, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__lr}
	mov	__a2, __a1
	cmp	__a2, #15
	bls	|L..3|
	ldr	__a1, |L..4|
	bl	|printf|
	bl	|abort|
|L..3|
	ldr	__ip, |L..4|+4
	ldrb	__a1, [__ip, __a2]	; zero_extendqisi2
	ldmfd	__sp!, {__pc}^
|L..5|
	ALIGN
|L..4|
	DCD	|LC..0|
	DCD	|hex.3|
	ALIGN
|LC..1|
	DCB &73, &74, &72, &6c
	DCB &65, &6e, &20, &28
	DCB &66, &6f, &72, &6d
	DCB &61, &74, &29, &20
	DCB &3d, &20, &25, &64
	DCB &0a, &00
	ALIGN
|LC..2|
	DCB &61, &20, &3d, &20
	DCB &25, &63, &2c, &20
	DCB &62, &20, &3d, &20
	DCB &25, &63, &0a, &00
	ALIGN
	EXPORT	|f0|
|f0|
	; args = 4, pretend = 16, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__a1, __a2, __a3, __a4}
	stmfd	__sp!, {__v1, __v2, __v3, __v4, __v5, __lr}
	add	__v4, __sp, #24
	ldr	__v3, [__v4], #4
	mov	__a1, __v3
	bl	|strlen|
	cmp	__a1, #16
	beq	|L..7|
	mov	__a1, __v3
	bl	|strlen|
	mov	__a2, __a1
	ldr	__a1, |L..13|
	bl	|printf|
	bl	|abort|
|L..7|
	ldrb	__ip, [__v3, #0]	; zero_extendqisi2
	cmp	__ip, #0
	beq	|L..9|
	ldr	__v5, |L..13|+4
|L..10|
	ldr	__a1, [__v4], #4
	ldrb	__v2, [__v3], #1	; zero_extendqisi2
	bl	|to_hex|
	mov	__ip, __a1
	mov	__a1, __v5
	mov	__a2, __v2
	and	__v1, __ip, #255
	mov	__a3, __v1
	bl	|printf|
	cmp	__v2, __v1
	beq	|L..8|
	mov	__a1, __v5
	mov	__a2, __v2
	mov	__a3, __v1
	bl	|printf|
	bl	|abort|
|L..14|
	ALIGN
|L..13|
	DCD	|LC..1|
	DCD	|LC..2|
|L..8|
	ldrb	__ip, [__v3, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..10|
|L..9|
	ldmfd	__sp!, {__v1, __v2, __v3, __v4, __v5, __lr}
	add	__sp, __sp, #16
	movs	__pc, __lr
	ALIGN
	EXPORT	|f1|
|f1|
	; args = 4, pretend = 12, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__a2, __a3, __a4}
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #16
	ldr	__v2, [__v3], #4
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #15
	beq	|L..17|
	bl	|abort|
|L..19|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..17|
	bl	|abort|
|L..17|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..19|
	ldmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__sp, __sp, #12
	movs	__pc, __lr
	ALIGN
	EXPORT	|f2|
|f2|
	; args = 4, pretend = 8, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__a3, __a4}
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #16
	ldr	__v2, [__v3], #4
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #14
	beq	|L..24|
	bl	|abort|
|L..26|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..24|
	bl	|abort|
|L..24|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..26|
	ldmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__sp, __sp, #8
	movs	__pc, __lr
	ALIGN
	EXPORT	|f3|
|f3|
	; args = 4, pretend = 4, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__a4}
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #16
	ldr	__v2, [__v3], #4
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #13
	beq	|L..31|
	bl	|abort|
|L..33|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..31|
	bl	|abort|
|L..31|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..33|
	ldmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__sp, __sp, #4
	movs	__pc, __lr
	ALIGN
	EXPORT	|f4|
|f4|
	; args = 4, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #16
	ldr	__v2, [__v3], #4
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #12
	beq	|L..38|
	bl	|abort|
|L..40|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..38|
	bl	|abort|
|L..38|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..40|
	ldmfd	__sp!, {__v1, __v2, __v3, __pc}^
	ALIGN
	EXPORT	|f5|
|f5|
	; args = 8, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #24
	ldr	__v2, [__v3, #-4]
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #11
	beq	|L..45|
	bl	|abort|
|L..47|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..45|
	bl	|abort|
|L..45|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..47|
	ldmfd	__sp!, {__v1, __v2, __v3, __pc}^
	ALIGN
	EXPORT	|f6|
|f6|
	; args = 12, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #28
	ldr	__v2, [__v3, #-4]
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #10
	beq	|L..52|
	bl	|abort|
|L..54|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..52|
	bl	|abort|
|L..52|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..54|
	ldmfd	__sp!, {__v1, __v2, __v3, __pc}^
	ALIGN
	EXPORT	|f7|
|f7|
	; args = 16, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #32
	ldr	__v2, [__v3, #-4]
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #9
	beq	|L..59|
	bl	|abort|
|L..61|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..59|
	bl	|abort|
|L..59|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..61|
	ldmfd	__sp!, {__v1, __v2, __v3, __pc}^
	ALIGN
	EXPORT	|f8|
|f8|
	; args = 20, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #36
	ldr	__v2, [__v3, #-4]
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #8
	beq	|L..66|
	bl	|abort|
|L..68|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..66|
	bl	|abort|
|L..66|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..68|
	ldmfd	__sp!, {__v1, __v2, __v3, __pc}^
	ALIGN
	EXPORT	|f9|
|f9|
	; args = 24, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #40
	ldr	__v2, [__v3, #-4]
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #7
	beq	|L..73|
	bl	|abort|
|L..75|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..73|
	bl	|abort|
|L..73|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..75|
	ldmfd	__sp!, {__v1, __v2, __v3, __pc}^
	ALIGN
	EXPORT	|f10|
|f10|
	; args = 28, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #44
	ldr	__v2, [__v3, #-4]
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #6
	beq	|L..80|
	bl	|abort|
|L..82|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..80|
	bl	|abort|
|L..80|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..82|
	ldmfd	__sp!, {__v1, __v2, __v3, __pc}^
	ALIGN
	EXPORT	|f11|
|f11|
	; args = 32, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #48
	ldr	__v2, [__v3, #-4]
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #5
	beq	|L..87|
	bl	|abort|
|L..89|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..87|
	bl	|abort|
|L..87|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..89|
	ldmfd	__sp!, {__v1, __v2, __v3, __pc}^
	ALIGN
	EXPORT	|f12|
|f12|
	; args = 36, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #52
	ldr	__v2, [__v3, #-4]
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #4
	beq	|L..94|
	bl	|abort|
|L..96|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..94|
	bl	|abort|
|L..94|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..96|
	ldmfd	__sp!, {__v1, __v2, __v3, __pc}^
	ALIGN
	EXPORT	|f13|
|f13|
	; args = 40, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #56
	ldr	__v2, [__v3, #-4]
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #3
	beq	|L..101|
	bl	|abort|
|L..103|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..101|
	bl	|abort|
|L..101|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..103|
	ldmfd	__sp!, {__v1, __v2, __v3, __pc}^
	ALIGN
	EXPORT	|f14|
|f14|
	; args = 44, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #60
	ldr	__v2, [__v3, #-4]
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #2
	beq	|L..108|
	bl	|abort|
|L..110|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..108|
	bl	|abort|
|L..108|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..110|
	ldmfd	__sp!, {__v1, __v2, __v3, __pc}^
	ALIGN
	EXPORT	|f15|
|f15|
	; args = 48, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 1
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__v1, __v2, __v3, __lr}
	add	__v3, __sp, #64
	ldr	__v2, [__v3, #-4]
	mov	__a1, __v2
	bl	|strlen|
	cmp	__a1, #1
	beq	|L..115|
	bl	|abort|
|L..117|
	ldr	__a1, [__v3], #4
	ldrb	__v1, [__v2], #1	; zero_extendqisi2
	bl	|to_hex|
	cmp	__v1, __a1
	beq	|L..115|
	bl	|abort|
|L..115|
	ldrb	__ip, [__v2, #0]	; zero_extendqisi2
	cmp	__ip, #0
	bne	|L..117|
	ldmfd	__sp!, {__v1, __v2, __v3, __pc}^
	ALIGN
|LC..3|
	DCB &30, &31, &32, &33
	DCB &34, &35, &36, &37
	DCB &38, &39, &61, &62
	DCB &63, &64, &65, &66
	DCB &00
	ALIGN
	EXPORT	|main|
|main|
	; args = 0, pretend = 0, frame = 52, alloca = 0
	; frame_needed = 0, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__v1, __v2, __v3, __v4, __v5, __v6, __sl, __lr}
	sub	__sp, __sp, #52
	bl	|__gccmain|
	mov	__ip, #3
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	add	__ip, __ip, #1
	str	__ip, [__sp, #24]
	mov	__v6, #10
	str	__v6, [__sp, #28]
	mov	__sl, #11
	str	__sl, [__sp, #32]
	mov	__v5, #12
	str	__v5, [__sp, #36]
	mov	__v3, #13
	str	__v3, [__sp, #40]
	mov	__v2, #14
	str	__v2, [__sp, #44]
	mov	__v4, #15
	str	__v4, [__sp, #48]
	mov	__a2, #0
	mov	__a3, #1
	ldr	__v1, |L..122|
	mov	__a4, #2
	mov	__a1, __v1
	bl	|f0|
	mov	__ip, #3
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	add	__ip, __ip, #1
	str	__ip, [__sp, #24]
	str	__v6, [__sp, #28]
	str	__sl, [__sp, #32]
	str	__v5, [__sp, #36]
	str	__v3, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	add	__a2, __v1, #1
	mov	__a3, #1
	mov	__a4, #2
	bl	|f1|
	mov	__ip, #3
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	add	__ip, __ip, #1
	str	__ip, [__sp, #24]
	str	__v6, [__sp, #28]
	str	__sl, [__sp, #32]
	str	__v5, [__sp, #36]
	str	__v3, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	mov	__a2, #1
	add	__a3, __v1, #2
	mov	__a4, #2
	bl	|f2|
	mov	__ip, #3
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	add	__ip, __ip, #1
	str	__ip, [__sp, #24]
	str	__v6, [__sp, #28]
	str	__sl, [__sp, #32]
	str	__v5, [__sp, #36]
	str	__v3, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	mov	__a2, #1
	mov	__a3, #2
	add	__a4, __v1, #3
	bl	|f3|
	add	__ip, __v1, #4
	str	__ip, [__sp, #0]
	mov	__ip, #4
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	add	__ip, __ip, #1
	str	__ip, [__sp, #24]
	str	__v6, [__sp, #28]
	str	__sl, [__sp, #32]
	str	__v5, [__sp, #36]
	str	__v3, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	mov	__a2, #1
	mov	__a3, #2
	mov	__a4, #3
	bl	|f4|
	mov	__ip, #4
	str	__ip, [__sp, #0]
	add	__ip, __v1, #5
	str	__ip, [__sp, #4]
	mov	__ip, #5
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	add	__ip, __ip, #1
	str	__ip, [__sp, #24]
	str	__v6, [__sp, #28]
	str	__sl, [__sp, #32]
	str	__v5, [__sp, #36]
	str	__v3, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	mov	__a2, #1
	mov	__a3, #2
	mov	__a4, #3
	bl	|f5|
	mov	__ip, #4
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __v1, #6
	str	__ip, [__sp, #8]
	mov	__ip, #6
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	add	__ip, __ip, #1
	str	__ip, [__sp, #24]
	str	__v6, [__sp, #28]
	str	__sl, [__sp, #32]
	str	__v5, [__sp, #36]
	str	__v3, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	mov	__a2, #1
	mov	__a3, #2
	mov	__a4, #3
	bl	|f6|
	mov	__ip, #4
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __v1, #7
	str	__ip, [__sp, #12]
	mov	__ip, #7
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	add	__ip, __ip, #1
	str	__ip, [__sp, #24]
	str	__v6, [__sp, #28]
	str	__sl, [__sp, #32]
	str	__v5, [__sp, #36]
	str	__v3, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	mov	__a2, #1
	mov	__a3, #2
	mov	__a4, #3
	bl	|f7|
	mov	__ip, #4
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __v1, #8
	str	__ip, [__sp, #16]
	mov	__ip, #8
	str	__ip, [__sp, #20]
	add	__ip, __ip, #1
	str	__ip, [__sp, #24]
	str	__v6, [__sp, #28]
	str	__sl, [__sp, #32]
	str	__v5, [__sp, #36]
	str	__v3, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	mov	__a2, #1
	mov	__a3, #2
	mov	__a4, #3
	bl	|f8|
	mov	__ip, #4
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __v1, #9
	str	__ip, [__sp, #20]
	mov	__ip, #9
	str	__ip, [__sp, #24]
	str	__v6, [__sp, #28]
	str	__sl, [__sp, #32]
	str	__v5, [__sp, #36]
	str	__v3, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	mov	__a2, #1
	mov	__a3, #2
	mov	__a4, #3
	bl	|f9|
	mov	__ip, #4
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	add	__ip, __v1, __v6
	str	__ip, [__sp, #24]
	str	__v6, [__sp, #28]
	str	__sl, [__sp, #32]
	str	__v5, [__sp, #36]
	str	__v3, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	b	|L..121|
|L..123|
	ALIGN
|L..122|
	DCD	|LC..3|
|L..121|
	mov	__a1, #0
	mov	__a2, #1
	mov	__a3, #2
	mov	__a4, #3
	bl	|f10|
	mov	__ip, #4
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	str	__v6, [__sp, #24]
	add	__ip, __v1, __sl
	str	__ip, [__sp, #28]
	str	__sl, [__sp, #32]
	str	__v5, [__sp, #36]
	str	__v3, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	mov	__a2, #1
	mov	__a3, #2
	mov	__a4, #3
	bl	|f11|
	mov	__ip, #4
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	str	__v6, [__sp, #24]
	str	__sl, [__sp, #28]
	add	__ip, __v1, __v5
	str	__ip, [__sp, #32]
	str	__v5, [__sp, #36]
	str	__v3, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	mov	__a2, #1
	mov	__a3, #2
	mov	__a4, #3
	bl	|f12|
	mov	__ip, #4
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	str	__v6, [__sp, #24]
	str	__sl, [__sp, #28]
	str	__v5, [__sp, #32]
	add	__ip, __v1, __v3
	str	__ip, [__sp, #36]
	str	__v3, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	mov	__a2, #1
	mov	__a3, #2
	mov	__a4, #3
	bl	|f13|
	mov	__ip, #4
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	str	__v6, [__sp, #24]
	str	__sl, [__sp, #28]
	str	__v5, [__sp, #32]
	str	__v3, [__sp, #36]
	add	__ip, __v1, __v2
	str	__ip, [__sp, #40]
	str	__v2, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	mov	__a2, #1
	mov	__a3, #2
	mov	__a4, #3
	bl	|f14|
	mov	__ip, #4
	str	__ip, [__sp, #0]
	add	__ip, __ip, #1
	str	__ip, [__sp, #4]
	add	__ip, __ip, #1
	str	__ip, [__sp, #8]
	add	__ip, __ip, #1
	str	__ip, [__sp, #12]
	add	__ip, __ip, #1
	str	__ip, [__sp, #16]
	add	__ip, __ip, #1
	str	__ip, [__sp, #20]
	str	__v6, [__sp, #24]
	str	__sl, [__sp, #28]
	str	__v5, [__sp, #32]
	str	__v3, [__sp, #36]
	str	__v2, [__sp, #40]
	add	__v1, __v1, __v4
	str	__v1, [__sp, #44]
	str	__v4, [__sp, #48]
	mov	__a1, #0
	mov	__a2, #1
	mov	__a3, #2
	mov	__a4, #3
	bl	|f15|
	mov	__a1, #0
	bl	|exit|
	add	__sp, __sp, #52
	ldmfd	__sp!, {__v1, __v2, __v3, __v4, __v5, __v6, __sl, __pc}^
	IMPORT	|__main|
	DCD	|__main|
	END
