// Seed: 1687714885
module module_0 (
    output wand id_0,
    input uwire id_1,
    output uwire id_2,
    output supply1 id_3,
    input supply1 id_4,
    output tri id_5
);
  assign id_0 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd89
) (
    output wire  id_0,
    output tri0  id_1,
    output wand  _id_2,
    input  tri   id_3,
    output uwire id_4,
    output tri0  id_5,
    output wor   id_6,
    output uwire id_7,
    output tri1  id_8,
    input  tri   id_9
);
  logic id_11[id_2 : ""];
  ;
  assign id_11[-1'b0] = -1;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_5,
      id_1,
      id_9,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
