// Seed: 2475704629
module module_0;
  tri0 id_1;
  assign id_1 = id_2;
  assign module_1.id_2 = 0;
  wire id_3;
  wire id_4, id_5, id_6;
  parameter id_7 = (id_7);
  wire id_8, id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  id_3(
      id_2, !id_2
  );
  module_0 modCall_1 ();
  not primCall (id_1, id_3);
  assign id_1 = id_3;
endmodule
module module_2 (
    input tri0 id_0,
    output wor id_1,
    input wor id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    input wire id_6,
    input tri0 id_7,
    output uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    input uwire id_11,
    input wand id_12,
    id_36,
    input tri1 id_13,
    output tri id_14,
    output tri0 id_15,
    input supply1 id_16,
    output wand id_17,
    input supply0 id_18,
    output supply0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    input supply0 id_22,
    output wor id_23,
    input tri0 id_24,
    output tri id_25,
    output wand id_26,
    output wire id_27,
    input wand id_28,
    output wire id_29,
    input tri0 id_30,
    input wor id_31,
    input supply0 id_32,
    output supply0 id_33,
    input supply0 id_34
);
  wire id_37;
  wire id_38;
  wire id_39;
  module_0 modCall_1 ();
endmodule
