

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_k_inner'
================================================================
* Date:           Sat Jun 24 07:23:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  63.863 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        4|       12|  0.400 us|  1.200 us|    4|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                       |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |sum_V_1_macply_fu_121  |macply  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-----------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- k_inner  |        2|       10|         2|          2|          3|  1 ~ 5|       yes|
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     50|    -|
|Register         |        -|    -|     183|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     183|     96|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |runge_kutta_45_Pipeline_k_inner_A_ROM_AUTO_1R  |        2|  0|   0|    0|    30|   60|     1|         1800|
    +-------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                               |        2|  0|   0|    0|    30|   60|     1|         1800|
    +-------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln198_fu_147_p2    |         +|   0|  0|  11|           3|           1|
    |add_ln883_1_fu_157_p2  |         +|   0|  0|  13|           5|           5|
    |newSecond_fu_198_p2    |         +|   0|  0|   7|           6|           6|
    |newFirst_fu_192_p2     |         -|   0|  0|   7|           6|           6|
    |icmp_ln198_fu_141_p2   |      icmp|   0|  0|   8|           3|           3|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  46|          23|          21|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  14|          3|    1|          3|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1  |   9|          2|    3|          6|
    |j_fu_62               |   9|          2|    3|          6|
    |sum_V_fu_66           |   9|          2|  177|        354|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  50|         11|  185|        371|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+-----+----+-----+-----------+
    |     Name    |  FF | LUT| Bits| Const Bits|
    +-------------+-----+----+-----+-----------+
    |ap_CS_fsm    |    2|   0|    2|          0|
    |ap_done_reg  |    1|   0|    1|          0|
    |j_fu_62      |    3|   0|    3|          0|
    |sum_V_fu_66  |  177|   0|  177|          0|
    +-------------+-----+----+-----+-----------+
    |Total        |  183|   0|  183|          0|
    +-------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_k_inner|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_k_inner|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_k_inner|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_k_inner|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_k_inner|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_k_inner|  return value|
|grp_macply_fu_993_p_din1   |  out|  177|  ap_ctrl_hs|  runge_kutta_45_Pipeline_k_inner|  return value|
|grp_macply_fu_993_p_din2   |  out|  177|  ap_ctrl_hs|  runge_kutta_45_Pipeline_k_inner|  return value|
|grp_macply_fu_993_p_din3   |  out|  177|  ap_ctrl_hs|  runge_kutta_45_Pipeline_k_inner|  return value|
|grp_macply_fu_993_p_dout0  |   in|  177|  ap_ctrl_hs|  runge_kutta_45_Pipeline_k_inner|  return value|
|grp_macply_fu_993_p_ready  |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_k_inner|  return value|
|i_814                      |   in|    3|     ap_none|                            i_814|        scalar|
|add_ln883                  |   in|    5|     ap_none|                        add_ln883|        scalar|
|n_113                      |   in|    3|     ap_none|                            n_113|        scalar|
|k_V_address0               |  out|    6|   ap_memory|                              k_V|         array|
|k_V_ce0                    |  out|    1|   ap_memory|                              k_V|         array|
|k_V_q0                     |   in|   85|   ap_memory|                              k_V|         array|
|sum_V_1_0_out              |  out|  177|      ap_vld|                    sum_V_1_0_out|       pointer|
|sum_V_1_0_out_ap_vld       |  out|    1|      ap_vld|                    sum_V_1_0_out|       pointer|
+---------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.74>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 6 'alloca' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n_113_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %n_113"   --->   Operation 7 'read' 'n_113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln883_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln883"   --->   Operation 8 'read' 'add_ln883_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_814_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_814"   --->   Operation 9 'read' 'i_814_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i177 0, i177 %sum_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body188"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_1 = load i3 %j" [src/runge_kutta_45.cpp:198]   --->   Operation 13 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.13ns)   --->   "%icmp_ln198 = icmp_eq  i3 %j_1, i3 %i_814_read" [src/runge_kutta_45.cpp:198]   --->   Operation 14 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 2"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln198 = add i3 %j_1, i3 1" [src/runge_kutta_45.cpp:198]   --->   Operation 16 'add' 'add_ln198' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %icmp_ln198, void %for.body188.split, void %for.end201.exitStub" [src/runge_kutta_45.cpp:198]   --->   Operation 17 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln883 = zext i3 %j_1"   --->   Operation 18 'zext' 'zext_ln883' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.78ns)   --->   "%add_ln883_1 = add i5 %add_ln883_read, i5 %zext_ln883"   --->   Operation 19 'add' 'add_ln883_1' <Predicate = (!icmp_ln198)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln883_1 = zext i5 %add_ln883_1"   --->   Operation 20 'zext' 'zext_ln883_1' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i60 %A, i64 0, i64 %zext_ln883_1"   --->   Operation 21 'getelementptr' 'A_addr' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_1, i3 0"   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_1, i1 0"   --->   Operation 23 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln883_2 = zext i4 %tmp_4"   --->   Operation 24 'zext' 'zext_ln883_2' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln883_3 = zext i3 %n_113_read"   --->   Operation 25 'zext' 'zext_ln883_3' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst = sub i6 %zext_ln883_3, i6 %zext_ln883_2"   --->   Operation 26 'sub' 'newFirst' <Predicate = (!icmp_ln198)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%newSecond = add i6 %tmp_s, i6 %newFirst"   --->   Operation 27 'add' 'newSecond' <Predicate = (!icmp_ln198)> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln883_4 = zext i6 %newSecond"   --->   Operation 28 'zext' 'zext_ln883_4' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k_V_addr = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_4"   --->   Operation 29 'getelementptr' 'k_V_addr' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%A_load = load i5 %A_addr"   --->   Operation 30 'load' 'A_load' <Predicate = (!icmp_ln198)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 60> <Depth = 30> <ROM>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr"   --->   Operation 31 'load' 'k_V_load' <Predicate = (!icmp_ln198)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln198 = store i3 %add_ln198, i3 %j" [src/runge_kutta_45.cpp:198]   --->   Operation 32 'store' 'store_ln198' <Predicate = (!icmp_ln198)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sum_V_load = load i177 %sum_V"   --->   Operation 45 'load' 'sum_V_load' <Predicate = (icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i177P0A, i177 %sum_V_1_0_out, i177 %sum_V_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln198)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 63.8>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sum_V_load_1 = load i177 %sum_V" [src/runge_kutta_45.cpp:202]   --->   Operation 33 'load' 'sum_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln200 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_10" [src/runge_kutta_45.cpp:200]   --->   Operation 34 'specpipeline' 'specpipeline_ln200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/runge_kutta_45.cpp:198]   --->   Operation 35 'specloopname' 'specloopname_ln198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%A_load = load i5 %A_addr"   --->   Operation 36 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 60> <Depth = 30> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln884_s = bitconcatenate i115 @_ssdm_op_BitConcatenate.i115.i60.i55, i60 %A_load, i55 0"   --->   Operation 37 'bitconcatenate' 'shl_ln884_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln883 = sext i115 %shl_ln884_s"   --->   Operation 38 'sext' 'sext_ln883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr"   --->   Operation 39 'load' 'k_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln884_1 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load, i55 0"   --->   Operation 40 'bitconcatenate' 'shl_ln884_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln202 = sext i140 %shl_ln884_1" [src/runge_kutta_45.cpp:202]   --->   Operation 41 'sext' 'sext_ln202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (59.0ns)   --->   "%sum_V_1 = call i177 @macply, i177 %sum_V_load_1, i177 %sext_ln883, i177 %sext_ln202" [src/runge_kutta_45.cpp:202]   --->   Operation 42 'call' 'sum_V_1' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln198 = store i177 %sum_V_1, i177 %sum_V" [src/runge_kutta_45.cpp:198]   --->   Operation 43 'store' 'store_ln198' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln198 = br void %for.body188" [src/runge_kutta_45.cpp:198]   --->   Operation 44 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_814]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln883]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_113]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_V_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
sum_V                 (alloca           ) [ 011]
n_113_read            (read             ) [ 000]
add_ln883_read        (read             ) [ 000]
i_814_read            (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
j_1                   (load             ) [ 000]
icmp_ln198            (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln198             (add              ) [ 000]
br_ln198              (br               ) [ 000]
zext_ln883            (zext             ) [ 000]
add_ln883_1           (add              ) [ 000]
zext_ln883_1          (zext             ) [ 000]
A_addr                (getelementptr    ) [ 001]
tmp_s                 (bitconcatenate   ) [ 000]
tmp_4                 (bitconcatenate   ) [ 000]
zext_ln883_2          (zext             ) [ 000]
zext_ln883_3          (zext             ) [ 000]
newFirst              (sub              ) [ 000]
newSecond             (add              ) [ 000]
zext_ln883_4          (zext             ) [ 000]
k_V_addr              (getelementptr    ) [ 001]
store_ln198           (store            ) [ 000]
sum_V_load_1          (load             ) [ 000]
specpipeline_ln200    (specpipeline     ) [ 000]
specloopname_ln198    (specloopname     ) [ 000]
A_load                (load             ) [ 000]
shl_ln884_s           (bitconcatenate   ) [ 000]
sext_ln883            (sext             ) [ 000]
k_V_load              (load             ) [ 000]
shl_ln884_1           (bitconcatenate   ) [ 000]
sext_ln202            (sext             ) [ 000]
sum_V_1               (call             ) [ 000]
store_ln198           (store            ) [ 000]
br_ln198              (br               ) [ 000]
sum_V_load            (load             ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_814">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_814"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln883">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln883"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n_113">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_113"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="k_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum_V_1_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i115.i60.i55"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i140.i85.i55"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macply"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i177P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sum_V_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="n_113_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_113_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="add_ln883_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln883_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_814_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="0" index="1" bw="3" slack="0"/>
<pin id="85" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_814_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="177" slack="0"/>
<pin id="91" dir="0" index="2" bw="177" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="A_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="60" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="k_V_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="85" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_V_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="60" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="85" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_V_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sum_V_1_macply_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="177" slack="0"/>
<pin id="123" dir="0" index="1" bw="177" slack="0"/>
<pin id="124" dir="0" index="2" bw="115" slack="0"/>
<pin id="125" dir="0" index="3" bw="140" slack="0"/>
<pin id="126" dir="1" index="4" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_V_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="177" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="3" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="j_1_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln198_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln198_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln198/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln883_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln883/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln883_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="0" index="1" bw="3" slack="0"/>
<pin id="160" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln883_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln883_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln883_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_4_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln883_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln883_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln883_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln883_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="newFirst_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newFirst/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="newSecond_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="0"/>
<pin id="201" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newSecond/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln883_4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln883_4/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln198_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sum_V_load_1_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="177" slack="1"/>
<pin id="216" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_load_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="shl_ln884_s_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="115" slack="0"/>
<pin id="220" dir="0" index="1" bw="60" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="115" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln884_s/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln883_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="115" slack="0"/>
<pin id="228" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln883/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="shl_ln884_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="140" slack="0"/>
<pin id="233" dir="0" index="1" bw="85" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln884_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln202_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="140" slack="0"/>
<pin id="241" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln202/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln198_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="177" slack="0"/>
<pin id="246" dir="0" index="1" bw="177" slack="1"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sum_V_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="177" slack="0"/>
<pin id="251" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_load/1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="j_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="260" class="1005" name="sum_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="177" slack="0"/>
<pin id="262" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="271" class="1005" name="A_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="1"/>
<pin id="273" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="k_V_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="1"/>
<pin id="278" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="60" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="95" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="102" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="82" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="138" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="76" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="153" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="138" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="138" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="70" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="168" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="213"><net_src comp="147" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="109" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="115" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="121" pin=3"/></net>

<net id="248"><net_src comp="121" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="256"><net_src comp="62" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="263"><net_src comp="66" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="274"><net_src comp="95" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="279"><net_src comp="102" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="115" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_V_1_0_out | {1 }
	Port: A | {}
 - Input state : 
	Port: runge_kutta_45_Pipeline_k_inner : i_814 | {1 }
	Port: runge_kutta_45_Pipeline_k_inner : add_ln883 | {1 }
	Port: runge_kutta_45_Pipeline_k_inner : n_113 | {1 }
	Port: runge_kutta_45_Pipeline_k_inner : k_V | {1 2 }
	Port: runge_kutta_45_Pipeline_k_inner : A | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln198 : 2
		add_ln198 : 2
		br_ln198 : 3
		zext_ln883 : 2
		add_ln883_1 : 3
		zext_ln883_1 : 4
		A_addr : 5
		tmp_s : 2
		tmp_4 : 2
		zext_ln883_2 : 3
		newFirst : 4
		newSecond : 5
		zext_ln883_4 : 6
		k_V_addr : 7
		A_load : 6
		k_V_load : 8
		store_ln198 : 3
		sum_V_load : 1
		write_ln0 : 2
	State 2
		shl_ln884_s : 1
		sext_ln883 : 2
		shl_ln884_1 : 1
		sext_ln202 : 2
		sum_V_1 : 3
		store_ln198 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   call   |   sum_V_1_macply_fu_121   |    46   |    0    |  15123  |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln198_fu_147     |    0    |    0    |    11   |
|    add   |     add_ln883_1_fu_157    |    0    |    0    |    13   |
|          |      newSecond_fu_198     |    0    |    0    |    7    |
|----------|---------------------------|---------|---------|---------|
|   icmp   |     icmp_ln198_fu_141     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|    sub   |      newFirst_fu_192      |    0    |    0    |    7    |
|----------|---------------------------|---------|---------|---------|
|          |   n_113_read_read_fu_70   |    0    |    0    |    0    |
|   read   | add_ln883_read_read_fu_76 |    0    |    0    |    0    |
|          |   i_814_read_read_fu_82   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_88   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln883_fu_153     |    0    |    0    |    0    |
|          |    zext_ln883_1_fu_163    |    0    |    0    |    0    |
|   zext   |    zext_ln883_2_fu_184    |    0    |    0    |    0    |
|          |    zext_ln883_3_fu_188    |    0    |    0    |    0    |
|          |    zext_ln883_4_fu_204    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_s_fu_168       |    0    |    0    |    0    |
|bitconcatenate|        tmp_4_fu_176       |    0    |    0    |    0    |
|          |     shl_ln884_s_fu_218    |    0    |    0    |    0    |
|          |     shl_ln884_1_fu_231    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |     sext_ln883_fu_226     |    0    |    0    |    0    |
|          |     sext_ln202_fu_239     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    46   |    0    |  15169  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| A_addr_reg_271 |    5   |
|    j_reg_253   |    3   |
|k_V_addr_reg_276|    6   |
|  sum_V_reg_260 |   177  |
+----------------+--------+
|      Total     |   191  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_115 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   46   |    -   |    0   |  15169 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   191  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   46   |    3   |   191  |  15187 |
+-----------+--------+--------+--------+--------+
