###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 06:36:27 2023
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackRep...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][6] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.189
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.254
- Arrival Time                 10.148
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.106 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.038 | 0.039 |   0.040 |    0.145 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.022 | 0.032 |   0.072 |    0.177 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.241 | 0.258 |   0.330 |    0.436 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M  | 0.249 | 0.262 |   0.592 |    0.697 | 
     | U0_RegFile/\regArr_reg[1][6]            | CK ^ -> Q v  | SDFFRHQX2M  | 0.065 | 0.362 |   0.954 |    1.060 | 
     | U0_RegFile/FE_OFC24_Operand_B_6_        | A v -> Y v   | BUFX4M      | 0.128 | 0.183 |   1.138 |    1.243 | 
     | U0_ALU/div_52/FE_RC_8_0                 | A v -> Y ^   | NOR2X4M     | 0.354 | 0.244 |   1.381 |    1.487 | 
     | U0_ALU/div_52/FE_RC_31_0                | B ^ -> Y v   | NAND2BX4M   | 0.095 | 0.100 |   1.481 |    1.587 | 
     | U0_ALU/div_52/FE_RC_30_0                | A v -> Y ^   | NOR2X2M     | 0.167 | 0.126 |   1.608 |    1.713 | 
     | U0_ALU/div_52/FE_RC_29_0                | A ^ -> Y v   | NAND2X2M    | 0.140 | 0.129 |   1.737 |    1.842 | 
     | U0_ALU/div_52/FE_RC_78_0                | B v -> Y ^   | CLKNAND2X2M | 0.092 | 0.095 |   1.832 |    1.938 | 
     | U0_ALU/div_52/FE_RC_125_0               | C ^ -> Y v   | NAND3X2M    | 0.184 | 0.152 |   1.984 |    2.090 | 
     | U0_ALU/div_52/FE_RC_157_0               | A v -> Y ^   | NAND2X2M    | 0.245 | 0.190 |   2.174 |    2.280 | 
     | U0_ALU/div_52/FE_RC_166_0               | AN ^ -> Y ^  | NAND2BX2M   | 0.124 | 0.172 |   2.346 |    2.452 | 
     | U0_ALU/div_52/FE_RC_165_0               | C ^ -> Y v   | NAND3BX2M   | 0.119 | 0.115 |   2.461 |    2.567 | 
     | U0_ALU/div_52/FE_RC_164_0               | A v -> Y ^   | NAND2X2M    | 0.090 | 0.080 |   2.542 |    2.647 | 
     | U0_ALU/div_52/FE_RC_163_0               | A ^ -> Y v   | NAND3X2M    | 0.134 | 0.106 |   2.648 |    2.753 | 
     | U0_ALU/div_52/FE_RC_162_0               | A v -> Y ^   | NAND2X4M    | 0.282 | 0.198 |   2.846 |    2.951 | 
     | U0_ALU/div_52/FE_RC_231_0               | B ^ -> Y v   | NAND2X2M    | 0.116 | 0.116 |   2.961 |    3.067 | 
     | U0_ALU/div_52/FE_RC_230_0               | B0 v -> Y ^  | OAI21X4M    | 0.219 | 0.085 |   3.046 |    3.152 | 
     | U0_ALU/div_52/FE_RC_243_0               | A ^ -> Y v   | CLKNAND2X2M | 0.338 | 0.252 |   3.299 |    3.404 | 
     | U0_ALU/div_52/FE_RC_236_0               | A v -> Y ^   | CLKNAND2X2M | 0.120 | 0.120 |   3.419 |    3.524 | 
     | U0_ALU/div_52/FE_RC_260_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.051 |   3.469 |    3.575 | 
     | U0_ALU/div_52/FE_RC_307_0               | B v -> Y ^   | NAND2X2M    | 0.119 | 0.088 |   3.557 |    3.663 | 
     | U0_ALU/div_52/FE_RC_305_0               | B ^ -> Y v   | NAND3BX2M   | 0.190 | 0.153 |   3.710 |    3.815 | 
     | U0_ALU/div_52/FE_RC_319_0               | B v -> Y ^   | NAND2X2M    | 0.305 | 0.233 |   3.942 |    4.048 | 
     | U0_ALU/div_52/U37                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.170 | 0.323 |   4.265 |    4.371 | 
     | U0_ALU/div_52/FE_RC_351_0               | AN v -> Y v  | NOR2BX4M    | 0.092 | 0.162 |   4.428 |    4.533 | 
     | U0_ALU/div_52/FE_RC_350_0               | A v -> Y ^   | INVX2M      | 0.123 | 0.101 |   4.529 |    4.634 | 
     | U0_ALU/div_52/FE_RC_375_0               | A ^ -> Y v   | INVX2M      | 0.057 | 0.065 |   4.593 |    4.699 | 
     | U0_ALU/div_52/FE_RC_374_0               | AN v -> Y v  | NAND3BX2M   | 0.234 | 0.234 |   4.827 |    4.933 | 
     | U0_ALU/div_52/FE_RC_384_0               | C v -> Y ^   | NAND3X2M    | 0.117 | 0.136 |   4.963 |    5.069 | 
     | U0_ALU/div_52/FE_RC_383_0               | A ^ -> Y v   | CLKNAND2X2M | 0.107 | 0.099 |   5.062 |    5.168 | 
     | U0_ALU/div_52/FE_RC_382_0               | A v -> Y ^   | NAND3X2M    | 0.175 | 0.123 |   5.185 |    5.291 | 
     | U0_ALU/div_52/FE_RC_410_0               | B ^ -> Y v   | CLKNAND2X2M | 0.126 | 0.124 |   5.309 |    5.415 | 
     | U0_ALU/div_52/FE_RC_444_0               | B v -> Y ^   | NAND2X2M    | 0.174 | 0.141 |   5.450 |    5.556 | 
     | U0_ALU/div_52/FE_RC_461_0               | A ^ -> Y v   | NAND2X3M    | 0.086 | 0.088 |   5.538 |    5.644 | 
     | U0_ALU/div_52/FE_RC_460_0               | A v -> Y ^   | NAND2X4M    | 0.133 | 0.095 |   5.633 |    5.738 | 
     | U0_ALU/div_52/FE_RC_506_0               | B ^ -> Y v   | CLKNAND2X2M | 0.109 | 0.107 |   5.740 |    5.845 | 
     | U0_ALU/div_52/FE_RC_505_0               | A v -> Y ^   | NAND3X2M    | 0.142 | 0.105 |   5.845 |    5.950 | 
     | U0_ALU/div_52/FE_RC_504_0               | A ^ -> Y v   | NAND2X4M    | 0.153 | 0.115 |   5.959 |    6.065 | 
     | U0_ALU/div_52/FE_RC_573_0               | A v -> Y ^   | INVX4M      | 0.161 | 0.139 |   6.098 |    6.204 | 
     | U0_ALU/div_52/U53                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.203 | 0.316 |   6.414 |    6.520 | 
     | U0_ALU/div_52/FE_RC_551_0               | A v -> Y ^   | INVX2M      | 0.108 | 0.115 |   6.529 |    6.634 | 
     | U0_ALU/div_52/FE_RC_544_0               | A0 ^ -> Y v  | AOI2B1X4M   | 0.073 | 0.071 |   6.600 |    6.706 | 
     | U0_ALU/div_52/FE_RC_577_0               | B0 v -> Y ^  | OAI2BB1X2M  | 0.117 | 0.093 |   6.694 |    6.799 | 
     | U0_ALU/div_52/FE_RC_576_0               | A ^ -> Y v   | NAND2X4M    | 0.108 | 0.099 |   6.792 |    6.898 | 
     | U0_ALU/div_52/FE_RC_600_0               | B v -> Y ^   | NAND3X4M    | 0.108 | 0.095 |   6.887 |    6.993 | 
     | U0_ALU/div_52/FE_RC_599_0               | A ^ -> Y v   | NAND3X3M    | 0.078 | 0.074 |   6.961 |    7.067 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.127 | 0.279 |   7.240 |    7.346 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X6M     | 0.117 | 0.216 |   7.456 |    7.562 | 
     | U0_ALU/div_52/U61                       | S0 v -> Y v  | MX2X2M      | 0.102 | 0.201 |   7.658 |    7.764 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.091 | 0.387 |   8.045 |    8.150 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.246 |   8.290 |    8.396 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.105 | 0.256 |   8.546 |    8.652 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.100 | 0.252 |   8.798 |    8.903 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.089 | 0.238 |   9.035 |    9.141 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.102 | 0.249 |   9.284 |    9.390 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.092 | 0.242 |   9.526 |    9.632 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X1M   | 0.511 | 0.427 |   9.953 |   10.059 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.190 | 0.194 |  10.148 |   10.253 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.190 | 0.000 |  10.148 |   10.254 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.106 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -0.066 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -0.034 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |    0.224 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |    0.534 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |    0.537 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRHQX1M  | 0.275 | 0.003 |   0.643 |    0.537 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.363
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.080
- Arrival Time                  7.965
= Slack Time                    2.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.115 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.040 |    2.155 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    2.187 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    2.445 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    2.707 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.769 |   1.361 |    3.476 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.367 |   1.727 |    3.843 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.277 | 0.253 |   1.980 |    4.096 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   2.159 |    4.274 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.563 |   2.721 |    4.836 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   3.279 |    5.395 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.840 |    5.956 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   4.399 |    6.515 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.962 |    7.077 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.163 | 0.601 |   5.563 |    7.678 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.871 |    7.986 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.071 |   5.942 |    8.057 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   6.336 |    8.451 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.118 | 0.280 |   6.616 |    8.731 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.147 | 0.417 |   7.033 |    9.148 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.356 | 0.266 |   7.299 |    9.415 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.117 | 0.140 |   7.439 |    9.554 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.065 | 0.183 |   7.622 |    9.737 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.103 | 0.157 |   7.779 |    9.894 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.082 | 0.186 |   7.965 |   10.080 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.082 | 0.000 |   7.965 |   10.080 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.115 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -2.076 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -2.044 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -1.785 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -1.476 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -1.472 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.275 | 0.004 |   0.643 |   -1.472 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][6] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.055
- Arrival Time                  7.922
= Slack Time                    2.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    2.133 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.038 | 0.039 |   0.039 |    2.172 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.022 | 0.032 |   0.072 |    2.204 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.241 | 0.258 |   0.330 |    2.463 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M  | 0.249 | 0.262 |   0.592 |    2.724 | 
     | U0_RegFile/\regArr_reg[1][6]            | CK ^ -> Q v  | SDFFRHQX2M  | 0.065 | 0.362 |   0.954 |    3.087 | 
     | U0_RegFile/FE_OFC24_Operand_B_6_        | A v -> Y v   | BUFX4M      | 0.128 | 0.183 |   1.137 |    3.270 | 
     | U0_ALU/div_52/FE_RC_8_0                 | A v -> Y ^   | NOR2X4M     | 0.354 | 0.244 |   1.381 |    3.514 | 
     | U0_ALU/div_52/FE_RC_31_0                | B ^ -> Y v   | NAND2BX4M   | 0.095 | 0.100 |   1.481 |    3.614 | 
     | U0_ALU/div_52/FE_RC_30_0                | A v -> Y ^   | NOR2X2M     | 0.167 | 0.126 |   1.608 |    3.740 | 
     | U0_ALU/div_52/FE_RC_29_0                | A ^ -> Y v   | NAND2X2M    | 0.140 | 0.129 |   1.737 |    3.869 | 
     | U0_ALU/div_52/FE_RC_78_0                | B v -> Y ^   | CLKNAND2X2M | 0.092 | 0.095 |   1.832 |    3.965 | 
     | U0_ALU/div_52/FE_RC_125_0               | C ^ -> Y v   | NAND3X2M    | 0.184 | 0.152 |   1.984 |    4.117 | 
     | U0_ALU/div_52/FE_RC_157_0               | A v -> Y ^   | NAND2X2M    | 0.245 | 0.190 |   2.174 |    4.307 | 
     | U0_ALU/div_52/FE_RC_166_0               | AN ^ -> Y ^  | NAND2BX2M   | 0.124 | 0.172 |   2.346 |    4.479 | 
     | U0_ALU/div_52/FE_RC_165_0               | C ^ -> Y v   | NAND3BX2M   | 0.119 | 0.115 |   2.461 |    4.594 | 
     | U0_ALU/div_52/FE_RC_164_0               | A v -> Y ^   | NAND2X2M    | 0.090 | 0.080 |   2.542 |    4.674 | 
     | U0_ALU/div_52/FE_RC_163_0               | A ^ -> Y v   | NAND3X2M    | 0.134 | 0.106 |   2.648 |    4.780 | 
     | U0_ALU/div_52/FE_RC_162_0               | A v -> Y ^   | NAND2X4M    | 0.282 | 0.198 |   2.846 |    4.978 | 
     | U0_ALU/div_52/FE_RC_231_0               | B ^ -> Y v   | NAND2X2M    | 0.116 | 0.116 |   2.961 |    5.094 | 
     | U0_ALU/div_52/FE_RC_230_0               | B0 v -> Y ^  | OAI21X4M    | 0.219 | 0.085 |   3.046 |    5.179 | 
     | U0_ALU/div_52/FE_RC_243_0               | A ^ -> Y v   | CLKNAND2X2M | 0.338 | 0.252 |   3.299 |    5.431 | 
     | U0_ALU/div_52/FE_RC_236_0               | A v -> Y ^   | CLKNAND2X2M | 0.120 | 0.120 |   3.419 |    5.551 | 
     | U0_ALU/div_52/FE_RC_260_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.051 |   3.469 |    5.602 | 
     | U0_ALU/div_52/FE_RC_307_0               | B v -> Y ^   | NAND2X2M    | 0.119 | 0.088 |   3.557 |    5.690 | 
     | U0_ALU/div_52/FE_RC_305_0               | B ^ -> Y v   | NAND3BX2M   | 0.190 | 0.153 |   3.710 |    5.842 | 
     | U0_ALU/div_52/FE_RC_319_0               | B v -> Y ^   | NAND2X2M    | 0.305 | 0.233 |   3.942 |    6.075 | 
     | U0_ALU/div_52/U37                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.170 | 0.323 |   4.265 |    6.398 | 
     | U0_ALU/div_52/FE_RC_351_0               | AN v -> Y v  | NOR2BX4M    | 0.092 | 0.162 |   4.428 |    6.560 | 
     | U0_ALU/div_52/FE_RC_350_0               | A v -> Y ^   | INVX2M      | 0.123 | 0.101 |   4.529 |    6.661 | 
     | U0_ALU/div_52/FE_RC_375_0               | A ^ -> Y v   | INVX2M      | 0.057 | 0.065 |   4.593 |    6.726 | 
     | U0_ALU/div_52/FE_RC_374_0               | AN v -> Y v  | NAND3BX2M   | 0.234 | 0.234 |   4.827 |    6.960 | 
     | U0_ALU/div_52/FE_RC_384_0               | C v -> Y ^   | NAND3X2M    | 0.117 | 0.136 |   4.963 |    7.096 | 
     | U0_ALU/div_52/FE_RC_383_0               | A ^ -> Y v   | CLKNAND2X2M | 0.107 | 0.099 |   5.062 |    7.195 | 
     | U0_ALU/div_52/FE_RC_382_0               | A v -> Y ^   | NAND3X2M    | 0.175 | 0.123 |   5.185 |    7.318 | 
     | U0_ALU/div_52/FE_RC_410_0               | B ^ -> Y v   | CLKNAND2X2M | 0.126 | 0.124 |   5.309 |    7.442 | 
     | U0_ALU/div_52/FE_RC_444_0               | B v -> Y ^   | NAND2X2M    | 0.174 | 0.141 |   5.450 |    7.583 | 
     | U0_ALU/div_52/FE_RC_461_0               | A ^ -> Y v   | NAND2X3M    | 0.086 | 0.088 |   5.538 |    7.671 | 
     | U0_ALU/div_52/FE_RC_460_0               | A v -> Y ^   | NAND2X4M    | 0.133 | 0.095 |   5.632 |    7.765 | 
     | U0_ALU/div_52/FE_RC_506_0               | B ^ -> Y v   | CLKNAND2X2M | 0.109 | 0.107 |   5.740 |    7.872 | 
     | U0_ALU/div_52/FE_RC_505_0               | A v -> Y ^   | NAND3X2M    | 0.142 | 0.105 |   5.845 |    7.977 | 
     | U0_ALU/div_52/FE_RC_504_0               | A ^ -> Y v   | NAND2X4M    | 0.153 | 0.115 |   5.959 |    8.092 | 
     | U0_ALU/div_52/FE_RC_573_0               | A v -> Y ^   | INVX4M      | 0.161 | 0.139 |   6.098 |    8.231 | 
     | U0_ALU/div_52/U53                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.203 | 0.316 |   6.414 |    8.547 | 
     | U0_ALU/div_52/FE_RC_551_0               | A v -> Y ^   | INVX2M      | 0.108 | 0.115 |   6.529 |    8.661 | 
     | U0_ALU/div_52/FE_RC_544_0               | A0 ^ -> Y v  | AOI2B1X4M   | 0.073 | 0.071 |   6.600 |    8.733 | 
     | U0_ALU/div_52/FE_RC_577_0               | B0 v -> Y ^  | OAI2BB1X2M  | 0.117 | 0.093 |   6.694 |    8.826 | 
     | U0_ALU/div_52/FE_RC_576_0               | A ^ -> Y v   | NAND2X4M    | 0.108 | 0.099 |   6.792 |    8.925 | 
     | U0_ALU/div_52/FE_RC_600_0               | B v -> Y ^   | NAND3X4M    | 0.108 | 0.095 |   6.887 |    9.020 | 
     | U0_ALU/div_52/FE_RC_599_0               | A ^ -> Y v   | NAND3X3M    | 0.078 | 0.074 |   6.961 |    9.094 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.127 | 0.279 |   7.240 |    9.373 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X6M     | 0.117 | 0.216 |   7.456 |    9.589 | 
     | U0_ALU/U91                              | A0 v -> Y ^  | AOI222X1M   | 0.504 | 0.280 |   7.736 |    9.869 | 
     | U0_ALU/U89                              | A1 ^ -> Y v  | AOI31X2M    | 0.196 | 0.186 |   7.922 |   10.055 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX1M   | 0.196 | 0.000 |   7.922 |   10.055 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.133 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -2.093 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -2.061 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -1.803 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -1.493 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -1.491 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX1M   | 0.275 | 0.002 |   0.641 |   -1.491 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  7.747
= Slack Time                    2.334
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.334 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    2.373 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    2.405 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    2.664 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    2.926 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.769 |   1.361 |    3.695 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.367 |   1.727 |    4.061 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.277 | 0.253 |   1.980 |    4.314 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   2.158 |    4.492 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.563 |   2.721 |    5.055 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   3.279 |    5.613 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.840 |    6.174 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   4.399 |    6.733 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.962 |    7.296 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.163 | 0.601 |   5.563 |    7.896 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.871 |    8.205 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.071 |   5.942 |    8.276 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   6.336 |    8.670 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.118 | 0.280 |   6.616 |    8.950 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.147 | 0.417 |   7.033 |    9.367 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.356 | 0.266 |   7.299 |    9.633 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.154 | 0.251 |   7.551 |    9.885 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.197 |   7.747 |   10.081 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.077 | 0.000 |   7.747 |   10.081 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.334 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -2.294 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -2.262 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -2.004 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -1.695 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -1.691 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.275 | 0.004 |   0.643 |   -1.691 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.082
- Arrival Time                  7.368
= Slack Time                    2.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.713 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.040 |    2.753 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    2.785 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    3.043 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    3.305 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.769 |   1.361 |    4.074 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.367 |   1.727 |    4.441 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.277 | 0.253 |   1.980 |    4.694 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   2.159 |    4.872 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.563 |   2.721 |    5.435 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   3.279 |    5.993 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.840 |    6.554 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   4.399 |    7.113 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.962 |    7.675 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.163 | 0.601 |   5.563 |    8.276 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.871 |    8.584 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.071 |   5.942 |    8.656 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   6.336 |    9.049 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.118 | 0.280 |   6.616 |    9.329 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.147 | 0.417 |   7.033 |    9.746 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.108 | 0.153 |   7.186 |    9.900 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.182 |   7.368 |   10.082 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.075 | 0.000 |   7.368 |   10.082 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.713 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -2.674 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -2.642 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -2.383 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -2.074 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -2.070 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.275 | 0.004 |   0.643 |   -2.070 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.082
- Arrival Time                  7.020
= Slack Time                    3.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.062 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.040 |    3.101 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    3.133 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    3.392 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    3.654 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.769 |   1.361 |    4.423 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.367 |   1.727 |    4.789 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.277 | 0.253 |   1.980 |    5.042 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   2.159 |    5.220 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.563 |   2.721 |    5.783 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   3.279 |    6.341 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.840 |    6.902 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   4.399 |    7.461 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.962 |    8.023 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.163 | 0.601 |   5.563 |    8.624 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.871 |    8.932 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.071 |   5.942 |    9.004 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   6.336 |    9.398 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.118 | 0.280 |   6.616 |    9.677 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.084 | 0.230 |   6.845 |    9.907 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.175 |   7.020 |   10.082 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.075 | 0.000 |   7.020 |   10.082 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.062 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -3.022 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -2.990 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -2.732 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -2.422 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -2.419 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.275 | 0.004 |   0.643 |   -2.419 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][6] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.641
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.059
- Arrival Time                  6.728
= Slack Time                    3.331
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    3.331 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.038 | 0.039 |   0.039 |    3.371 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.022 | 0.032 |   0.072 |    3.403 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.241 | 0.258 |   0.330 |    3.661 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^  | CLKBUFX40M  | 0.249 | 0.262 |   0.592 |    3.923 | 
     | U0_RegFile/\regArr_reg[1][6]     | CK ^ -> Q v | SDFFRHQX2M  | 0.065 | 0.362 |   0.954 |    4.285 | 
     | U0_RegFile/FE_OFC24_Operand_B_6_ | A v -> Y v  | BUFX4M      | 0.128 | 0.183 |   1.137 |    4.469 | 
     | U0_ALU/div_52/FE_RC_8_0          | A v -> Y ^  | NOR2X4M     | 0.354 | 0.244 |   1.381 |    4.712 | 
     | U0_ALU/div_52/FE_RC_31_0         | B ^ -> Y v  | NAND2BX4M   | 0.095 | 0.100 |   1.481 |    4.813 | 
     | U0_ALU/div_52/FE_RC_30_0         | A v -> Y ^  | NOR2X2M     | 0.167 | 0.126 |   1.608 |    4.939 | 
     | U0_ALU/div_52/FE_RC_29_0         | A ^ -> Y v  | NAND2X2M    | 0.140 | 0.129 |   1.737 |    5.068 | 
     | U0_ALU/div_52/FE_RC_78_0         | B v -> Y ^  | CLKNAND2X2M | 0.092 | 0.095 |   1.832 |    5.163 | 
     | U0_ALU/div_52/FE_RC_125_0        | C ^ -> Y v  | NAND3X2M    | 0.184 | 0.152 |   1.984 |    5.315 | 
     | U0_ALU/div_52/FE_RC_157_0        | A v -> Y ^  | NAND2X2M    | 0.245 | 0.190 |   2.174 |    5.505 | 
     | U0_ALU/div_52/FE_RC_166_0        | AN ^ -> Y ^ | NAND2BX2M   | 0.124 | 0.172 |   2.346 |    5.677 | 
     | U0_ALU/div_52/FE_RC_165_0        | C ^ -> Y v  | NAND3BX2M   | 0.119 | 0.115 |   2.461 |    5.792 | 
     | U0_ALU/div_52/FE_RC_164_0        | A v -> Y ^  | NAND2X2M    | 0.090 | 0.080 |   2.542 |    5.873 | 
     | U0_ALU/div_52/FE_RC_163_0        | A ^ -> Y v  | NAND3X2M    | 0.134 | 0.106 |   2.648 |    5.979 | 
     | U0_ALU/div_52/FE_RC_162_0        | A v -> Y ^  | NAND2X4M    | 0.282 | 0.198 |   2.846 |    6.177 | 
     | U0_ALU/div_52/FE_RC_231_0        | B ^ -> Y v  | NAND2X2M    | 0.116 | 0.116 |   2.961 |    6.293 | 
     | U0_ALU/div_52/FE_RC_230_0        | B0 v -> Y ^ | OAI21X4M    | 0.219 | 0.085 |   3.046 |    6.378 | 
     | U0_ALU/div_52/FE_RC_243_0        | A ^ -> Y v  | CLKNAND2X2M | 0.338 | 0.252 |   3.299 |    6.630 | 
     | U0_ALU/div_52/FE_RC_236_0        | A v -> Y ^  | CLKNAND2X2M | 0.120 | 0.120 |   3.419 |    6.750 | 
     | U0_ALU/div_52/FE_RC_260_0        | A ^ -> Y v  | INVX2M      | 0.045 | 0.051 |   3.469 |    6.800 | 
     | U0_ALU/div_52/FE_RC_307_0        | B v -> Y ^  | NAND2X2M    | 0.119 | 0.088 |   3.557 |    6.888 | 
     | U0_ALU/div_52/FE_RC_305_0        | B ^ -> Y v  | NAND3BX2M   | 0.190 | 0.153 |   3.710 |    7.041 | 
     | U0_ALU/div_52/FE_RC_319_0        | B v -> Y ^  | NAND2X2M    | 0.305 | 0.233 |   3.942 |    7.273 | 
     | U0_ALU/div_52/U37                | S0 ^ -> Y v | CLKMX2X2M   | 0.170 | 0.323 |   4.265 |    7.597 | 
     | U0_ALU/div_52/FE_RC_348_0        | A v -> Y ^  | INVX2M      | 0.096 | 0.101 |   4.366 |    7.697 | 
     | U0_ALU/div_52/FE_RC_347_0        | A ^ -> Y v  | NAND2X2M    | 0.149 | 0.103 |   4.469 |    7.800 | 
     | U0_ALU/div_52/FE_RC_414_0        | A v -> Y ^  | NAND2X2M    | 0.145 | 0.124 |   4.593 |    7.924 | 
     | U0_ALU/div_52/FE_RC_419_0        | AN ^ -> Y ^ | NAND2BX2M   | 0.179 | 0.184 |   4.777 |    8.108 | 
     | U0_ALU/div_52/FE_RC_440_0        | B ^ -> Y v  | NAND2X2M    | 0.212 | 0.176 |   4.953 |    8.284 | 
     | U0_ALU/div_52/U49                | S0 v -> Y v | CLKMX2X2M   | 0.201 | 0.306 |   5.259 |    8.590 | 
     | U0_ALU/div_52/FE_RC_451_0        | AN v -> Y v | NAND2BX2M   | 0.128 | 0.228 |   5.487 |    8.818 | 
     | U0_ALU/div_52/FE_RC_461_0        | B v -> Y ^  | NAND2X3M    | 0.089 | 0.094 |   5.581 |    8.912 | 
     | U0_ALU/div_52/FE_RC_460_0        | A ^ -> Y v  | NAND2X4M    | 0.094 | 0.080 |   5.661 |    8.992 | 
     | U0_ALU/div_52/FE_RC_506_0        | B v -> Y ^  | CLKNAND2X2M | 0.078 | 0.077 |   5.738 |    9.069 | 
     | U0_ALU/div_52/FE_RC_505_0        | A ^ -> Y v  | NAND3X2M    | 0.138 | 0.106 |   5.844 |    9.175 | 
     | U0_ALU/div_52/FE_RC_504_0        | A v -> Y ^  | NAND2X4M    | 0.172 | 0.137 |   5.980 |    9.312 | 
     | U0_ALU/div_52/FE_RC_573_0        | A ^ -> Y v  | INVX4M      | 0.088 | 0.095 |   6.075 |    9.406 | 
     | U0_ALU/U64                       | C0 v -> Y ^ | AOI222X1M   | 0.593 | 0.473 |   6.548 |    9.879 | 
     | U0_ALU/U61                       | A1 ^ -> Y v | AOI31X2M    | 0.176 | 0.179 |   6.728 |   10.059 | 
     | U0_ALU/\ALU_OUT_reg[2]           | D v         | SDFFRQX1M   | 0.176 | 0.000 |   6.728 |   10.059 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.331 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -3.292 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -3.260 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -3.001 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -2.692 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.641 |   -2.690 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX1M   | 0.275 | 0.002 |   0.641 |   -2.690 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  6.669
= Slack Time                    3.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.412 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    3.451 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    3.483 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    3.742 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    4.003 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.769 |   1.361 |    4.772 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.367 |   1.727 |    5.139 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.277 | 0.253 |   1.980 |    5.392 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   2.158 |    5.570 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.563 |   2.721 |    6.133 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   3.279 |    6.691 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.840 |    7.252 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   4.399 |    7.811 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.962 |    8.373 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.163 | 0.601 |   5.563 |    8.974 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.104 | 0.308 |   5.871 |    9.282 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.065 | 0.071 |   5.942 |    9.354 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.135 | 0.394 |   6.336 |    9.748 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.109 | 0.150 |   6.486 |    9.898 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.183 |   6.669 |   10.081 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.077 | 0.000 |   6.669 |   10.081 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.412 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -3.372 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -3.340 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -3.082 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -2.772 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -2.769 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.275 | 0.004 |   0.643 |   -2.769 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  6.533
= Slack Time                    3.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.548 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.040 |    3.588 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    3.620 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    3.878 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    4.140 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.769 |   1.361 |    4.909 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.367 |   1.727 |    5.276 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.277 | 0.253 |   1.980 |    5.528 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.178 |   2.159 |    5.707 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.563 |   2.721 |    6.269 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.558 |   3.279 |    6.828 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   3.840 |    7.388 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.559 |   4.399 |    7.947 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.962 |    8.510 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.163 | 0.601 |   5.563 |    9.111 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.117 | 0.271 |   5.834 |    9.382 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.189 | 0.157 |   5.991 |    9.539 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.109 | 0.160 |   6.150 |    9.698 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.083 | 0.208 |   6.358 |    9.906 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.175 |   6.533 |   10.081 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.076 | 0.000 |   6.533 |   10.081 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.548 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -3.509 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -3.476 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -3.218 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -2.909 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -2.905 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.643 |   -2.905 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.643
- Setup                         0.362
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.081
- Arrival Time                  6.134
= Slack Time                    3.947
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.947 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.039 |   0.039 |    3.987 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.022 | 0.032 |   0.072 |    4.019 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.241 | 0.258 |   0.330 |    4.277 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^   | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    4.539 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.769 |   1.361 |    5.308 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.367 |   1.727 |    5.675 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.256 | 0.240 |   1.967 |    5.914 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.166 |   2.133 |    6.081 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.552 |   2.685 |    6.632 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   3.242 |    7.189 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   3.797 |    7.744 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.356 |    8.303 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.133 | 0.572 |   4.928 |    8.876 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.161 | 0.601 |   5.530 |    9.477 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.130 | 0.281 |   5.811 |    9.758 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.107 | 0.139 |   5.950 |    9.897 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.184 |   6.134 |   10.081 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.078 | 0.000 |   6.134 |   10.081 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.947 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -3.908 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -3.876 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -3.617 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -3.308 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.643 |   -3.304 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.275 | 0.004 |   0.643 |   -3.304 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.072
- Arrival Time                  6.119
= Slack Time                    3.954
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.954 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    3.993 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    4.025 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    4.284 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    4.545 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.615 | 0.769 |   1.361 |    5.314 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.367 |   1.727 |    5.681 | 
     | U0_ALU/mult_49/U108          | B v -> Y ^  | NOR2X1M    | 0.255 | 0.238 |   1.966 |    5.919 | 
     | U0_ALU/mult_49/U6            | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.170 |   2.136 |    6.089 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.548 |   2.684 |    6.638 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.563 |   3.248 |    7.201 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.556 |   3.804 |    7.758 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   4.363 |    8.316 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   4.920 |    8.874 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.167 | 0.606 |   5.526 |    9.479 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.086 | 0.092 |   5.618 |    9.571 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.111 | 0.101 |   5.719 |    9.672 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.067 | 0.073 |   5.791 |    9.745 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.028 | 0.035 |   5.826 |    9.780 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.278 | 0.190 |   6.017 |    9.970 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.118 | 0.102 |   6.118 |   10.072 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.118 | 0.000 |   6.119 |   10.072 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.954 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.039 |   -3.914 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -3.882 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -3.624 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -3.314 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -3.311 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.642 |   -3.311 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.060
- Arrival Time                  6.080
= Slack Time                    3.980
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.980 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    4.020 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    4.052 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    4.310 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    4.572 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.615 | 0.769 |   1.361 |    5.341 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.367 |   1.727 |    5.708 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.314 | 0.275 |   2.003 |    5.983 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.176 |   2.179 |    6.159 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.546 |   2.724 |    6.705 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.286 |    7.266 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.849 |    7.829 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.566 |   4.414 |    8.395 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.561 |   4.975 |    8.955 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M    | 0.146 | 0.577 |   5.552 |    9.532 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M     | 0.055 | 0.160 |   5.712 |    9.692 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M   | 0.273 | 0.213 |   5.925 |    9.905 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M   | 0.176 | 0.155 |   6.079 |   10.059 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M  | 0.176 | 0.000 |   6.080 |   10.060 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.980 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -3.941 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -3.909 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -3.650 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -3.341 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -3.338 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.642 |   -3.338 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.063
- Arrival Time                  5.603
= Slack Time                    4.460
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.460 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    4.499 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    4.531 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    4.790 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    5.052 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.615 | 0.769 |   1.361 |    5.821 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.367 |   1.727 |    6.187 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.314 | 0.275 |   2.002 |    6.462 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.176 |   2.178 |    6.638 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.546 |   2.724 |    7.184 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.286 |    7.746 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.848 |    8.308 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.566 |   4.414 |    8.874 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M    | 0.138 | 0.568 |   4.982 |    9.442 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M     | 0.056 | 0.159 |   5.141 |    9.601 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M  | 0.556 | 0.296 |   5.436 |    9.896 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M   | 0.161 | 0.167 |   5.603 |   10.063 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M  | 0.161 | 0.000 |   5.603 |   10.063 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.460 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -4.420 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -4.388 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -4.130 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -3.820 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -3.817 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.642 |   -3.817 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][6] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.060
- Arrival Time                  5.592
= Slack Time                    4.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.468 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.038 | 0.039 |   0.039 |    4.507 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.022 | 0.032 |   0.072 |    4.539 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.241 | 0.258 |   0.330 |    4.798 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^  | CLKBUFX40M  | 0.249 | 0.262 |   0.592 |    5.059 | 
     | U0_RegFile/\regArr_reg[1][6]     | CK ^ -> Q v | SDFFRHQX2M  | 0.065 | 0.362 |   0.954 |    5.422 | 
     | U0_RegFile/FE_OFC24_Operand_B_6_ | A v -> Y v  | BUFX4M      | 0.128 | 0.183 |   1.137 |    5.605 | 
     | U0_ALU/div_52/FE_RC_8_0          | A v -> Y ^  | NOR2X4M     | 0.354 | 0.244 |   1.381 |    5.849 | 
     | U0_ALU/div_52/FE_RC_31_0         | B ^ -> Y v  | NAND2BX4M   | 0.095 | 0.100 |   1.481 |    5.949 | 
     | U0_ALU/div_52/FE_RC_30_0         | A v -> Y ^  | NOR2X2M     | 0.167 | 0.126 |   1.608 |    6.075 | 
     | U0_ALU/div_52/FE_RC_29_0         | A ^ -> Y v  | NAND2X2M    | 0.140 | 0.129 |   1.737 |    6.204 | 
     | U0_ALU/div_52/FE_RC_78_0         | B v -> Y ^  | CLKNAND2X2M | 0.092 | 0.095 |   1.832 |    6.300 | 
     | U0_ALU/div_52/FE_RC_125_0        | C ^ -> Y v  | NAND3X2M    | 0.184 | 0.152 |   1.984 |    6.452 | 
     | U0_ALU/div_52/FE_RC_157_0        | A v -> Y ^  | NAND2X2M    | 0.245 | 0.190 |   2.174 |    6.642 | 
     | U0_ALU/div_52/FE_RC_166_0        | AN ^ -> Y ^ | NAND2BX2M   | 0.124 | 0.172 |   2.346 |    6.814 | 
     | U0_ALU/div_52/FE_RC_165_0        | C ^ -> Y v  | NAND3BX2M   | 0.119 | 0.115 |   2.461 |    6.929 | 
     | U0_ALU/div_52/FE_RC_164_0        | A v -> Y ^  | NAND2X2M    | 0.090 | 0.080 |   2.542 |    7.009 | 
     | U0_ALU/div_52/FE_RC_163_0        | A ^ -> Y v  | NAND3X2M    | 0.134 | 0.106 |   2.648 |    7.115 | 
     | U0_ALU/div_52/FE_RC_162_0        | A v -> Y ^  | NAND2X4M    | 0.282 | 0.198 |   2.846 |    7.313 | 
     | U0_ALU/div_52/FE_RC_231_0        | B ^ -> Y v  | NAND2X2M    | 0.116 | 0.116 |   2.961 |    7.429 | 
     | U0_ALU/div_52/FE_RC_230_0        | B0 v -> Y ^ | OAI21X4M    | 0.219 | 0.085 |   3.046 |    7.514 | 
     | U0_ALU/div_52/FE_RC_243_0        | A ^ -> Y v  | CLKNAND2X2M | 0.338 | 0.252 |   3.299 |    7.766 | 
     | U0_ALU/div_52/FE_RC_236_0        | A v -> Y ^  | CLKNAND2X2M | 0.120 | 0.120 |   3.419 |    7.886 | 
     | U0_ALU/div_52/FE_RC_260_0        | A ^ -> Y v  | INVX2M      | 0.045 | 0.051 |   3.469 |    7.937 | 
     | U0_ALU/div_52/FE_RC_307_0        | B v -> Y ^  | NAND2X2M    | 0.119 | 0.088 |   3.557 |    8.025 | 
     | U0_ALU/div_52/FE_RC_305_0        | B ^ -> Y v  | NAND3BX2M   | 0.190 | 0.153 |   3.710 |    8.177 | 
     | U0_ALU/div_52/FE_RC_319_0        | B v -> Y ^  | NAND2X2M    | 0.305 | 0.233 |   3.942 |    8.410 | 
     | U0_ALU/div_52/U37                | S0 ^ -> Y v | CLKMX2X2M   | 0.170 | 0.323 |   4.265 |    8.733 | 
     | U0_ALU/div_52/FE_RC_348_0        | A v -> Y ^  | INVX2M      | 0.096 | 0.101 |   4.366 |    8.834 | 
     | U0_ALU/div_52/FE_RC_347_0        | A ^ -> Y v  | NAND2X2M    | 0.149 | 0.103 |   4.469 |    8.937 | 
     | U0_ALU/div_52/FE_RC_414_0        | A v -> Y ^  | NAND2X2M    | 0.145 | 0.124 |   4.593 |    9.061 | 
     | U0_ALU/div_52/FE_RC_419_0        | AN ^ -> Y ^ | NAND2BX2M   | 0.179 | 0.184 |   4.777 |    9.245 | 
     | U0_ALU/div_52/FE_RC_440_0        | B ^ -> Y v  | NAND2X2M    | 0.212 | 0.176 |   4.953 |    9.420 | 
     | U0_ALU/U68                       | C0 v -> Y ^ | AOI222X1M   | 0.512 | 0.455 |   5.408 |    9.875 | 
     | U0_ALU/U65                       | A1 ^ -> Y v | AOI31X2M    | 0.178 | 0.184 |   5.592 |   10.059 | 
     | U0_ALU/\ALU_OUT_reg[3]           | D v         | SDFFRQX2M   | 0.178 | 0.000 |   5.592 |   10.060 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.468 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -4.428 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -4.396 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -4.138 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -3.828 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -3.825 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.642 |   -3.825 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.592
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.012
- Arrival Time                  4.985
= Slack Time                    5.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.027 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.067 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.099 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.357 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.615 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.159 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.265 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    6.534 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    6.756 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    6.999 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.114 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.301 | 0.154 |   2.240 |    7.268 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.238 | 0.800 |   3.041 |    8.068 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.260 | 0.212 |   3.253 |    8.280 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.931 | 0.590 |   3.843 |    8.870 | 
     | U0_RegFile/U301                   | S1 ^ -> Y v | MX4X1M     | 0.194 | 0.376 |   4.219 |    9.246 | 
     | U0_RegFile/U268                   | D v -> Y v  | MX4X1M     | 0.136 | 0.394 |   4.613 |    9.640 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M    | 0.143 | 0.371 |   4.985 |   10.012 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.143 | 0.000 |   4.985 |   10.012 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.027 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -4.988 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -4.955 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.697 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -4.435 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.249 | 0.000 |   0.592 |   -4.435 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.607
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.032
- Arrival Time                  4.997
= Slack Time                    5.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.034 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.074 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.106 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.364 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.623 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.167 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.272 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    6.542 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    6.763 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.006 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.121 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.301 | 0.154 |   2.241 |    7.275 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.238 | 0.800 |   3.041 |    8.075 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.260 | 0.212 |   3.253 |    8.287 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.931 | 0.590 |   3.843 |    8.878 | 
     | U0_RegFile/U303                   | S1 ^ -> Y v | MX4X1M     | 0.215 | 0.395 |   4.238 |    9.272 | 
     | U0_RegFile/U276                   | D v -> Y v  | MX4X1M     | 0.137 | 0.401 |   4.639 |    9.673 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M    | 0.131 | 0.359 |   4.997 |   10.032 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.131 | 0.000 |   4.997 |   10.032 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.034 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -4.995 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -4.963 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.704 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -4.446 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.260 | 0.019 |   0.607 |   -4.427 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.065
- Arrival Time                  5.002
= Slack Time                    5.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.063 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.103 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.135 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.393 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    5.655 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.615 | 0.769 |   1.361 |    6.424 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.367 |   1.727 |    6.791 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.314 | 0.275 |   2.002 |    7.066 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.176 |   2.179 |    7.242 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.546 |   2.724 |    7.788 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.286 |    8.349 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   3.849 |    8.912 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> S v  | ADDFX2M    | 0.139 | 0.568 |   4.416 |    9.479 | 
     | U0_ALU/mult_49/FS_1/U12      | A v -> Y v  | BUFX2M     | 0.058 | 0.161 |   4.577 |    9.640 | 
     | U0_ALU/U76                   | A0 v -> Y ^ | AOI222X1M  | 0.498 | 0.263 |   4.840 |    9.903 | 
     | U0_ALU/U73                   | A1 ^ -> Y v | AOI31X2M   | 0.153 | 0.161 |   5.002 |   10.065 | 
     | U0_ALU/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M  | 0.153 | 0.000 |   5.002 |   10.065 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.063 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -5.024 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -4.992 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -4.733 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -4.424 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -4.421 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.642 |   -4.421 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.605
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.030
- Arrival Time                  4.961
= Slack Time                    5.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.068 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.108 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.140 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.398 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.657 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.201 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.306 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    6.576 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    6.798 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.041 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.155 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.301 | 0.154 |   2.240 |    7.309 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.238 | 0.800 |   3.041 |    8.109 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.260 | 0.212 |   3.253 |    8.321 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.931 | 0.590 |   3.843 |    8.912 | 
     | U0_RegFile/U266                   | S1 ^ -> Y v | MX4X1M     | 0.177 | 0.359 |   4.203 |    9.271 | 
     | U0_RegFile/U264                   | D v -> Y v  | MX4X1M     | 0.151 | 0.405 |   4.608 |    9.676 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M    | 0.123 | 0.353 |   4.961 |   10.030 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.123 | 0.000 |   4.961 |   10.030 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.069 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.029 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -4.997 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.739 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -4.480 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.254 | 0.016 |   0.605 |   -4.464 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.610
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.037
- Arrival Time                  4.965
= Slack Time                    5.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.072 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.112 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.144 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.402 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.660 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.204 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.310 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    6.579 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    6.801 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.044 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.159 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.301 | 0.154 |   2.241 |    7.313 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.238 | 0.800 |   3.041 |    8.113 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.260 | 0.212 |   3.253 |    8.325 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.931 | 0.590 |   3.843 |    8.915 | 
     | U0_RegFile/U300                   | S1 ^ -> Y v | MX4X1M     | 0.170 | 0.353 |   4.196 |    9.268 | 
     | U0_RegFile/U260                   | D v -> Y v  | MX4X1M     | 0.161 | 0.413 |   4.609 |    9.681 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M    | 0.123 | 0.356 |   4.965 |   10.037 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.123 | 0.000 |   4.965 |   10.037 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.072 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.033 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.001 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.742 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -4.484 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.265 | 0.022 |   0.610 |   -4.462 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.079
- Arrival Time                  4.986
= Slack Time                    5.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.093 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.132 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.164 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.423 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.681 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.225 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.330 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    6.600 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    6.822 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.065 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.180 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M   | 0.301 | 0.154 |   2.241 |    7.333 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M  | 1.238 | 0.800 |   3.041 |    8.134 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M     | 0.260 | 0.212 |   3.253 |    8.346 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M     | 0.931 | 0.590 |   3.843 |    8.936 | 
     | U0_RegFile/U302                   | S1 ^ -> Y v | MX4X1M     | 0.208 | 0.389 |   4.232 |    9.325 | 
     | U0_RegFile/U272                   | D v -> Y v  | MX4X1M     | 0.155 | 0.419 |   4.651 |    9.744 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M    | 0.106 | 0.336 |   4.986 |   10.079 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   4.986 |   10.079 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.093 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.053 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.021 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.763 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -4.501 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.289 | 0.053 |   0.645 |   -4.448 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.073
- Arrival Time                  4.875
= Slack Time                    5.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.199 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.238 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.270 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.529 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.787 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.331 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.436 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    6.706 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    6.928 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.171 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.285 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.337 |    7.535 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.021 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.244 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    8.775 | 
     | U0_RegFile/U305                   | S0 ^ -> Y v | MX4X1M     | 0.193 | 0.536 |   4.113 |    9.311 | 
     | U0_RegFile/U284                   | D v -> Y v  | MX4X1M     | 0.140 | 0.398 |   4.511 |    9.710 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M    | 0.135 | 0.364 |   4.875 |   10.073 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.135 | 0.000 |   4.875 |   10.073 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.198 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.159 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.127 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.868 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -4.607 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.289 | 0.053 |   0.645 |   -4.554 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.646
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.078
- Arrival Time                  4.837
= Slack Time                    5.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.241 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.281 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.313 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.571 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.830 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.374 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.479 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    6.749 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    6.971 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.214 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.328 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.337 |    7.578 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.064 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.286 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    8.818 | 
     | U0_RegFile/U304                   | S0 ^ -> Y v | MX4X1M     | 0.204 | 0.547 |   4.124 |    9.365 | 
     | U0_RegFile/U280                   | D v -> Y v  | MX4X1M     | 0.116 | 0.374 |   4.498 |    9.739 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M    | 0.118 | 0.339 |   4.837 |   10.078 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.118 | 0.000 |   4.837 |   10.078 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.241 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.202 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.170 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.911 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -4.650 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.289 | 0.054 |   0.646 |   -4.595 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.072
- Arrival Time                  4.829
= Slack Time                    5.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.242 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.282 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.314 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.572 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    5.831 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.375 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.480 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    6.750 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    6.972 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.215 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.329 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.337 |    7.579 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.065 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.287 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    8.819 | 
     | U0_RegFile/U306                   | S0 ^ -> Y v | MX4X1M     | 0.166 | 0.508 |   4.085 |    9.328 | 
     | U0_RegFile/U288                   | D v -> Y v  | MX4X1M     | 0.126 | 0.374 |   4.459 |    9.702 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M    | 0.144 | 0.370 |   4.829 |   10.072 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.144 | 0.000 |   4.829 |   10.072 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.242 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.203 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.171 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -4.912 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -4.651 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.289 | 0.053 |   0.645 |   -4.597 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.336
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  3.917
= Slack Time                    5.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.549 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.424 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.384 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.139 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.689 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.392 | 
     | U0_ALU/\ALU_OUT_reg[2]      | RN ^       | SDFFRQX1M | 1.064 | 0.074 |   3.917 |    9.466 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.549 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -5.547 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.275 | 0.002 |   0.002 |   -5.547 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.336
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  3.917
= Slack Time                    5.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.549 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.424 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.384 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.140 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.689 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.392 | 
     | U0_ALU/\ALU_OUT_reg[1]      | RN ^       | SDFFRQX1M | 1.064 | 0.074 |   3.917 |    9.466 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.549 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -5.547 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.275 | 0.002 |   0.002 |   -5.547 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.920
= Slack Time                    5.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.552 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.427 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.387 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.142 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.692 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.395 | 
     | U0_ALU/\ALU_OUT_reg[7]      | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.552 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.395 | 
     | U0_ALU/\ALU_OUT_reg[10]     | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.395 | 
     | U0_ALU/\ALU_OUT_reg[11]     | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.003 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.919
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.395 | 
     | U0_ALU/\ALU_OUT_reg[8]      | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.919 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.550 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.550 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[9]      | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[12]     | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[13]     | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.143 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[14]     | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.919
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.388 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.144 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[6]      | RN ^       | SDFFRQX2M | 1.066 | 0.076 |   3.919 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.550 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.550 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.920
= Slack Time                    5.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.553 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.428 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.389 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.144 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.694 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[15]     | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   3.920 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.549 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -5.549 | 
     +-------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.918
= Slack Time                    5.554
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.555 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.429 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.390 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.145 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.695 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[5]      | RN ^       | SDFFRQX2M | 1.065 | 0.075 |   3.918 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.554 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.551 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.551 | 
     +-------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.918
= Slack Time                    5.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.555 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.429 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.390 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.145 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.695 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[3]      | RN ^       | SDFFRQX2M | 1.065 | 0.075 |   3.918 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.555 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.551 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.551 | 
     +-------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.918
= Slack Time                    5.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.555 | 
     | U5_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.875 |   0.875 |    6.429 | 
     | U5_mux2X1/FE_PHC16_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.960 |   1.835 |    7.390 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.041 | 0.755 |   2.590 |    8.145 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | CLKINVX1M | 0.582 | 0.550 |   3.140 |    8.695 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   3.843 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[4]      | RN ^       | SDFFRQX2M | 1.065 | 0.075 |   3.918 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -5.555 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.551 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -5.551 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][1] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.062
- Arrival Time                  4.504
= Slack Time                    5.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.557 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.597 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.629 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    5.887 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX40M | 0.249 | 0.262 |   0.592 |    6.149 | 
     | U0_RegFile/\regArr_reg[1][1] | CK ^ -> Q v | SDFFRHQX4M | 0.165 | 0.466 |   1.057 |    6.615 | 
     | U0_ALU/div_52/U28            | A v -> Y ^  | INVX6M     | 0.373 | 0.253 |   1.311 |    6.868 | 
     | U0_ALU/div_52/FE_RC_39_0     | A ^ -> Y v  | INVX2M     | 0.089 | 0.081 |   1.392 |    6.949 | 
     | U0_ALU/div_52/FE_RC_38_0     | B v -> Y ^  | NOR2X2M    | 0.224 | 0.170 |   1.562 |    7.120 | 
     | U0_ALU/div_52/FE_RC_72_0     | D ^ -> Y v  | NAND4BX2M  | 0.285 | 0.243 |   1.805 |    7.363 | 
     | U0_ALU/div_52/FE_RC_59_0     | A0 v -> Y ^ | OAI21X2M   | 0.504 | 0.378 |   2.184 |    7.741 | 
     | U0_ALU/div_52/FE_RC_140_0    | A ^ -> Y v  | INVX2M     | 0.127 | 0.113 |   2.297 |    7.854 | 
     | U0_ALU/div_52/FE_RC_139_0    | S0 v -> Y v | MXI2X1M    | 0.154 | 0.172 |   2.469 |    8.026 | 
     | U0_ALU/div_52/FE_RC_132_0    | A0 v -> Y ^ | AOI221XLM  | 0.599 | 0.422 |   2.891 |    8.448 | 
     | U0_ALU/div_52/FE_RC_130_0    | B ^ -> Y v  | MXI2X1M    | 0.173 | 0.187 |   3.079 |    8.636 | 
     | U0_ALU/div_52/U38            | B v -> Y v  | MX2X1M     | 0.169 | 0.330 |   3.409 |    8.966 | 
     | U0_ALU/div_52/FE_RC_234_0    | A v -> Y ^  | INVX2M     | 0.092 | 0.097 |   3.506 |    9.063 | 
     | U0_ALU/div_52/FE_RC_305_0    | AN ^ -> Y ^ | NAND3BX2M  | 0.186 | 0.171 |   3.677 |    9.234 | 
     | U0_ALU/div_52/FE_RC_319_0    | B ^ -> Y v  | NAND2X2M   | 0.241 | 0.194 |   3.871 |    9.428 | 
     | U0_ALU/U72                   | C0 v -> Y ^ | AOI222X1M  | 0.507 | 0.458 |   4.329 |    9.886 | 
     | U0_ALU/U69                   | A1 ^ -> Y v | AOI31X2M   | 0.168 | 0.176 |   4.504 |   10.062 | 
     | U0_ALU/\ALU_OUT_reg[4]       | D v         | SDFFRQX2M  | 0.168 | 0.000 |   4.504 |   10.062 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.557 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.038 | 0.039 |   0.040 |   -5.518 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.032 |   0.072 |   -5.486 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.241 | 0.258 |   0.330 |   -5.227 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.275 | 0.309 |   0.639 |   -4.918 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.642 |   -4.915 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.275 | 0.003 |   0.642 |   -4.915 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.605
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.019
- Arrival Time                  4.320
= Slack Time                    5.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.700 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.739 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.771 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.030 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.288 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.832 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.937 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    7.207 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    7.429 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.672 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.786 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.336 |    8.036 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.522 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.745 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    9.276 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.792 |    9.491 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.502 | 0.345 |   4.137 |    9.836 | 
     | U0_RegFile/U201                   | B1 ^ -> Y v | OAI2BB2X1M | 0.174 | 0.183 |   4.320 |   10.019 | 
     | U0_RegFile/\regArr_reg[8][6]      | D v         | SDFFRQX2M  | 0.174 | 0.000 |   4.320 |   10.019 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.700 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.660 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.628 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.370 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -5.111 | 
     | U0_RegFile/\regArr_reg[8][6] | CK ^       | SDFFRQX2M  | 0.253 | 0.016 |   0.605 |   -5.095 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.023
- Arrival Time                  4.310
= Slack Time                    5.714
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.714 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.753 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.785 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.044 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.302 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.846 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.951 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    7.221 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    7.443 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.686 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.800 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.336 |    8.050 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.536 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.759 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    9.290 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.792 |    9.505 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.502 | 0.345 |   4.137 |    9.850 | 
     | U0_RegFile/U200                   | B1 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.173 |   4.310 |   10.023 | 
     | U0_RegFile/\regArr_reg[8][5]      | D v         | SDFFRQX2M  | 0.163 | 0.000 |   4.310 |   10.023 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.714 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.674 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.642 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.384 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -5.125 | 
     | U0_RegFile/\regArr_reg[8][5] | CK ^       | SDFFRQX2M  | 0.256 | 0.018 |   0.606 |   -5.107 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.606
- Setup                         0.382
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.024
- Arrival Time                  4.298
= Slack Time                    5.726
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.726 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.765 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.797 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.056 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.314 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.858 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.963 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    7.233 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    7.455 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.698 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.813 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.337 |    8.062 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.548 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.771 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    9.303 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.792 |    9.517 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.502 | 0.345 |   4.137 |    9.863 | 
     | U0_RegFile/U199                   | B1 ^ -> Y v | OAI2BB2X1M | 0.159 | 0.161 |   4.298 |   10.024 | 
     | U0_RegFile/\regArr_reg[8][4]      | D v         | SDFFRQX2M  | 0.159 | 0.000 |   4.298 |   10.024 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.726 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -5.686 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.654 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.396 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -5.137 | 
     | U0_RegFile/\regArr_reg[8][4] | CK ^       | SDFFRQX2M  | 0.255 | 0.017 |   0.606 |   -5.120 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.633
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.056
- Arrival Time                  4.320
= Slack Time                    5.736
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.736 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.775 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.807 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.066 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.324 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.868 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.973 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    7.243 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    7.465 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.708 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.823 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.337 |    8.072 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.558 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.781 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    9.312 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.792 |    9.527 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.507 | 0.348 |   4.140 |    9.875 | 
     | U0_RegFile/U244                   | B1 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.181 |   4.320 |   10.056 | 
     | U0_RegFile/\regArr_reg[14][1]     | D v         | SDFFRQX2M  | 0.161 | 0.000 |   4.320 |   10.056 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.736 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.696 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.664 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.406 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.144 | 
     | U0_RegFile/\regArr_reg[14][1] | CK ^       | SDFFRQX2M  | 0.287 | 0.041 |   0.633 |   -5.103 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.625
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.045
- Arrival Time                  4.308
= Slack Time                    5.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.737 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.776 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.808 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.067 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.325 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.869 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.974 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    7.244 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    7.466 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.709 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.824 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.337 |    8.073 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.559 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.782 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    9.314 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.233 | 0.212 |   3.789 |    9.526 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.492 | 0.347 |   4.137 |    9.873 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.173 | 0.171 |   4.308 |   10.045 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.173 | 0.000 |   4.308 |   10.045 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.737 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.697 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.665 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.407 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.145 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.281 | 0.033 |   0.625 |   -5.112 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.604
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.027
- Arrival Time                  4.289
= Slack Time                    5.738
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.738 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.778 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.810 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.068 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.326 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.870 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.976 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    7.246 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    7.467 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.710 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.825 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.337 |    8.075 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.561 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.783 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    9.315 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.792 |    9.530 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.502 | 0.345 |   4.137 |    9.875 | 
     | U0_RegFile/U202                   | B1 ^ -> Y v | OAI2BB2X1M | 0.132 | 0.152 |   4.289 |   10.027 | 
     | U0_RegFile/\regArr_reg[8][7]      | D v         | SDFFRQX2M  | 0.132 | 0.000 |   4.289 |   10.027 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.738 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.699 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.667 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.408 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -5.150 | 
     | U0_RegFile/\regArr_reg[8][7] | CK ^       | SDFFRQX2M  | 0.252 | 0.016 |   0.604 |   -5.134 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.633
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.054
- Arrival Time                  4.313
= Slack Time                    5.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.742 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.781 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.813 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.072 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.330 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.874 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.979 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    7.249 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    7.471 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.714 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.828 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.337 |    8.078 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.564 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.787 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    9.318 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.792 |    9.533 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.501 | 0.344 |   4.136 |    9.878 | 
     | U0_RegFile/U229                   | B1 ^ -> Y v | OAI2BB2X1M | 0.169 | 0.177 |   4.313 |   10.054 | 
     | U0_RegFile/\regArr_reg[12][2]     | D v         | SDFFRQX2M  | 0.169 | 0.000 |   4.313 |   10.054 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.742 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.702 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.670 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.412 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.150 | 
     | U0_RegFile/\regArr_reg[12][2] | CK ^       | SDFFRQX2M  | 0.287 | 0.041 |   0.633 |   -5.108 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.623
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.046
- Arrival Time                  4.300
= Slack Time                    5.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.745 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.039 |    5.785 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.817 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.075 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.334 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.878 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.983 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    7.253 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    7.475 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.718 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.832 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.336 |    8.082 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.568 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.790 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    9.322 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.792 |    9.537 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.502 | 0.345 |   4.137 |    9.882 | 
     | U0_RegFile/U197                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.163 |   4.300 |   10.046 | 
     | U0_RegFile/\regArr_reg[8][2]      | D v         | SDFFRQX2M  | 0.154 | 0.000 |   4.300 |   10.046 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.746 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.706 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.674 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.416 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.154 | 
     | U0_RegFile/\regArr_reg[8][2] | CK ^       | SDFFRQX2M  | 0.280 | 0.031 |   0.622 |   -5.123 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.618
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.043
- Arrival Time                  4.298
= Slack Time                    5.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.746 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.785 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.817 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.076 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.334 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.878 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.983 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    7.253 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    7.475 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.718 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.833 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.337 |    8.082 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.568 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.791 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    9.323 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.792 |    9.537 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.502 | 0.345 |   4.137 |    9.882 | 
     | U0_RegFile/U196                   | B1 ^ -> Y v | OAI2BB2X1M | 0.141 | 0.161 |   4.298 |   10.043 | 
     | U0_RegFile/\regArr_reg[8][1]      | D v         | SDFFRQX2M  | 0.141 | 0.000 |   4.298 |   10.043 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.746 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.706 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.674 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.416 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.154 | 
     | U0_RegFile/\regArr_reg[8][1] | CK ^       | SDFFRQX2M  | 0.276 | 0.027 |   0.618 |   -5.127 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.623
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.047
- Arrival Time                  4.301
= Slack Time                    5.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.746 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.785 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.817 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.076 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.334 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.878 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.983 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    7.253 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    7.475 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.718 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.833 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.337 |    8.082 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.568 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.791 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    9.323 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.233 | 0.212 |   3.789 |    9.535 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.492 | 0.347 |   4.137 |    9.882 | 
     | U0_RegFile/U351                   | B1 ^ -> Y v | OAI2BB2X1M | 0.149 | 0.165 |   4.301 |   10.047 | 
     | U0_RegFile/\regArr_reg[6][7]      | D v         | SDFFRQX2M  | 0.149 | 0.000 |   4.301 |   10.047 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.746 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.706 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.674 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.416 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.154 | 
     | U0_RegFile/\regArr_reg[6][7] | CK ^       | SDFFRQX2M  | 0.280 | 0.031 |   0.623 |   -5.123 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.620
- Setup                         0.375
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.045
- Arrival Time                  4.299
= Slack Time                    5.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.746 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.039 |   0.040 |    5.786 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.022 | 0.032 |   0.072 |    5.818 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.241 | 0.258 |   0.330 |    6.076 | 
     | REF_SCAN_CLK__L1_I1               | A ^ -> Y ^  | CLKBUFX40M | 0.244 | 0.258 |   0.588 |    6.334 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.214 | 0.544 |   1.132 |    6.878 | 
     | U0_SYS_CTRL/U66                   | A ^ -> Y v  | INVX2M     | 0.097 | 0.105 |   1.238 |    6.984 | 
     | U0_SYS_CTRL/U62                   | A v -> Y ^  | NOR2X2M    | 0.418 | 0.270 |   1.507 |    7.253 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.238 | 0.222 |   1.729 |    7.475 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.309 | 0.243 |   1.972 |    7.718 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.112 | 0.115 |   2.087 |    7.833 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.357 | 0.250 |   2.337 |    8.083 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.663 | 0.486 |   2.823 |    8.569 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.224 | 0.222 |   3.045 |    8.791 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.846 | 0.532 |   3.577 |    9.323 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.235 | 0.215 |   3.792 |    9.538 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.501 | 0.344 |   4.136 |    9.882 | 
     | U0_RegFile/U227                   | B1 ^ -> Y v | OAI2BB2X1M | 0.143 | 0.163 |   4.299 |   10.045 | 
     | U0_RegFile/\regArr_reg[12][0]     | D v         | SDFFRQX2M  | 0.143 | 0.000 |   4.299 |   10.045 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.746 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.040 |   -5.707 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -5.674 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -5.416 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   0.592 |   -5.154 | 
     | U0_RegFile/\regArr_reg[12][0] | CK ^       | SDFFRQX2M  | 0.278 | 0.028 |   0.620 |   -5.126 | 
     +----------------------------------------------------------------------------------------------+ 

