ModuleName week0501fi
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 56 ,Y1: 176 ,X2: 168 ,Y2: 176
Edge X1: 168 ,Y1: 176 ,X2: 168 ,Y2: 296
Edge X1: 168 ,Y1: 296 ,X2: 168 ,Y2: 376
Edge X1: 168 ,Y1: 296 ,X2: 256 ,Y2: 296
Edge X1: 168 ,Y1: 376 ,X2: 168 ,Y2: 632
Edge X1: 168 ,Y1: 376 ,X2: 624 ,Y2: 376
Edge X1: 624 ,Y1: 224 ,X2: 624 ,Y2: 376
Edge X1: 624 ,Y1: 224 ,X2: 632 ,Y2: 224
End
Branches
End
Wire Name: b9
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 776 ,Y1: 208 ,X2: 816 ,Y2: 208
End
Branches
End
Wire Name: b10
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 440 ,Y1: 248 ,X2: 440 ,Y2: 280
Edge X1: 424 ,Y1: 248 ,X2: 440 ,Y2: 248
Edge X1: 424 ,Y1: 144 ,X2: 424 ,Y2: 248
Edge X1: 424 ,Y1: 144 ,X2: 456 ,Y2: 144
End
Branches
Branch Left: 424 ,Top: 184
BranchStrList
3
End
Branch Left: 424 ,Top: 200
BranchStrList
2
End
Branch Left: 424 ,Top: 216
BranchStrList
1
End
Branch Left: 424 ,Top: 232
BranchStrList
0
End
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 56 ,Y1: 128 ,X2: 104 ,Y2: 128
Edge X1: 104 ,Y1: 128 ,X2: 104 ,Y2: 280
Edge X1: 104 ,Y1: 280 ,X2: 256 ,Y2: 280
Edge X1: 104 ,Y1: 280 ,X2: 104 ,Y2: 632
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 608 ,Y1: 208 ,X2: 632 ,Y2: 208
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 184 ,X2: 544 ,Y2: 184
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 200 ,X2: 544 ,Y2: 200
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 216 ,X2: 544 ,Y2: 216
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 232 ,X2: 544 ,Y2: 232
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 424 ,Y1: 232 ,X2: 472 ,Y2: 232
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 424 ,Y1: 216 ,X2: 472 ,Y2: 216
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 424 ,Y1: 200 ,X2: 472 ,Y2: 200
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 424 ,Y1: 184 ,X2: 472 ,Y2: 184
End
Branches
End
End
Ports
Port Left: 56 Top: 128 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 56 Top: 176 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 456 Top: 144 ,Orientation: 0
Portname: Q1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 816 Top: 208 ,Orientation: 0
Portname: Q2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
2
,Width:
3
,RV:
0
End
Symbols
Symbol Left: 656 Top: 200
Name: s0
LibraryName: (NoLibraryName)
IpName: count7
SymbolParameters
End
Symbol Left: 280 Top: 272
Name: s4
LibraryName: (NoLibraryName)
IpName: week0501
SymbolParameters
End
Symbol Left: 472 Top: 192
Name: s5
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 544 Top: 184
Name: s2
LibraryName: PNULib
IpName: PNU_AND4
SymbolParameters
End
Symbol Left: 472 Top: 176
Name: s7
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 472 Top: 208
Name: s6
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 472 Top: 224
Name: s8
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
End
Texts
End
Links
End
