Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  8 15:52:56 2024
| Host         : LEGION-5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            3 |
|     14 |            2 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             314 |           45 |
| Yes          | No                    | No                     |             132 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+
|           Clock Signal           |               Enable Signal               |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+
| ~clk6p25m_BUFG                   |                                           |                                          |                2 |              4 |
|  task_4d_mod/clkslow_mod/clkslow |                                           |                                          |                2 |              6 |
|  clk_IBUF_BUFG                   |                                           |                                          |                3 |              6 |
|  task_4d_mod/clk25m_mod/CLK      |                                           |                                          |                2 |              6 |
|  task_4d_mod/clkslow_mod/clkslow | task_4d_mod/posY                          |                                          |                4 |             14 |
|  task_4d_mod/clkslow_mod/clkslow | task_4d_mod/posX[6]_i_1_n_0               |                                          |                4 |             14 |
| ~clk6p25m_BUFG                   |                                           | Oled_Display/frame_counter[16]_i_1_n_0   |                4 |             32 |
| ~clk6p25m_BUFG                   | Oled_Display/delay[0]_i_1_n_0             |                                          |                5 |             40 |
|  clk_IBUF_BUFG                   |                                           | task_4d_mod/clkslow_mod/COUNT[0]_i_1_n_0 |                8 |             64 |
|  clk_IBUF_BUFG                   |                                           | task_4d_mod/clk25m_mod/clear             |                8 |             64 |
|  clk_IBUF_BUFG                   |                                           | clk6p25m_mod/clear                       |                8 |             64 |
| ~clk6p25m_BUFG                   | Oled_Display/FSM_onehot_state[31]_i_1_n_0 |                                          |                8 |             64 |
| ~clk6p25m_BUFG                   |                                           | Oled_Display/spi_word[39]_i_1_n_0        |               17 |             90 |
+----------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+


