`timescale 1ns / 1ps

module control_unit (
    input [5:0] opcode,
    output reg RegDst,
    output reg Jump,
    output reg MemRead,
    output reg MemtoReg,
    output reg [1:0] ALUOp,
    output reg MemWrite,
    output reg ALUSrc,
    output reg RegWrite,
    output reg Jal,
    output reg [1:0] mem_mode,
    output reg Branch,
    output reg ExtSel,
    output reg Bne
);

    always @(*) begin
        RegDst   = 0;
        Jump     = 0;
        Branch   = 0;
        MemRead  = 0;
        MemtoReg = 0;
        ALUOp    = 2'b00;
        MemWrite = 0;
        ALUSrc   = 0;
        RegWrite = 0;
        Jal      = 0;
        mem_mode = 2'b00;
        Bne      = 0;
        ExtSel   = 1;

        case (opcode)
            6'b000000: begin
                RegDst   = 1;
                ALUSrc   = 0;
                MemtoReg = 0;
                RegWrite = 1;
                ALUOp    = 2'b10;
            end
            6'b100011: begin
                RegDst   = 0;
                ALUSrc   = 1;
                MemtoReg = 1;
                RegWrite = 1;
                MemRead  = 1;
                ALUOp    = 2'b00;
                mem_mode = 2'b00;
            end
            6'b101011: begin
                ALUSrc   = 1;
                MemWrite = 1;
                ALUOp    = 2'b00;
                mem_mode = 2'b00;
            end
            6'b000100: begin
                ALUSrc   = 0;
                Branch   = 1;
                ALUOp    = 2'b01;
                Bne      = 0;
            end
            6'b000101: begin
                ALUSrc   = 0;
                Branch   = 1;
                ALUOp    = 2'b01;
                Bne      = 1;
            end
            6'b000010: begin
                Jump = 1;
            end
            6'b000011: begin
                Jump     = 1;
                RegWrite = 1;
                Jal      = 1;
            end
            6'b001011: begin
                RegDst   = 0;
                ALUSrc   = 1;
                MemtoReg = 0;
                RegWrite = 1;
                ALUOp    = 2'b11;
                ExtSel   = 0;
            end
            6'b100101: begin
                RegDst   = 0;
                ALUSrc   = 1;
                MemtoReg = 1;
                RegWrite = 1;
                MemRead  = 1;
                ALUOp    = 2'b00;
                mem_mode = 2'b01;
            end
            default: begin
            end
        endcase
    end

endmodule
