{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "19", "@year": "2020", "@timestamp": "2020-01-19T09:10:02.000002-05:00", "@month": "01"}, "ait:date-sort": {"@day": "01", "@year": "2019", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding-addon-generated-timestamp": "2021-05-11T12:00:42.259747Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "affiliation-id": {"@afid": "60024825", "@dptid": "104251901"}, "ce:source-text": "Department of Electronics Telecommunications and Informatics, University of Aveiro, Aveiro, Portugal", "@dptid": "104251901"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, "citation-title": "Hardware/software co-design", "abstracts": "\u00a9 Springer Nature Switzerland AG 2019.For those problems allowing high-level parallelism to be applied, hardware implementations are generally faster than relevant software running in general-purpose and application-specific computers. However, software is more flexible and easily adaptable to potentially changing conditions and requirements. Besides, on-chip hardware circuits set a number of constraints, primarily on resources that limit the complexity of implemented designs. For example, searching and sorting networks can be mapped to commercial FPGAs for data sets not exceeding a few thousands of items. Usually, software enables designers/programmers to cope with the complexity of the developed products much easier than hardware. Thus, it is reasonable flexibility and maintainability of software to be rationally combined with the speed and other capabilities of hardware, which can be achieved in hardware/software co-design. This chapter is devoted to the relevant topics and discusses hardware/software partitioning, dedicated helpful blocks (namely, priority buffers), hardware/software interaction, and some useful methods allowing communication overhead to be reduced. A number of examples with systems-on-chip that combine software running in a processing system and hardware implemented in a programmable logic (in FPGA section) are given and discussed.", "correspondence": {"affiliation": {"country": "Portugal", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "ce:source-text": "Department of Electronics Telecommunications and Informatics, University of Aveiro, Aveiro, Portugal"}, "person": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"citation-type": {"@code": "ch"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Lect. Notes Electr. Eng.", "website": {"ce:e-address": {"$": "http://www.springer.com/series/7818", "@type": "email"}}, "@country": "deu", "translated-sourcetitle": {"$": "Lecture Notes in Electrical Engineering", "@xml:lang": "eng"}, "issn": [{"$": "18761119", "@type": "electronic"}, {"$": "18761100", "@type": "print"}], "volisspag": {"voliss": {"@volume": "566"}, "pagerange": {"@first": "213", "@last": "241"}}, "@type": "k", "publicationyear": {"@first": "2019"}, "publisher": {"publishername": "Springer Verlag", "ce:e-address": {"$": "service@springer.de", "@type": "email"}}, "sourcetitle": "Lecture Notes in Electrical Engineering", "@srcid": "19700186822", "publicationdate": {"year": "2019", "date-text": {"@xfab-added": "true", "$": "2019"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.5", "classification-description": "Computer Applications"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": "2209"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2019 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "REAXYSCAR"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "13", "@year": "2019", "@timestamp": "BST 06:27:33", "@month": "06"}}, "itemidlist": {"itemid": [{"$": "628040528", "@idtype": "PUI"}, {"$": "917946987", "@idtype": "CAR-ID"}, {"$": "20192407036014", "@idtype": "CPX"}, {"$": "20191084496", "@idtype": "REAXYSCAR"}, {"$": "20191631103", "@idtype": "SCOPUS"}, {"$": "85066935447", "@idtype": "SCP"}, {"$": "85066935447", "@idtype": "SGR"}], "ce:doi": "10.1007/978-3-030-20721-2_6"}}, "tail": {"bibliography": {"@refcount": "51", "reference": [{"ref-fulltext": "Estrin G (1960) Organization of computer systems\u2014the fixed plus variable structure computer. In: Proceedings of western joint IRE-AIEE-ACM computer conference, New York, pp 33\u201340", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1960"}, "ref-title": {"ref-titletext": "Organization of computer systems\u2014the fixed plus variable structure computer"}, "refd-itemidlist": {"itemid": {"$": "84959101495", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "40"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Estrin", "ce:indexed-name": "Estrin G."}]}, "ref-sourcetitle": "Proceedings of Western Joint IRE-AIEE-ACM Computer Conference, New York"}, "ce:source-text": "Estrin G (1960) Organization of computer systems\u2014the fixed plus variable structure computer. In: Proceedings of western joint IRE-AIEE-ACM computer conference, New York, pp 33\u201340"}, {"ref-fulltext": "Xilinx Inc. (2018) Zynq-7000 SoC data sheet: overview. https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf. Accessed 2 Mar 2019", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85059961103", "@idtype": "SGR"}}, "ref-text": "Accessed 2 Mar 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Inc", "ce:indexed-name": "Xilinx Inc"}}, "ref-sourcetitle": "Zynq-7000 Soc Data Sheet: Overview"}, "ce:source-text": "Xilinx Inc. (2018) Zynq-7000 SoC data sheet: overview. https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf. Accessed 2 Mar 2019"}, {"ref-fulltext": "Santarini M (2014) Products, profits proliferate on Zynq SoC platforms. XCell J 88:8\u201315", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Products, profits proliferate on Zynq SoC platforms"}, "refd-itemidlist": {"itemid": {"$": "84977903122", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "88"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "Xcell J"}, "ce:source-text": "Santarini M (2014) Products, profits proliferate on Zynq SoC platforms. XCell J 88:8\u201315"}, {"ref-fulltext": "Santarini M (2015) Xilinx 16 nm UltraScale+ devices yield 2-5X performance/watt advantage. XCell J 90:8\u201315", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Xilinx 16 nm UltraScale+ devices yield 2-5X performance/watt advantage"}, "refd-itemidlist": {"itemid": {"$": "84957075131", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "90"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "Xcell J"}, "ce:source-text": "Santarini M (2015) Xilinx 16 nm UltraScale+ devices yield 2-5X performance/watt advantage. XCell J 90:8\u201315"}, {"ref-fulltext": "Sklyarov V, Skliarova I (2017) Parallel sort and search in distributed computer systems. In: Proceedings of the international scientific and practical conference \u201ccomputer science and applied mathematics\u201d, Almaty, Kazakhstan, Sept 2017, pp 86\u2013105", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Parallel sort and search in distributed computer systems"}, "refd-itemidlist": {"itemid": {"$": "85066938737", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2017"}, "pagerange": {"@first": "86", "@last": "105"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the International Scientific and Practical Conference \u201ccomputer Science and Applied mathematics\u201d"}, "ce:source-text": "Sklyarov V, Skliarova I (2017) Parallel sort and search in distributed computer systems. In: Proceedings of the international scientific and practical conference \u201ccomputer science and applied mathematics\u201d, Almaty, Kazakhstan, Sept 2017, pp 86\u2013105"}, {"ref-fulltext": "Beliakov G, Johnstone M, Nahavandi S (2012) Computing of high breakdown regression estimators without sorting on graphics processing units. Computing 94(5):433\u2013447", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computing of high breakdown regression estimators without sorting on graphics processing units"}, "refd-itemidlist": {"itemid": {"$": "84861696059", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "94", "@issue": "5"}, "pagerange": {"@first": "433", "@last": "447"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Beliakov", "ce:indexed-name": "Beliakov G."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Johnstone", "ce:indexed-name": "Johnstone M."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Nahavandi", "ce:indexed-name": "Nahavandi S."}]}, "ref-sourcetitle": "Computing"}, "ce:source-text": "Beliakov G, Johnstone M, Nahavandi S (2012) Computing of high breakdown regression estimators without sorting on graphics processing units. Computing 94(5):433\u2013447"}, {"ref-fulltext": "Baker ZK, Prasanna VK (2006) An architecture for efficient hardware data mining using reconfigurable computing systems. In: Proceedings of the 14th annual IEEE symposium on field-programmable custom computing machines\u2014FCCM\u201906, Napa, USA, Apr 2006, pp 67\u201375", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "An architecture for efficient hardware data mining using reconfigurable computing systems"}, "refd-itemidlist": {"itemid": {"$": "34547399609", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "67", "@last": "75"}}, "ref-text": "Napa, USA, Apr 2006, pp", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.K.", "@_fa": "true", "ce:surname": "Baker", "ce:indexed-name": "Baker Z.K."}, {"@seq": "2", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "Proceedings of the 14Th Annual IEEE Symposium on Field-Programmable Custom Computing machines\u2014FCCM\u201906"}, "ce:source-text": "Baker ZK, Prasanna VK (2006) An architecture for efficient hardware data mining using reconfigurable computing systems. In: Proceedings of the 14th annual IEEE symposium on field-programmable custom computing machines\u2014FCCM\u201906, Napa, USA, Apr 2006, pp 67\u201375"}, {"ref-fulltext": "Sun S, Zambreno J (2011) Design and analysis of a reconfigurable platform for frequent pattern mining. IEEE Trans Parallel Distrib Syst 22(9):1497\u20131505", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Design and analysis of a reconfigurable platform for frequent pattern mining"}, "refd-itemidlist": {"itemid": {"$": "79960841236", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "22", "@issue": "9"}, "pagerange": {"@first": "1497", "@last": "1505"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Zambreno", "ce:indexed-name": "Zambreno J."}]}, "ref-sourcetitle": "IEEE Trans Parallel Distrib Syst"}, "ce:source-text": "Sun S, Zambreno J (2011) Design and analysis of a reconfigurable platform for frequent pattern mining. IEEE Trans Parallel Distrib Syst 22(9):1497\u20131505"}, {"ref-fulltext": "Sun S (2011) Analysis and acceleration of data mining algorithms on high performance reconfigurable computing platforms. Ph.D. thesis. Iowa State University. http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421&context=etd. Accessed 2 Mar 2019", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421&context=etd", "@type": "email"}}, "ref-title": {"ref-titletext": "Analysis and acceleration of data mining algorithms on high performance reconfigurable computing platforms"}, "refd-itemidlist": {"itemid": {"$": "84883859795", "@idtype": "SGR"}}, "ref-text": "Accessed 2 Mar 2019", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun S."}]}, "ref-sourcetitle": "Ph.D. Thesis. Iowa State University"}, "ce:source-text": "Sun S (2011) Analysis and acceleration of data mining algorithms on high performance reconfigurable computing platforms. Ph.D. thesis. Iowa State University. http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421&context=etd. Accessed 2 Mar 2019"}, {"ref-fulltext": "Wu X, Kumar V, Quinlan JR et al (2007) Top 10 algorithms in data mining. Knowl Inf Syst 14(1):1\u201337", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Top 10 algorithms in data mining"}, "refd-itemidlist": {"itemid": {"$": "37549018049", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "37"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Wu", "ce:indexed-name": "Wu X."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar V."}, {"@seq": "3", "ce:initials": "J.R.", "@_fa": "true", "ce:surname": "Quinlan", "ce:indexed-name": "Quinlan J.R."}], "et-al": null}, "ref-sourcetitle": "Knowl Inf Syst"}, "ce:source-text": "Wu X, Kumar V, Quinlan JR et al (2007) Top 10 algorithms in data mining. Knowl Inf Syst 14(1):1\u201337"}, {"ref-fulltext": "Salter-Townshend M, White A, Gollini I, Murphy TB (2012) Review of statistical network analysis: models, algorithms, and software. Stat Anal Data Mining 5(4):243\u2013264", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Review of statistical network analysis: Models, algorithms, and software"}, "refd-itemidlist": {"itemid": {"$": "84864057385", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5", "@issue": "4"}, "pagerange": {"@first": "243", "@last": "264"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Salter-Townshend", "ce:indexed-name": "Salter-Townshend M."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "White", "ce:indexed-name": "White A."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Gollini", "ce:indexed-name": "Gollini I."}, {"@seq": "4", "ce:initials": "T.B.", "@_fa": "true", "ce:surname": "Murphy", "ce:indexed-name": "Murphy T.B."}]}, "ref-sourcetitle": "Stat Anal Data Mining"}, "ce:source-text": "Salter-Townshend M, White A, Gollini I, Murphy TB (2012) Review of statistical network analysis: models, algorithms, and software. Stat Anal Data Mining 5(4):243\u2013264"}, {"ref-fulltext": "Firdhous MF (2010) Automating legal research through data mining. Int J Adv Comput Sci Appl 1(6):9\u201316", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Automating legal research through data mining"}, "refd-itemidlist": {"itemid": {"$": "84866620800", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "1", "@issue": "6"}, "pagerange": {"@first": "9", "@last": "16"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.F.", "@_fa": "true", "ce:surname": "Firdhous", "ce:indexed-name": "Firdhous M.F."}]}, "ref-sourcetitle": "Int J Adv Comput Sci Appl"}, "ce:source-text": "Firdhous MF (2010) Automating legal research through data mining. Int J Adv Comput Sci Appl 1(6):9\u201316"}, {"ref-fulltext": "Al-Khalidi H, Taniar D, Safar M (2013) Approximate algorithms for static and continuous range queries in mobile navigation. Computing 95(10\u201311):949\u2013976", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Approximate algorithms for static and continuous range queries in mobile navigation"}, "refd-itemidlist": {"itemid": {"$": "84885637103", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "95", "@issue": "10-11"}, "pagerange": {"@first": "949", "@last": "976"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Al-Khalidi", "ce:indexed-name": "Al-Khalidi H."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Taniar", "ce:indexed-name": "Taniar D."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Safar", "ce:indexed-name": "Safar M."}]}, "ref-sourcetitle": "Computing"}, "ce:source-text": "Al-Khalidi H, Taniar D, Safar M (2013) Approximate algorithms for static and continuous range queries in mobile navigation. Computing 95(10\u201311):949\u2013976"}, {"ref-fulltext": "Wang JT, Lam KY, Han S, Son SH, Mok AK (2013) An effective fixed priority co-scheduling algorithm for periodic update and application transactions. Computing 95(10\u201311):993\u20131018", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "An effective fixed priority co-scheduling algorithm for periodic update and application transactions"}, "refd-itemidlist": {"itemid": {"$": "84885600309", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "95", "@issue": "10-11"}, "pagerange": {"@first": "993", "@last": "1018"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.T.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang J.T."}, {"@seq": "2", "ce:initials": "K.Y.", "@_fa": "true", "ce:surname": "Lam", "ce:indexed-name": "Lam K.Y."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Han", "ce:indexed-name": "Han S."}, {"@seq": "4", "ce:initials": "S.H.", "@_fa": "true", "ce:surname": "Son", "ce:indexed-name": "Son S.H."}, {"@seq": "5", "ce:initials": "A.K.", "@_fa": "true", "ce:surname": "Mok", "ce:indexed-name": "Mok A.K."}]}, "ref-sourcetitle": "Computing"}, "ce:source-text": "Wang JT, Lam KY, Han S, Son SH, Mok AK (2013) An effective fixed priority co-scheduling algorithm for periodic update and application transactions. Computing 95(10\u201311):993\u20131018"}, {"ref-fulltext": "Sklyarov V, Skliarova I (2009) Modeling, design, and implementation of a priority buffer for embedded systems. In: Proceedings of the 7th Asian control conference\u2014ASCC\u20192009, Hong Kong, Aug 2009, pp 9\u201314", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling, design, and implementation of a priority buffer for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "71449091187", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "ref-text": "Hong Kong, Aug 2009", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the 7Th Asian Control conference\u2014ASCC\u20192009"}, "ce:source-text": "Sklyarov V, Skliarova I (2009) Modeling, design, and implementation of a priority buffer for embedded systems. In: Proceedings of the 7th Asian control conference\u2014ASCC\u20192009, Hong Kong, Aug 2009, pp 9\u201314"}, {"ref-fulltext": "Shuja J, Madani SA, Bilal K, Hayat K, Khan SU, Sarwar S (2012) Energy-efficient data centers. Computing 94(12):973\u2013994", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Energy-efficient data centers"}, "refd-itemidlist": {"itemid": {"$": "84870062268", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "94", "@issue": "12"}, "pagerange": {"@first": "973", "@last": "994"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Shuja", "ce:indexed-name": "Shuja J."}, {"@seq": "2", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Madani", "ce:indexed-name": "Madani S.A."}, {"@seq": "3", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Bilal", "ce:indexed-name": "Bilal K."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Hayat", "ce:indexed-name": "Hayat K."}, {"@seq": "5", "ce:initials": "S.U.", "@_fa": "true", "ce:surname": "Khan", "ce:indexed-name": "Khan S.U."}, {"@seq": "6", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sarwar", "ce:indexed-name": "Sarwar S."}]}, "ref-sourcetitle": "Computing"}, "ce:source-text": "Shuja J, Madani SA, Bilal K, Hayat K, Khan SU, Sarwar S (2012) Energy-efficient data centers. Computing 94(12):973\u2013994"}, {"ref-fulltext": "Dalke Scientific Software LLC (2011) Faster population counts. http://dalkescientific.com/writings/diary/archive/2011/11/02/faster_popcount_update.html. Accessed 2 Mar 2019", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://dalkescientific.com/writings/diary/archive/2011/11/02/faster_popcount_update.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84988232471", "@idtype": "SGR"}}, "ref-text": "Accessed 2 Mar 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Dalke Scientific Software LLC", "ce:indexed-name": "Dalke Scientific Software LLC"}}, "ref-sourcetitle": "Faster Population Counts"}, "ce:source-text": "Dalke Scientific Software LLC (2011) Faster population counts. http://dalkescientific.com/writings/diary/archive/2011/11/02/faster_popcount_update.html. Accessed 2 Mar 2019"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Silva J, Rjabov A, Sudnitson A, Cardoso C (2014) Hardware/software co-design for programmable systems-on-chip. TUT Press", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-Design for Programmable Systems-On-Chip"}, "ce:source-text": "Sklyarov V, Skliarova I, Silva J, Rjabov A, Sudnitson A, Cardoso C (2014) Hardware/software co-design for programmable systems-on-chip. TUT Press"}, {"ref-fulltext": "Silva J, Sklyarov V, Skliarova I (2015) Comparison of on-chip communications in Zynq-7000 all programmable systems-on-chip. IEEE Embed Syst Lett 7(1):31\u201334", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of on-chip communications in Zynq-7000 all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Embed Syst Lett"}, "ce:source-text": "Silva J, Sklyarov V, Skliarova I (2015) Comparison of on-chip communications in Zynq-7000 all programmable systems-on-chip. IEEE Embed Syst Lett 7(1):31\u201334"}, {"ref-fulltext": "Xilinx Inc. (2018) Zynq-7000 all programmable SoC technical reference manual. https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf. Accessed 28 Feb 2019", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-website": {"ce:e-address": {"$": "https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85066735219", "@idtype": "SGR"}}, "ref-text": "Accessed 28 Feb 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx Inc", "ce:indexed-name": "Xilinx Inc"}}, "ref-sourcetitle": "Zynq-7000 All Programmable Soc Technical Reference Manual"}, "ce:source-text": "Xilinx Inc. (2018) Zynq-7000 all programmable SoC technical reference manual. https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf. Accessed 28 Feb 2019"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Silva J (2016) Software/hardware solutions for information processing in all programmable systems-on-chip. J Control Eng Appl Inform 18(3):109\u2013120", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Software/hardware solutions for information processing in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "85010711346", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "18", "@issue": "3"}, "pagerange": {"@first": "109", "@last": "120"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}]}, "ref-sourcetitle": "J Control Eng Appl Inform"}, "ce:source-text": "Sklyarov V, Skliarova I, Silva J (2016) Software/hardware solutions for information processing in all programmable systems-on-chip. J Control Eng Appl Inform 18(3):109\u2013120"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Barkalov A, Titarenko L (2014) Synthesis and optimization of FPGA-based systems. Springer, Switzerland", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer, Switzerland", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of Fpga-Based Systems"}, "ce:source-text": "Sklyarov V, Skliarova I, Barkalov A, Titarenko L (2014) Synthesis and optimization of FPGA-based systems. Springer, Switzerland"}, {"ref-fulltext": "Digilent Inc. (2017) ZYBO\u2122 FPGA board reference manual. https://reference.digilentinc. com/_media/reference/programmable-logic/zybo/zybo_rm.pdf. Accessed 28 Feb 2019", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-website": {"ce:e-address": {"$": "https://reference.digilentinc.com/_media/reference/programmable-logic/zybo/zybo_rm.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85051180105", "@idtype": "SGR"}}, "ref-text": "Accessed 28 Feb 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Digilent Inc.", "ce:indexed-name": "Digilent Inc."}}, "ref-sourcetitle": "ZYBO\u2122 FPGA Board Reference Manual"}, "ce:source-text": "Digilent Inc. (2017) ZYBO\u2122 FPGA board reference manual. https://reference.digilentinc. com/_media/reference/programmable-logic/zybo/zybo_rm.pdf. Accessed 28 Feb 2019"}, {"ref-fulltext": "Avnet Inc. (2014) ZedBoard (Zynq\u2122 evaluation and development) hardware user\u2019s guide. http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_ 2.pdf. Accessed 2 Mar 2019", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936941768", "@idtype": "SGR"}}, "ref-text": "Accessed 2 Mar 2019", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Avnet Inc", "ce:indexed-name": "Avnet Inc"}}, "ref-sourcetitle": "Zedboard (Zynq\u2122 Evaluation and Development) Hardware user\u2019s Guide"}, "ce:source-text": "Avnet Inc. (2014) ZedBoard (Zynq\u2122 evaluation and development) hardware user\u2019s guide. http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_ 2.pdf. Accessed 2 Mar 2019"}, {"ref-fulltext": "Rjabov A, Sklyarov V, Skliarova I, Sudnitson A (2015) Processing sorted subsets in a multi-level reconfigurable computing system. Electron Electr Eng 21(2):30\u201333", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Processing sorted subsets in a multi-level reconfigurable computing system"}, "refd-itemidlist": {"itemid": {"$": "84928680168", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "2"}, "pagerange": {"@first": "30", "@last": "33"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Electron Electr Eng"}, "ce:source-text": "Rjabov A, Sklyarov V, Skliarova I, Sudnitson A (2015) Processing sorted subsets in a multi-level reconfigurable computing system. Electron Electr Eng 21(2):30\u201333"}, {"ref-fulltext": "Sklyarov V, Skliarova I (2017) Network-based priority buffer. In: Proceedings of the 5th international conference on electrical engineering\u2014ICEE\u20192017, Boumerdes, Algeria, Oct 2017, pp 1\u20134", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Network-based priority buffer"}, "refd-itemidlist": {"itemid": {"$": "85046670858", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2017"}, "pagerange": {"@first": "1", "@last": "4"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the 5Th International Conference on Electrical engineering\u2014ICEE\u20192017, Boumerdes, Algeria, Oct"}, "ce:source-text": "Sklyarov V, Skliarova I (2017) Network-based priority buffer. In: Proceedings of the 5th international conference on electrical engineering\u2014ICEE\u20192017, Boumerdes, Algeria, Oct 2017, pp 1\u20134"}, {"ref-fulltext": "Mewaldt RA, Cohen CMS, Cook WR et al (2008) The low-energy telescope (LET) and SEP central electronics for the STEREO mission. Space Sci Rev 136(1\u20134):285\u2013362", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "The low-energy telescope (LET) and SEP central electronics for the STEREO mission"}, "refd-itemidlist": {"itemid": {"$": "44649158259", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "136", "@issue": "1-4"}, "pagerange": {"@first": "285", "@last": "362"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Mewaldt", "ce:indexed-name": "Mewaldt R.A."}, {"@seq": "2", "ce:initials": "C.M.S.", "@_fa": "true", "ce:surname": "Cohen", "ce:indexed-name": "Cohen C.M.S."}, {"@seq": "3", "ce:initials": "W.R.", "@_fa": "true", "ce:surname": "Cook", "ce:indexed-name": "Cook W.R."}], "et-al": null}, "ref-sourcetitle": "Space Sci Rev"}, "ce:source-text": "Mewaldt RA, Cohen CMS, Cook WR et al (2008) The low-energy telescope (LET) and SEP central electronics for the STEREO mission. Space Sci Rev 136(1\u20134):285\u2013362"}, {"ref-fulltext": "Edwards SA (2003) Design languages for embedded systems. Computer science technical report CUCS-009-03, Columbia University", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "refd-itemidlist": {"itemid": {"$": "5444241981", "@idtype": "SGR"}}, "ref-text": "Computer science technical report CUCS-009-03, Columbia University", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Edwards", "ce:indexed-name": "Edwards S.A."}]}, "ref-sourcetitle": "Design Languages for Embedded Systems"}, "ce:source-text": "Edwards SA (2003) Design languages for embedded systems. Computer science technical report CUCS-009-03, Columbia University"}, {"ref-fulltext": "Sun HT (2007) First failure data capture in embedded system. In: Proceedings of IEEE international conference on electro/information technology, Chicago, USA, May 2007, pp 183\u2013187", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "First failure data capture in embedded system"}, "refd-itemidlist": {"itemid": {"$": "47649089883", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2007"}, "pagerange": {"@first": "183", "@last": "187"}}, "ref-text": "Chicago, USA, May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.T.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun H.T."}]}, "ref-sourcetitle": "Proceedings of IEEE International Conference on Electro/Information Technology"}, "ce:source-text": "Sun HT (2007) First failure data capture in embedded system. In: Proceedings of IEEE international conference on electro/information technology, Chicago, USA, May 2007, pp 183\u2013187"}, {"ref-fulltext": "Rajkumar R, Lee I, Sha L, Stankovic J (2010) Cyber-physical systems: the next computing revolution. In: Proceedings of the 47th ACM/IEEE design automation conference, Anaheim, California, USA, June 2010, pp 731\u2013736", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Cyber-physical systems: The next computing revolution"}, "refd-itemidlist": {"itemid": {"$": "77956217277", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "731", "@last": "736"}}, "ref-text": "June 2010", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Rajkumar", "ce:indexed-name": "Rajkumar R."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee I."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Sha", "ce:indexed-name": "Sha L."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Stankovic", "ce:indexed-name": "Stankovic J."}]}, "ref-sourcetitle": "Proceedings of the 47Th ACM/IEEE Design Automation Conference, Anaheim, California, USA"}, "ce:source-text": "Rajkumar R, Lee I, Sha L, Stankovic J (2010) Cyber-physical systems: the next computing revolution. In: Proceedings of the 47th ACM/IEEE design automation conference, Anaheim, California, USA, June 2010, pp 731\u2013736"}, {"ref-fulltext": "Lee EA, Seshia SA (2016) Introduction to embedded systems\u2014a cyber-physical systems approach. MIT Press", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "refd-itemidlist": {"itemid": {"$": "79957551757", "@idtype": "SGR"}}, "ref-text": "MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.A.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee E.A."}, {"@seq": "2", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Seshia", "ce:indexed-name": "Seshia S.A."}]}, "ref-sourcetitle": "Introduction to Embedded systems\u2014a Cyber-Physical Systems Approach"}, "ce:source-text": "Lee EA, Seshia SA (2016) Introduction to embedded systems\u2014a cyber-physical systems approach. MIT Press"}, {"ref-fulltext": "Jensen JC, Lee EA, Seshia SA (2015) An introductory lab in embedded and cyber-physical systems v.1.70. http://leeseshia.org/lab. Accessed 2 Mar 2019", "@id": "32", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-website": {"ce:e-address": {"$": "http://leeseshia.org/lab", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85031648033", "@idtype": "SGR"}}, "ref-text": "Accessed 2 Mar 2019", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.C.", "@_fa": "true", "ce:surname": "Jensen", "ce:indexed-name": "Jensen J.C."}, {"@seq": "2", "ce:initials": "E.A.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee E.A."}, {"@seq": "3", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Seshia", "ce:indexed-name": "Seshia S.A."}]}, "ref-sourcetitle": "An Introductory Lab in Embedded and Cyber-Physical Systems V.1.70"}, "ce:source-text": "Jensen JC, Lee EA, Seshia SA (2015) An introductory lab in embedded and cyber-physical systems v.1.70. http://leeseshia.org/lab. Accessed 2 Mar 2019"}, {"ref-fulltext": "Vipin K, Shreejith S, Fahmy SA, Easwaran A (2014) Mapping time-critical safety-critical cyber physical systems to hybrid FPGAs. In: Proceedings of the 2nd IEEE international conference on cyber-physical systems, networks, and applications, Hong Kong, Aug 2014, pp 31\u201336", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Mapping time-critical safety-critical cyber physical systems to hybrid FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84916608640", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "31", "@last": "36"}}, "ref-text": "Hong Kong, Aug 2014", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Vipin", "ce:indexed-name": "Vipin K."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Shreejith", "ce:indexed-name": "Shreejith S."}, {"@seq": "3", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Fahmy", "ce:indexed-name": "Fahmy S.A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Easwaran", "ce:indexed-name": "Easwaran A."}]}, "ref-sourcetitle": "Proceedings of the 2Nd IEEE International Conference on Cyber-Physical Systems, Networks, and Applications"}, "ce:source-text": "Vipin K, Shreejith S, Fahmy SA, Easwaran A (2014) Mapping time-critical safety-critical cyber physical systems to hybrid FPGAs. In: Proceedings of the 2nd IEEE international conference on cyber-physical systems, networks, and applications, Hong Kong, Aug 2014, pp 31\u201336"}, {"ref-fulltext": "Panunzio M, Vardanega T (2014) An architectural approach with separation of concerns to address extra-functional requirements in the development of embedded real-time software systems. J Syst Architect 60(9):770\u2013781", "@id": "34", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "An architectural approach with separation of concerns to address extra-functional requirements in the development of embedded real-time software systems"}, "refd-itemidlist": {"itemid": {"$": "84908275224", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "60", "@issue": "9"}, "pagerange": {"@first": "770", "@last": "781"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Panunzio", "ce:indexed-name": "Panunzio M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Vardanega", "ce:indexed-name": "Vardanega T."}]}, "ref-sourcetitle": "J Syst Architect"}, "ce:source-text": "Panunzio M, Vardanega T (2014) An architectural approach with separation of concerns to address extra-functional requirements in the development of embedded real-time software systems. J Syst Architect 60(9):770\u2013781"}, {"ref-fulltext": "Pietrzyk PA, Shaoutnew A (1991) Message based priority buffer insertion ring protocol. Electron Lett 27(23):2106\u20132108", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "1991"}, "ref-title": {"ref-titletext": "Message based priority buffer insertion ring protocol"}, "refd-itemidlist": {"itemid": {"$": "0040442083", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "27", "@issue": "23"}, "pagerange": {"@first": "2106", "@last": "2108"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.A.", "@_fa": "true", "ce:surname": "Pietrzyk", "ce:indexed-name": "Pietrzyk P.A."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Shaoutnew", "ce:indexed-name": "Shaoutnew A."}]}, "ref-sourcetitle": "Electron Lett"}, "ce:source-text": "Pietrzyk PA, Shaoutnew A (1991) Message based priority buffer insertion ring protocol. Electron Lett 27(23):2106\u20132108"}, {"ref-fulltext": "Kernighan BW, Ritchie DM (1988) The C programming language, Prentice Hall", "@id": "36", "ref-info": {"ref-publicationyear": {"@first": "1988"}, "refd-itemidlist": {"itemid": {"$": "0003405432", "@idtype": "SGR"}}, "ref-text": "Prentice Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Kernighan", "ce:indexed-name": "Kernighan B.W."}, {"@seq": "2", "ce:initials": "D.M.", "@_fa": "true", "ce:surname": "Ritchie", "ce:indexed-name": "Ritchie D.M."}]}, "ref-sourcetitle": "The C Programming Language"}, "ce:source-text": "Kernighan BW, Ritchie DM (1988) The C programming language, Prentice Hall"}, {"ref-fulltext": "Sklyarov V, Skliarova I (2013) Hardware implementations of software programs based on HFSM models. Comput Electr Eng 39(7):2145\u20132160", "@id": "37", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Hardware implementations of software programs based on HFSM models"}, "refd-itemidlist": {"itemid": {"$": "84885601459", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "7"}, "pagerange": {"@first": "2145", "@last": "2160"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Comput Electr Eng"}, "ce:source-text": "Sklyarov V, Skliarova I (2013) Hardware implementations of software programs based on HFSM models. Comput Electr Eng 39(7):2145\u20132160"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Rjabov A, Sudnitson A (2017) Fast iterative circuits and RAM-based mergers to accelerate data sort in software/hardware systems. Proc Est Acad Sci 66(3):323\u2013335", "@id": "38", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Fast iterative circuits and RAM-based mergers to accelerate data sort in software/hardware systems"}, "refd-itemidlist": {"itemid": {"$": "85028310572", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "66", "@issue": "3"}, "pagerange": {"@first": "323", "@last": "335"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc Est Acad Sci"}, "ce:source-text": "Sklyarov V, Skliarova I, Rjabov A, Sudnitson A (2017) Fast iterative circuits and RAM-based mergers to accelerate data sort in software/hardware systems. Proc Est Acad Sci 66(3):323\u2013335"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Utepbergenov I, Akhmediyarova A (2019) Hardware accelerators for information processing in high-performance computing systems. Int J Innov Comput Inf Control 15(1):321\u2013335", "@id": "39", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "Hardware accelerators for information processing in high-performance computing systems"}, "refd-itemidlist": {"itemid": {"$": "85060436269", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "15", "@issue": "1"}, "pagerange": {"@first": "321", "@last": "335"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Utepbergenov", "ce:indexed-name": "Utepbergenov I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Akhmediyarova", "ce:indexed-name": "Akhmediyarova A."}]}, "ref-sourcetitle": "Int J Innov Comput Inf Control"}, "ce:source-text": "Sklyarov V, Skliarova I, Utepbergenov I, Akhmediyarova A (2019) Hardware accelerators for information processing in high-performance computing systems. Int J Innov Comput Inf Control 15(1):321\u2013335"}, {"ref-fulltext": "Wang C (ed) (2018) High performance computing for big data. Methodologies and applications. CLR Press by Taylor & Francis Group, London", "@id": "40", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "High performance computing for big data"}, "refd-itemidlist": {"itemid": {"$": "85060481446", "@idtype": "SGR"}}, "ref-text": "CLR Press by Taylor & Francis Group, London", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang C."}]}, "ref-sourcetitle": "Methodologies and Applications"}, "ce:source-text": "Wang C (ed) (2018) High performance computing for big data. Methodologies and applications. CLR Press by Taylor & Francis Group, London"}, {"ref-fulltext": "Chen R, Prasanna VK (2016) Accelerating equi-join on a CPU-FPGA heterogeneous platform. In: Proceedings of the 24th IEEE annual international symposium on field-programmable custom computing machines, Washington, DC, USA, pp 212\u2013219", "@id": "41", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Accelerating equi-join on a CPU-FPGA heterogeneous platform"}, "refd-itemidlist": {"itemid": {"$": "84987602278", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "212", "@last": "219"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen R."}, {"@seq": "2", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "Proceedings of the 24Th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, Washington, DC, USA"}, "ce:source-text": "Chen R, Prasanna VK (2016) Accelerating equi-join on a CPU-FPGA heterogeneous platform. In: Proceedings of the 24th IEEE annual international symposium on field-programmable custom computing machines, Washington, DC, USA, pp 212\u2013219"}, {"ref-fulltext": "Rouhani BD, Mirhoseini A, Songhori EM, Koushanfar F (2016) Automated real-time analysis of streaming big and dense data on reconfigurable platforms. ACM Trans Reconfig Technol Syst 10(1):art. 8", "@id": "42", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Automated real-time analysis of streaming big and dense data on reconfigurable platforms"}, "refd-itemidlist": {"itemid": [{"$": "8", "@idtype": "ARTNUM"}, {"$": "85008441744", "@idtype": "SGR"}]}, "ref-volisspag": {"voliss": {"@volume": "10", "@issue": "1"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.D.", "@_fa": "true", "ce:surname": "Rouhani", "ce:indexed-name": "Rouhani B.D."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Mirhoseini", "ce:indexed-name": "Mirhoseini A."}, {"@seq": "3", "ce:initials": "E.M.", "@_fa": "true", "ce:surname": "Songhori", "ce:indexed-name": "Songhori E.M."}, {"@seq": "4", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Koushanfar", "ce:indexed-name": "Koushanfar F."}]}, "ref-sourcetitle": "ACM Trans Reconfig Technol Syst"}, "ce:source-text": "Rouhani BD, Mirhoseini A, Songhori EM, Koushanfar F (2016) Automated real-time analysis of streaming big and dense data on reconfigurable platforms. ACM Trans Reconfig Technol Syst 10(1):art. 8"}, {"ref-fulltext": "Sklyarov V, Skliarova I, Rjabov A, Sudnitson A (2016) Computing sorted subsets for data processing in communicating software/hardware control systems. Int J Comput Commun Control 11(1):126\u2013141", "@id": "43", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Computing sorted subsets for data processing in communicating software/hardware control systems"}, "refd-itemidlist": {"itemid": {"$": "84957098357", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "11", "@issue": "1"}, "pagerange": {"@first": "126", "@last": "141"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Int J Comput Commun Control"}, "ce:source-text": "Sklyarov V, Skliarova I, Rjabov A, Sudnitson A (2016) Computing sorted subsets for data processing in communicating software/hardware control systems. Int J Comput Commun Control 11(1):126\u2013141"}, {"ref-fulltext": "Gao Y, Huang S, Parameswaran A (2018) Navigating the data lake with datamaran: automatically extracting structure from log datasets. In: Proceedings of the 2018 international conference on management of data\u2014SIGMOD\u201918, Houston, TX, USA, June 2018, pp 943\u2013958", "@id": "44", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "Navigating the data lake with datamaran: Automatically extracting structure from log datasets"}, "refd-itemidlist": {"itemid": {"$": "85048806061", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2018"}, "pagerange": {"@first": "943", "@last": "958"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Gao", "ce:indexed-name": "Gao Y."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang S."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Parameswaran", "ce:indexed-name": "Parameswaran A."}]}, "ref-sourcetitle": "Proceedings of the 2018 International Conference on Management of data\u2014SIGMOD\u201918"}, "ce:source-text": "Gao Y, Huang S, Parameswaran A (2018) Navigating the data lake with datamaran: automatically extracting structure from log datasets. In: Proceedings of the 2018 international conference on management of data\u2014SIGMOD\u201918, Houston, TX, USA, June 2018, pp 943\u2013958"}, {"ref-fulltext": "Chen CLP, Zhang CY (2014) Data-intensive applications, challenges, techniques and technologies: a survey on big data. Inf Sci 275(10):314\u2013347", "@id": "45", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Data-intensive applications, challenges, techniques and technologies: A survey on big data"}, "refd-itemidlist": {"itemid": {"$": "84900800509", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "275", "@issue": "10"}, "pagerange": {"@first": "314", "@last": "347"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.L.P.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen C.L.P."}, {"@seq": "2", "ce:initials": "C.Y.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang C.Y."}]}, "ref-sourcetitle": "Inf Sci"}, "ce:source-text": "Chen CLP, Zhang CY (2014) Data-intensive applications, challenges, techniques and technologies: a survey on big data. Inf Sci 275(10):314\u2013347"}, {"ref-fulltext": "Parhami B (2018) Computer architecture for big data. In: Sakr S, Zomaya A (eds) Encyclopedia of big data technologies. Springer, Berlin", "@id": "46", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "Computer architecture for big data"}, "refd-itemidlist": {"itemid": {"$": "85066939409", "@idtype": "SGR"}}, "ref-text": "Sakr S, Zomaya A, Springer, Berlin", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "Encyclopedia of Big Data Technologies"}, "ce:source-text": "Parhami B (2018) Computer architecture for big data. In: Sakr S, Zomaya A (eds) Encyclopedia of big data technologies. Springer, Berlin"}, {"ref-fulltext": "Chen R, Prasanna VK (2017) Computer generation of high throughput and memory efficient sorting designs on FPGA. IEEE Trans Parallel Distrib Syst 28(11):3100\u20133113", "@id": "47", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Computer generation of high throughput and memory efficient sorting designs on FPGA"}, "refd-itemidlist": {"itemid": {"$": "85032445485", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "11"}, "pagerange": {"@first": "3100", "@last": "3113"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen R."}, {"@seq": "2", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "IEEE Trans Parallel Distrib Syst"}, "ce:source-text": "Chen R, Prasanna VK (2017) Computer generation of high throughput and memory efficient sorting designs on FPGA. IEEE Trans Parallel Distrib Syst 28(11):3100\u20133113"}, {"ref-fulltext": "Chrysos G, Dagritzikos P, Papaefstathiou I, Dollas A (2013) HC-CART: a parallel system implementation of data mining classification and regression tree (CART) algorithm on a multi-FPGA system. ACM Trans Archit Code Optim 9(4):47:1\u201347:25", "@id": "48", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "HC-CART: A parallel system implementation of data mining classification and regression tree (CART) algorithm on a multi-FPGA system"}, "refd-itemidlist": {"itemid": {"$": "84872946632", "@idtype": "SGR"}}, "ref-volisspag": {"pages": "47:1\u201347:25", "voliss": {"@volume": "9", "@issue": "4"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Chrysos", "ce:indexed-name": "Chrysos G."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Dagritzikos", "ce:indexed-name": "Dagritzikos P."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Papaefstathiou", "ce:indexed-name": "Papaefstathiou I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "ACM Trans Archit Code Optim"}, "ce:source-text": "Chrysos G, Dagritzikos P, Papaefstathiou I, Dollas A (2013) HC-CART: a parallel system implementation of data mining classification and regression tree (CART) algorithm on a multi-FPGA system. ACM Trans Archit Code Optim 9(4):47:1\u201347:25"}, {"ref-fulltext": "Sklyarov V, Rjabov A, Skliarova I, Sudnitson A (2016) High-performance information processing in distributed computing systems. Int J Innov Comput Inf Control 12(1):139\u2013160", "@id": "49", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "High-performance information processing in distributed computing systems"}, "refd-itemidlist": {"itemid": {"$": "84957052837", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "1"}, "pagerange": {"@first": "139", "@last": "160"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Int J Innov Comput Inf Control"}, "ce:source-text": "Sklyarov V, Rjabov A, Skliarova I, Sudnitson A (2016) High-performance information processing in distributed computing systems. Int J Innov Comput Inf Control 12(1):139\u2013160"}, {"ref-fulltext": "Lee J, Kim H, Yoo S, Choi K, Hofstee HP, Nam GJ, Nutter MR, Jamsek D, Extra V (2017) Boosting graph processing near storage with a coherent accelerator. Proc VLDB Endow 10(12):1706\u20131717", "@id": "50", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Boosting graph processing near storage with a coherent accelerator"}, "refd-itemidlist": {"itemid": {"$": "85036650825", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "10", "@issue": "12"}, "pagerange": {"@first": "1706", "@last": "1717"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee J."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Kim", "ce:indexed-name": "Kim H."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Yoo", "ce:indexed-name": "Yoo S."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Choi", "ce:indexed-name": "Choi K."}, {"@seq": "5", "ce:initials": "H.P.", "@_fa": "true", "ce:surname": "Hofstee", "ce:indexed-name": "Hofstee H.P."}, {"@seq": "6", "ce:initials": "G.J.", "@_fa": "true", "ce:surname": "Nam", "ce:indexed-name": "Nam G.J."}, {"@seq": "7", "ce:initials": "M.R.", "@_fa": "true", "ce:surname": "Nutter", "ce:indexed-name": "Nutter M.R."}, {"@seq": "8", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Jamsek", "ce:indexed-name": "Jamsek D."}, {"@seq": "9", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Extra", "ce:indexed-name": "Extra V."}]}, "ref-sourcetitle": "Proc VLDB Endow"}, "ce:source-text": "Lee J, Kim H, Yoo S, Choi K, Hofstee HP, Nam GJ, Nutter MR, Jamsek D, Extra V (2017) Boosting graph processing near storage with a coherent accelerator. Proc VLDB Endow 10(12):1706\u20131717"}, {"ref-fulltext": "Caulfield AM, Chung ES, Putnam A et al (2016) A cloud-scale acceleration architecture. In: Proceedings of the 49th IEEE/ACM international symposium on microarchitecture-MICRO, Taipei, Taiwan, Dec 2016, pp 1\u201313", "@id": "51", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "A cloud-scale acceleration architecture"}, "refd-itemidlist": {"itemid": {"$": "85009345314", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "13"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.M.", "@_fa": "true", "ce:surname": "Caulfield", "ce:indexed-name": "Caulfield A.M."}, {"@seq": "2", "ce:initials": "E.S.", "@_fa": "true", "ce:surname": "Chung", "ce:indexed-name": "Chung E.S."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Putnam", "ce:indexed-name": "Putnam A."}], "et-al": null}, "ref-sourcetitle": "Proceedings of the 49Th IEEE/ACM International Symposium on Microarchitecture-Micro"}, "ce:source-text": "Caulfield AM, Chung ES, Putnam A et al (2016) A cloud-scale acceleration architecture. In: Proceedings of the 49th IEEE/ACM international symposium on microarchitecture-MICRO, Taipei, Taiwan, Dec 2016, pp 1\u201313"}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "k", "eid": "2-s2.0-85066935447", "dc:description": "\u00a9 Springer Nature Switzerland AG 2019.For those problems allowing high-level parallelism to be applied, hardware implementations are generally faster than relevant software running in general-purpose and application-specific computers. However, software is more flexible and easily adaptable to potentially changing conditions and requirements. Besides, on-chip hardware circuits set a number of constraints, primarily on resources that limit the complexity of implemented designs. For example, searching and sorting networks can be mapped to commercial FPGAs for data sets not exceeding a few thousands of items. Usually, software enables designers/programmers to cope with the complexity of the developed products much easier than hardware. Thus, it is reasonable flexibility and maintainability of software to be rationally combined with the speed and other capabilities of hardware, which can be achieved in hardware/software co-design. This chapter is devoted to the relevant topics and discusses hardware/software partitioning, dedicated helpful blocks (namely, priority buffers), hardware/software interaction, and some useful methods allowing communication overhead to be reduced. A number of examples with systems-on-chip that combine software running in a processing system and hardware implemented in a programmable logic (in FPGA section) are given and discussed.", "prism:coverDate": "2019-01-01", "prism:aggregationType": "Book Series", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85066935447", "subtypeDescription": "Book Chapter", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85066935447"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85066935447&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85066935447&origin=inward"}], "prism:publicationName": "Lecture Notes in Electrical Engineering", "source-id": "19700186822", "citedby-count": "1", "prism:volume": "566", "subtype": "ch", "prism:pageRange": "213-241", "dc:title": "Hardware/software co-design", "prism:endingPage": "241", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1007/978-3-030-20721-2_6", "prism:issn": "18761119 18761100", "prism:startingPage": "213", "dc:identifier": "SCOPUS_ID:85066935447", "dc:publisher": "Springer Verlagservice@springer.de"}, "idxterms": {"mainterm": [{"$": "Application specific", "@weight": "b", "@candidate": "n"}, {"$": "Communication overheads", "@weight": "b", "@candidate": "n"}, {"$": "Hardware circuits", "@weight": "b", "@candidate": "n"}, {"$": "Hardware implementations", "@weight": "b", "@candidate": "n"}, {"$": "Hardware/software", "@weight": "b", "@candidate": "n"}, {"$": "Hardware/software partitioning", "@weight": "b", "@candidate": "n"}, {"$": "Processing systems", "@weight": "b", "@candidate": "n"}, {"$": "Programmable logic", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Industrial and Manufacturing Engineering", "@code": "2209", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}}