
*** Running vivado
    with args -log FFT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source FFT.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 343.941 ; gain = 134.059
INFO: [Synth 8-638] synthesizing module 'FFT' [c:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/Design/IP_Core/FFT/FFT/synth/FFT.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'FFT' (45#1) [c:/Users/Administrator/Hoang_Design/Example/2.softcore/FFT_IP_Core-master/FFT_IP_Core-master/Design/IP_Core/FFT/FFT/synth/FFT.vhd:83]
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 493.082 ; gain = 283.199
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 493.082 ; gain = 283.199
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.593 . Memory (MB): peak = 645.215 ; gain = 1.047
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 645.215 ; gain = 435.332
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 645.215 ; gain = 435.332
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 645.215 ; gain = 435.332
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 645.215 ; gain = 435.332
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 645.215 ; gain = 435.332
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 687.891 ; gain = 478.008
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:30 . Memory (MB): peak = 706.684 ; gain = 496.801
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:31 . Memory (MB): peak = 716.332 ; gain = 506.449
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 716.332 ; gain = 506.449
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 716.332 ; gain = 506.449
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 716.332 ; gain = 506.449
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 716.332 ; gain = 506.449
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 716.332 ; gain = 506.449
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 716.332 ; gain = 506.449

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     2|
|2     |DSP48E1_1 |     2|
|3     |LUT1      |    20|
|4     |LUT2      |   116|
|5     |LUT3      |   231|
|6     |LUT4      |    49|
|7     |LUT5      |    37|
|8     |LUT6      |   243|
|9     |MUXCY     |   156|
|10    |MUXF7     |    36|
|11    |MUXF8     |    18|
|12    |RAMB18E1  |     1|
|13    |RAMB18SDP |     4|
|14    |SRL16E    |   241|
|15    |XORCY     |   143|
|16    |FDE       |    10|
|17    |FDRE      |  1136|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 716.332 ; gain = 506.449
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 716.332 ; gain = 449.867
