INFO: [VRFC 10-2263] Analyzing Verilog file "C:/PRACTICA_LIBRE/modelado_de_sistemas_computacionales/PRAC_LIBRE/PRAC_LIBRE.sim/sim_1/impl/timing/xsim/KYPD_controller_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KYPD_controller
INFO: [VRFC 10-311] analyzing module debounce_module
INFO: [VRFC 10-311] analyzing module debounce_module_0
INFO: [VRFC 10-311] analyzing module debounce_module_1
INFO: [VRFC 10-311] analyzing module debounce_module_2
INFO: [VRFC 10-311] analyzing module glbl
