[gold]
read_verilog -DGOLD <ORIGINAL_FILE>
prep -top <MODULE_NAME>

[gate]
read_verilog -DGATE <MODIFIED_FILE>
prep -top <MODULE_NAME>

[collect *]

[strategy simple]
use sat
depth 10
