#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jan  4 17:26:32 2022
# Process ID: 25808
# Current directory: F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26264 F:\IDE\Vivado\HardwareDesign\step_into_mips-lab_4\lab_4\lab_4\lab_4.xpr
# Log file: F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/vivado.log
# Journal file: F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4\vivado.jou
# Running On: LAPTOP-OUBT5GAU, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
start_gui
open_project F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.xpr
update_compile_order -fileset sources_1
close [ open F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/decode/decode_field.sv w ]
add_files F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/decode/decode_field.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
close_sim
synth_design -rtl -rtl_skip_mlo -name rtl_1
show_objects -name branchD [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
close [ open F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.v w ]
add_files F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.v
update_compile_order -fileset sources_1
refresh_design
add_files -norecurse F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/decode_field.sv
update_compile_order -fileset sources_1
refresh_design
add_files -norecurse F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.sv
refresh_design
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name inst_mem_dual
set_property -dict [list CONFIG.Component_Name {inst_mem_dual} CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips inst_mem_dual]
generate_target {instantiation_template} [get_files f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci]
generate_target all [get_files  f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci]
catch { config_ip_cache -export [get_ips -all inst_mem_dual] }
export_ip_user_files -of_objects [get_files f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci]
launch_runs inst_mem_dual_synth_1 -jobs 8
wait_on_run inst_mem_dual_synth_1
export_simulation -of_objects [get_files f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci] -directory F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {128} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/coe/mipstest.coe}] [get_ips inst_mem_dual]
generate_target all [get_files  f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci]
catch { config_ip_cache -export [get_ips -all inst_mem_dual] }
export_ip_user_files -of_objects [get_files f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci] -no_script -sync -force -quiet
reset_run inst_mem_dual_synth_1
launch_runs inst_mem_dual_synth_1 -jobs 8
wait_on_run inst_mem_dual_synth_1
export_simulation -of_objects [get_files f:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/inst_mem_dual.xci] -directory F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
add_files -norecurse F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.sv
export_ip_user_files -of_objects  [get_files F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.v] -no_script -reset -force -quiet
remove_files  F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/register.v
add_files -norecurse F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/dual/decode_field.sv
export_ip_user_files -of_objects  [get_files F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/decode/decode_field.sv] -no_script -reset -force -quiet
remove_files  F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/decode/decode_field.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/tb_inst_mem_dual.v w ]
add_files -fileset sim_1 F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/tb_inst_mem_dual.v
update_compile_order -fileset sim_1
close [ open F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/fake_top.v w ]
add_files F:/IDE/Vivado/HardwareDesign/step_into_mips-lab_4/lab_4/rtl/fake_top.v
update_compile_order -fileset sources_1
refresh_design
