library verilog;
use verilog.vl_types.all;
entity counter8b is
    port(
        di              : in     vl_logic_vector(7 downto 0);
        do              : out    vl_logic_vector(7 downto 0);
        ci              : in     vl_logic;
        co              : out    vl_logic;
        en              : in     vl_logic;
        res             : in     vl_logic;
        pl              : in     vl_logic;
        inc             : in     vl_logic;
        dec             : in     vl_logic;
        clk             : in     vl_logic
    );
end counter8b;
