{
  "Top": "receiver",
  "RtlTop": "receiver",
  "RtlPrefix": "",
  "RtlSubPrefix": "receiver_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_i": {
      "index": "0",
      "direction": "in",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "input_i",
          "name": "input_i",
          "usage": "data",
          "direction": "in"
        }]
    },
    "input_q": {
      "index": "1",
      "direction": "in",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "input_q",
          "name": "input_q",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_i": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_i",
          "name": "output_i",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_i_ap_vld",
          "name": "output_i_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "output_q": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_q",
          "name": "output_q",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_q_ap_vld",
          "name": "output_q_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top receiver -name receiver",
      "set_directive_top receiver -name receiver",
      "set_directive_top receiver -name receiver",
      "set_directive_top receiver -name receiver",
      "set_directive_top receiver -name receiver",
      "set_directive_top receiver -name receiver"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "receiver"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "receiver",
    "Version": "1.0",
    "DisplayName": "Receiver",
    "Revision": "2113540425",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_receiver_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/rx_src\/viterbi.cpp",
      "..\/..\/rx_src\/svd.cpp",
      "..\/..\/rx_src\/receiver.cpp",
      "..\/..\/rx_src\/matrixOperations.cpp",
      "..\/..\/rx_src\/eigen.cpp",
      "..\/..\/rx_src\/QR.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/receiver_dadd_64ns_64ns_64_4_full_dsp_1.vhd",
      "impl\/vhdl\/receiver_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/receiver_ddiv_64ns_64ns_64_13_no_dsp_1.vhd",
      "impl\/vhdl\/receiver_dmul_64ns_64ns_64_4_max_dsp_1.vhd",
      "impl\/vhdl\/receiver_eig_symetric.vhd",
      "impl\/vhdl\/receiver_eig_symetric_diagVec_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_eig_symetric_vla55_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_equalized_symbolsII_abs_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_faddfsub_32ns_32ns_32_3_full_dsp_1.vhd",
      "impl\/vhdl\/receiver_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/receiver_fdiv_32ns_32ns_32_7_no_dsp_1.vhd",
      "impl\/vhdl\/receiver_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/receiver_fpext_32ns_64_1_no_dsp_1.vhd",
      "impl\/vhdl\/receiver_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/receiver_fsqrt_32ns_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/receiver_givensRotation.vhd",
      "impl\/vhdl\/receiver_payload_symbolsI_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_preamble_qpsk_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/receiver_preamble_symbolsI_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_psInv.vhd",
      "impl\/vhdl\/receiver_psInv_D_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/receiver_psInv_Sinv_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_QR.vhd",
      "impl\/vhdl\/receiver_QR_G_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_QR_Gt_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_RmatI_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_shiftedI_equalizer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_sitofp_32ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/receiver_sitofp_32s_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/receiver_svd.vhd",
      "impl\/vhdl\/receiver_svd_U0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_svd_Xtr_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_teoplitz.vhd",
      "impl\/vhdl\/receiver_teoplitz_x_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver_top_rowI_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/receiver.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/receiver_dadd_64ns_64ns_64_4_full_dsp_1.v",
      "impl\/verilog\/receiver_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/receiver_ddiv_64ns_64ns_64_13_no_dsp_1.v",
      "impl\/verilog\/receiver_dmul_64ns_64ns_64_4_max_dsp_1.v",
      "impl\/verilog\/receiver_eig_symetric.v",
      "impl\/verilog\/receiver_eig_symetric_diagVec_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_eig_symetric_vla55_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_equalized_symbolsII_abs_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_faddfsub_32ns_32ns_32_3_full_dsp_1.v",
      "impl\/verilog\/receiver_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/receiver_fdiv_32ns_32ns_32_7_no_dsp_1.v",
      "impl\/verilog\/receiver_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/receiver_fpext_32ns_64_1_no_dsp_1.v",
      "impl\/verilog\/receiver_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/receiver_fsqrt_32ns_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/receiver_givensRotation.v",
      "impl\/verilog\/receiver_payload_symbolsI_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_preamble_qpsk_ROM_AUTO_1R.dat",
      "impl\/verilog\/receiver_preamble_qpsk_ROM_AUTO_1R.v",
      "impl\/verilog\/receiver_preamble_symbolsI_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_psInv.v",
      "impl\/verilog\/receiver_psInv_D_RAM_AUTO_0R0W.v",
      "impl\/verilog\/receiver_psInv_Sinv_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/receiver_psInv_Sinv_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_QR.v",
      "impl\/verilog\/receiver_QR_G_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_QR_Gt_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_RmatI_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_shiftedI_equalizer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_sitofp_32ns_32_2_no_dsp_1.v",
      "impl\/verilog\/receiver_sitofp_32s_32_2_no_dsp_1.v",
      "impl\/verilog\/receiver_svd.v",
      "impl\/verilog\/receiver_svd_U0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_svd_Xtr_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_teoplitz.v",
      "impl\/verilog\/receiver_teoplitz_x_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver_top_rowI_RAM_AUTO_1R1W.v",
      "impl\/verilog\/receiver.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/receiver_dadd_64ns_64ns_64_4_full_dsp_1_ip.tcl",
      "impl\/misc\/receiver_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/receiver_ddiv_64ns_64ns_64_13_no_dsp_1_ip.tcl",
      "impl\/misc\/receiver_dmul_64ns_64ns_64_4_max_dsp_1_ip.tcl",
      "impl\/misc\/receiver_faddfsub_32ns_32ns_32_3_full_dsp_1_ip.tcl",
      "impl\/misc\/receiver_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/receiver_fdiv_32ns_32ns_32_7_no_dsp_1_ip.tcl",
      "impl\/misc\/receiver_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl",
      "impl\/misc\/receiver_fpext_32ns_64_1_no_dsp_1_ip.tcl",
      "impl\/misc\/receiver_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/receiver_fsqrt_32ns_32ns_32_6_no_dsp_1_ip.tcl",
      "impl\/misc\/receiver_sitofp_32ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/receiver_sitofp_32s_32_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/receiver.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "receiver_dadd_64ns_64ns_64_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name receiver_dadd_64ns_64ns_64_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "receiver_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name receiver_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "receiver_ddiv_64ns_64ns_64_13_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name receiver_ddiv_64ns_64ns_64_13_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "receiver_dmul_64ns_64ns_64_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name receiver_dmul_64ns_64ns_64_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "receiver_faddfsub_32ns_32ns_32_3_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name receiver_faddfsub_32ns_32ns_32_3_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "receiver_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name receiver_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "receiver_fdiv_32ns_32ns_32_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name receiver_fdiv_32ns_32ns_32_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "receiver_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name receiver_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "receiver_fpext_32ns_64_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name receiver_fpext_32ns_64_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "receiver_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name receiver_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "receiver_fsqrt_32ns_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name receiver_fsqrt_32ns_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "receiver_sitofp_32ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name receiver_sitofp_32ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "receiver_sitofp_32s_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name receiver_sitofp_32s_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"input_i": "DATA"},
      "ports": ["input_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input_i"
        }]
    },
    "input_q": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"input_q": "DATA"},
      "ports": ["input_q"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input_q"
        }]
    },
    "output_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_i": "DATA"},
      "ports": ["output_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_i"
        }]
    },
    "output_q": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_q": "DATA"},
      "ports": ["output_q"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output_q"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_i": {
      "dir": "in",
      "width": "64"
    },
    "input_q": {
      "dir": "in",
      "width": "64"
    },
    "output_i": {
      "dir": "out",
      "width": "32"
    },
    "output_i_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "output_q": {
      "dir": "out",
      "width": "32"
    },
    "output_q_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "receiver",
      "Instances": [
        {
          "ModuleName": "teoplitz",
          "InstanceName": "grp_teoplitz_fu_892"
        },
        {
          "ModuleName": "psInv",
          "InstanceName": "grp_psInv_fu_899",
          "Instances": [{
              "ModuleName": "svd",
              "InstanceName": "grp_svd_fu_300",
              "Instances": [{
                  "ModuleName": "eig_symetric",
                  "InstanceName": "grp_eig_symetric_fu_442",
                  "Instances": [{
                      "ModuleName": "QR",
                      "InstanceName": "grp_QR_fu_419",
                      "Instances": [{
                          "ModuleName": "givensRotation",
                          "InstanceName": "grp_givensRotation_fu_553"
                        }]
                    }]
                }]
            }]
        },
        {
          "ModuleName": "psInv",
          "InstanceName": "grp_psInv_fu_905",
          "Instances": [{
              "ModuleName": "svd",
              "InstanceName": "grp_svd_fu_300",
              "Instances": [{
                  "ModuleName": "eig_symetric",
                  "InstanceName": "grp_eig_symetric_fu_442",
                  "Instances": [{
                      "ModuleName": "QR",
                      "InstanceName": "grp_QR_fu_419",
                      "Instances": [{
                          "ModuleName": "givensRotation",
                          "InstanceName": "grp_givensRotation_fu_553"
                        }]
                    }]
                }]
            }]
        }
      ]
    },
    "Info": {
      "teoplitz": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "givensRotation": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "QR": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "eig_symetric": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "svd": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "psInv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "receiver": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "teoplitz": {
        "Latency": {
          "LatencyBest": "6594",
          "LatencyAvg": "6594",
          "LatencyWorst": "6594",
          "PipelineII": "6594",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.594"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_267_1",
            "TripCount": "31",
            "Latency": "62",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_270_2",
            "TripCount": "64",
            "Latency": "128",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_280_4",
            "TripCount": "64",
            "Latency": "4224",
            "PipelineII": "",
            "PipelineDepth": "66",
            "Loops": [{
                "Name": "VITIS_LOOP_281_5",
                "TripCount": "32",
                "Latency": "64",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "VITIS_LOOP_287_6",
            "TripCount": "64",
            "Latency": "2176",
            "PipelineII": "",
            "PipelineDepth": "34",
            "Loops": [{
                "Name": "VITIS_LOOP_288_7",
                "TripCount": "16",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "135",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "423",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0"
        }
      },
      "givensRotation": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "28",
          "LatencyWorst": "29",
          "PipelineIIMin": "27",
          "PipelineIIMax": "29",
          "PipelineII": "27 ~ 29",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "FF": "630",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1135",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "QR": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_119_1",
            "TripCount": "32",
            "Latency": "1088",
            "PipelineII": "",
            "PipelineDepth": "34",
            "Loops": [{
                "Name": "VITIS_LOOP_120_2",
                "TripCount": "32",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "VITIS_LOOP_134_1",
            "TripCount": "1024",
            "Latency": "2048",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_43_1",
            "TripCount": "32",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_44_2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepthMin": "408870",
                "PipelineDepthMax": "408872",
                "PipelineDepth": "408870 ~ 408872",
                "Loops": [
                  {
                    "Name": "VITIS_LOOP_119_1",
                    "TripCount": "32",
                    "Latency": "1088",
                    "PipelineII": "",
                    "PipelineDepth": "34",
                    "Loops": [{
                        "Name": "VITIS_LOOP_120_2",
                        "TripCount": "32",
                        "Latency": "32",
                        "PipelineII": "",
                        "PipelineDepth": "1"
                      }]
                  },
                  {
                    "Name": "VITIS_LOOP_106_1",
                    "TripCount": "32",
                    "Latency": "2112",
                    "PipelineII": "",
                    "PipelineDepth": "66",
                    "Loops": [{
                        "Name": "VITIS_LOOP_107_2",
                        "TripCount": "32",
                        "Latency": "64",
                        "PipelineII": "",
                        "PipelineDepth": "2"
                      }]
                  },
                  {
                    "Name": "VITIS_LOOP_44_2.3",
                    "TripCount": "1024",
                    "Latency": "1023",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  },
                  {
                    "Name": "VITIS_LOOP_17_1",
                    "TripCount": "32",
                    "Latency": "199744",
                    "PipelineII": "",
                    "PipelineDepth": "6242",
                    "Loops": [{
                        "Name": "VITIS_LOOP_18_2",
                        "TripCount": "32",
                        "Latency": "6240",
                        "PipelineII": "",
                        "PipelineDepth": "195",
                        "Loops": [{
                            "Name": "VITIS_LOOP_19_3",
                            "TripCount": "32",
                            "Latency": "192",
                            "PipelineII": "",
                            "PipelineDepth": "6"
                          }]
                      }]
                  },
                  {
                    "Name": "VITIS_LOOP_44_2.5",
                    "TripCount": "1024",
                    "Latency": "1023",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  },
                  {
                    "Name": "VITIS_LOOP_34_1",
                    "TripCount": "32",
                    "Latency": "199744",
                    "PipelineII": "",
                    "PipelineDepth": "6242",
                    "Loops": [{
                        "Name": "VITIS_LOOP_35_2",
                        "TripCount": "32",
                        "Latency": "6240",
                        "PipelineII": "",
                        "PipelineDepth": "195",
                        "Loops": [{
                            "Name": "VITIS_LOOP_36_3",
                            "TripCount": "32",
                            "Latency": "192",
                            "PipelineII": "",
                            "PipelineDepth": "6"
                          }]
                      }]
                  },
                  {
                    "Name": "VITIS_LOOP_134_1",
                    "TripCount": "1024",
                    "Latency": "2048",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "VITIS_LOOP_134_1",
                    "TripCount": "1024",
                    "Latency": "2048",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }
                ]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "1428",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "2823",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0"
        }
      },
      "eig_symetric": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_134_1",
            "TripCount": "1024",
            "Latency": "2048",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_20_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "VITIS_LOOP_168_1",
                "TripCount": "32",
                "Latency": "1120",
                "PipelineII": "",
                "PipelineDepth": "35",
                "Loops": [{
                    "Name": "VITIS_LOOP_169_2",
                    "TripCount": "32",
                    "Latency": "32",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }]
              },
              {
                "Name": "VITIS_LOOP_143_1",
                "TripCount": "32",
                "Latency": "192",
                "PipelineII": "",
                "PipelineDepth": "6"
              },
              {
                "Name": "VITIS_LOOP_20_1.3",
                "TripCount": "1024",
                "Latency": "1023",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "VITIS_LOOP_34_1",
                "TripCount": "32",
                "Latency": "199744",
                "PipelineII": "",
                "PipelineDepth": "6242",
                "Loops": [{
                    "Name": "VITIS_LOOP_35_2",
                    "TripCount": "32",
                    "Latency": "6240",
                    "PipelineII": "",
                    "PipelineDepth": "195",
                    "Loops": [{
                        "Name": "VITIS_LOOP_36_3",
                        "TripCount": "32",
                        "Latency": "192",
                        "PipelineII": "",
                        "PipelineDepth": "6"
                      }]
                  }]
              },
              {
                "Name": "VITIS_LOOP_168_1",
                "TripCount": "32",
                "Latency": "1120",
                "PipelineII": "",
                "PipelineDepth": "35",
                "Loops": [{
                    "Name": "VITIS_LOOP_169_2",
                    "TripCount": "32",
                    "Latency": "32",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }]
              },
              {
                "Name": "VITIS_LOOP_143_1",
                "TripCount": "32",
                "Latency": "192",
                "PipelineII": "",
                "PipelineDepth": "6"
              }
            ]
          },
          {
            "Name": "VITIS_LOOP_168_1",
            "TripCount": "32",
            "Latency": "1120",
            "PipelineII": "",
            "PipelineDepth": "35",
            "Loops": [{
                "Name": "VITIS_LOOP_169_2",
                "TripCount": "32",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "1947",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "4128",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0"
        }
      },
      "svd": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_106_1",
            "TripCount": "64",
            "Latency": "4224",
            "PipelineII": "",
            "PipelineDepth": "66",
            "Loops": [{
                "Name": "VITIS_LOOP_107_2",
                "TripCount": "32",
                "Latency": "64",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_17_1",
            "TripCount": "32",
            "Latency": "396352",
            "PipelineII": "",
            "PipelineDepth": "12386",
            "Loops": [{
                "Name": "VITIS_LOOP_18_2",
                "TripCount": "32",
                "Latency": "12384",
                "PipelineII": "",
                "PipelineDepth": "387",
                "Loops": [{
                    "Name": "VITIS_LOOP_19_3",
                    "TripCount": "64",
                    "Latency": "384",
                    "PipelineII": "",
                    "PipelineDepth": "6"
                  }]
              }]
          },
          {
            "Name": "VITIS_LOOP_29_1",
            "TripCount": "32",
            "Latency": "288",
            "PipelineII": "",
            "PipelineDepth": "9"
          },
          {
            "Name": "VITIS_LOOP_153_1",
            "TripCount": "32",
            "Latency": "1120",
            "PipelineII": "",
            "PipelineDepth": "35",
            "Loops": [{
                "Name": "VITIS_LOOP_154_2",
                "TripCount": "32",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "VITIS_LOOP_35_2",
            "TripCount": "32",
            "Latency": "424096",
            "PipelineII": "",
            "PipelineDepth": "13253",
            "Loops": [
              {
                "Name": "VITIS_LOOP_36_3",
                "TripCount": "32",
                "Latency": "64",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_35_2.2",
                "TripCount": "64",
                "Latency": "63",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "VITIS_LOOP_50_1",
                "TripCount": "64",
                "Latency": "12480",
                "PipelineII": "",
                "PipelineDepth": "195",
                "Loops": [{
                    "Name": "VITIS_LOOP_51_2",
                    "TripCount": "32",
                    "Latency": "192",
                    "PipelineII": "",
                    "PipelineDepth": "6"
                  }]
              },
              {
                "Name": "VITIS_LOOP_39_4",
                "TripCount": "64",
                "Latency": "640",
                "PipelineII": "",
                "PipelineDepth": "10"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "2539",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "5458",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0"
        }
      },
      "psInv": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "32",
            "Latency": "199744",
            "PipelineII": "",
            "PipelineDepth": "6242",
            "Loops": [{
                "Name": "VITIS_LOOP_35_2",
                "TripCount": "32",
                "Latency": "6240",
                "PipelineII": "",
                "PipelineDepth": "195",
                "Loops": [{
                    "Name": "VITIS_LOOP_36_3",
                    "TripCount": "32",
                    "Latency": "192",
                    "PipelineII": "",
                    "PipelineDepth": "6"
                  }]
              }]
          },
          {
            "Name": "VITIS_LOOP_106_1",
            "TripCount": "64",
            "Latency": "4224",
            "PipelineII": "",
            "PipelineDepth": "66",
            "Loops": [{
                "Name": "VITIS_LOOP_107_2",
                "TripCount": "32",
                "Latency": "64",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "Loop 4",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_17_1",
            "TripCount": "32",
            "Latency": "399424",
            "PipelineII": "",
            "PipelineDepth": "12482",
            "Loops": [{
                "Name": "VITIS_LOOP_18_2",
                "TripCount": "64",
                "Latency": "12480",
                "PipelineII": "",
                "PipelineDepth": "195",
                "Loops": [{
                    "Name": "VITIS_LOOP_19_3",
                    "TripCount": "32",
                    "Latency": "192",
                    "PipelineII": "",
                    "PipelineDepth": "6"
                  }]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "39",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "5",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "3160",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "6648",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "receiver": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_52_1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_69_2",
            "TripCount": "131",
            "Latency": "131",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_300_1",
            "TripCount": "64",
            "Latency": "6272",
            "PipelineII": "",
            "PipelineDepth": "98",
            "Loops": [{
                "Name": "VITIS_LOOP_301_2",
                "TripCount": "32",
                "Latency": "96",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "VITIS_LOOP_300_1",
            "TripCount": "64",
            "Latency": "6272",
            "PipelineII": "",
            "PipelineDepth": "98",
            "Loops": [{
                "Name": "VITIS_LOOP_301_2",
                "TripCount": "32",
                "Latency": "96",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "VITIS_LOOP_318_1",
            "TripCount": "32",
            "Latency": "22592",
            "PipelineII": "",
            "PipelineDepth": "706",
            "Loops": [{
                "Name": "VITIS_LOOP_320_2",
                "TripCount": "64",
                "Latency": "704",
                "PipelineII": "",
                "PipelineDepth": "11"
              }]
          },
          {
            "Name": "VITIS_LOOP_318_1",
            "TripCount": "32",
            "Latency": "22592",
            "PipelineII": "",
            "PipelineDepth": "706",
            "Loops": [{
                "Name": "VITIS_LOOP_320_2",
                "TripCount": "64",
                "Latency": "704",
                "PipelineII": "",
                "PipelineDepth": "11"
              }]
          },
          {
            "Name": "VITIS_LOOP_142_6",
            "TripCount": "128",
            "Latency": "37120",
            "PipelineII": "",
            "PipelineDepth": "290",
            "Loops": [{
                "Name": "VITIS_LOOP_145_7",
                "TripCount": "32",
                "Latency": "288",
                "PipelineII": "",
                "PipelineDepth": "9"
              }]
          },
          {
            "Name": "VITIS_LOOP_165_9",
            "TripCount": "128",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 10",
            "TripCount": "128",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_207_12",
            "TripCount": "128",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 12",
            "TripCount": "128",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 13",
            "TripCount": "128",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 14",
            "TripCount": "127",
            "Latency": "509",
            "PipelineII": "",
            "PipelineDepth": "4"
          },
          {
            "Name": "Loop 15",
            "TripCount": "128",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 16",
            "TripCount": "127",
            "Latency": "509",
            "PipelineII": "",
            "PipelineDepth": "4"
          },
          {
            "Name": "VITIS_LOOP_226_13",
            "TripCount": "128",
            "Latency": "3584",
            "PipelineII": "",
            "PipelineDepth": "28"
          },
          {
            "Name": "VITIS_LOOP_246_16",
            "TripCount": "128",
            "Latency": "384",
            "PipelineII": "",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "142",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "3",
          "DSP": "32",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "9645",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "20104",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-05-02 20:45:38 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
