Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: MinutesCounter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MinutesCounter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MinutesCounter"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : MinutesCounter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\TwoDigitDeco.v" into library work
Parsing module <TwoDigitDeco>.
Analyzing Verilog file "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\SixBitCounter.v" into library work
Parsing module <SixBitCounter>.
Analyzing Verilog file "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\FrecuencyDivider.v" into library work
Parsing module <FrecuencyDivider>.
Analyzing Verilog file "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\MinutesCounter.v" into library work
Parsing module <MinutesCounter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MinutesCounter>.

Elaborating module <FrecuencyDivider>.
WARNING:HDLCompiler:413 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\FrecuencyDivider.v" Line 47: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\FrecuencyDivider.v" Line 52: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <SixBitCounter>.
WARNING:HDLCompiler:413 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\SixBitCounter.v" Line 65: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\SixBitCounter.v" Line 93: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:189 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\MinutesCounter.v" Line 51: Size mismatch in connection of port <out>. Formal port size is 6-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\MinutesCounter.v" Line 62: Size mismatch in connection of port <out>. Formal port size is 6-bit while actual signal size is 1-bit.

Elaborating module <TwoDigitDeco>.
WARNING:HDLCompiler:189 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\MinutesCounter.v" Line 73: Size mismatch in connection of port <number>. Formal port size is 6-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\MinutesCounter.v" Line 81: Size mismatch in connection of port <number>. Formal port size is 6-bit while actual signal size is 1-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MinutesCounter>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\MinutesCounter.v".
INFO:Xst:3210 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\MinutesCounter.v" line 44: Output port <counter> of the instance <fd> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MinutesCounter> synthesized.

Synthesizing Unit <FrecuencyDivider>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\FrecuencyDivider.v".
    Found 1-bit register for signal <clk_1Hz>.
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_2_o_add_4_OUT> created at line 52.
    Found 27-bit comparator greater for signal <PWR_2_o_counter[26]_LessThan_2_o> created at line 39
    Found 27-bit comparator lessequal for signal <counter[26]_GND_2_o_LessThan_3_o> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <FrecuencyDivider> synthesized.

Synthesizing Unit <SixBitCounter>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\SixBitCounter.v".
    Found 1-bit register for signal <finish>.
    Found 6-bit register for signal <out3>.
    Found 6-bit register for signal <out2>.
    Found 6-bit adder for signal <out3[5]_GND_3_o_add_9_OUT> created at line 93.
    Found 6-bit subtractor for signal <GND_3_o_GND_3_o_sub_3_OUT<5:0>> created at line 65.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SixBitCounter> synthesized.

Synthesizing Unit <TwoDigitDeco>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\MonitorVGA\TwoDigitDeco.v".
    Found 4-bit register for signal <decimals>.
    Found 4-bit register for signal <units>.
    Found 64x8-bit Read Only RAM for signal <_n0073>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <TwoDigitDeco> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 64x8-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 5
 27-bit adder                                          : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 2
# Registers                                            : 10
 1-bit register                                        : 3
 27-bit register                                       : 1
 6-bit register                                        : 4
 8-bit register                                        : 2
# Comparators                                          : 2
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
# Multiplexers                                         : 2
 6-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FrecuencyDivider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <FrecuencyDivider> synthesized (advanced).

Synthesizing (advanced) Unit <SixBitCounter>.
The following registers are absorbed into counter <out2>: 1 register on signal <out2>.
The following registers are absorbed into counter <out3>: 1 register on signal <out3>.
Unit <SixBitCounter> synthesized (advanced).

Synthesizing (advanced) Unit <TwoDigitDeco>.
INFO:Xst:3231 - The small RAM <Mram__n0073> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <number>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <TwoDigitDeco> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 64x8-bit single-port distributed Read Only RAM        : 2
# Counters                                             : 5
 27-bit up counter                                     : 1
 6-bit down counter                                    : 2
 6-bit up counter                                      : 2
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 2
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
# Multiplexers                                         : 2
 6-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <units_3> has a constant value of 0 in block <TwoDigitDeco>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MinutesCounter> ...

Optimizing unit <SixBitCounter> ...

Optimizing unit <TwoDigitDeco> ...
WARNING:Xst:1293 - FF/Latch <decoMinutes/units_2> has a constant value of 0 in block <MinutesCounter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decoMinutes/units_1> has a constant value of 0 in block <MinutesCounter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decoMinutes/units_0> has a constant value of 0 in block <MinutesCounter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decoMinutes/decimals_3> has a constant value of 0 in block <MinutesCounter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decoMinutes/decimals_2> has a constant value of 0 in block <MinutesCounter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decoMinutes/decimals_1> has a constant value of 0 in block <MinutesCounter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decoSeconds/units_2> has a constant value of 0 in block <MinutesCounter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decoSeconds/units_1> has a constant value of 0 in block <MinutesCounter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decoSeconds/units_0> has a constant value of 0 in block <MinutesCounter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decoSeconds/decimals_3> has a constant value of 0 in block <MinutesCounter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decoSeconds/decimals_2> has a constant value of 0 in block <MinutesCounter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <decoSeconds/decimals_1> has a constant value of 0 in block <MinutesCounter>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MinutesCounter, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MinutesCounter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 177
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 26
#      LUT2                        : 26
#      LUT3                        : 4
#      LUT4                        : 8
#      LUT5                        : 31
#      LUT6                        : 19
#      MUXCY                       : 33
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 56
#      FD                          : 41
#      FDR                         : 15
# Clock Buffers                    : 3
#      BUFGP                       : 3
# IO Buffers                       : 20
#      IBUF                        : 3
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              54  out of  18224     0%  
 Number of Slice LUTs:                  115  out of   9112     1%  
    Number used as Logic:               115  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    115
   Number with an unused Flip Flop:      61  out of    115    53%  
   Number with an unused LUT:             0  out of    115     0%  
   Number of fully used LUT-FF pairs:    54  out of    115    46%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 30    |
seconds/finish                     | NONE(minutes/out2_0)   | 7     |
fd/clk_1Hz                         | NONE(seconds/out2_0)   | 7     |
incrementMinutes                   | BUFGP                  | 6     |
incrementSeconds                   | BUFGP                  | 6     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.508ns (Maximum Frequency: 285.087MHz)
   Minimum input arrival time before clock: 4.271ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.508ns (frequency: 285.087MHz)
  Total number of paths / destination ports: 1770 / 33
-------------------------------------------------------------------------
Delay:               3.508ns (Levels of Logic = 7)
  Source:            fd/counter_8 (FF)
  Destination:       fd/clk_1Hz (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: fd/counter_8 to fd/clk_1Hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  fd/counter_8 (fd/counter_8)
     LUT5:I0->O            1   0.203   0.000  fd/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_lut<1> (fd/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  fd/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<1> (fd/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  fd/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<2> (fd/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  fd/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<3> (fd/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  fd/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<4> (fd/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<4>)
     MUXCY:CI->O          24   0.019   1.277  fd/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<5> (fd/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<5>)
     LUT5:I3->O            1   0.203   0.000  fd/clk_1Hz_rstpot (fd/clk_1Hz_rstpot)
     FD:D                      0.102          fd/clk_1Hz
    ----------------------------------------
    Total                      3.508ns (1.203ns logic, 2.305ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'seconds/finish'
  Clock period: 3.484ns (frequency: 286.993MHz)
  Total number of paths / destination ports: 59 / 7
-------------------------------------------------------------------------
Delay:               3.484ns (Levels of Logic = 3)
  Source:            minutes/out2_3 (FF)
  Destination:       minutes/out2_3 (FF)
  Source Clock:      seconds/finish rising
  Destination Clock: seconds/finish rising

  Data Path: minutes/out2_3 to minutes/out2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   1.028  minutes/out2_3 (minutes/out2_3)
     LUT5:I0->O            5   0.203   0.715  minutes/Mcount_out2_xor<5>111 (minutes/Mcount_out2_xor<5>11)
     LUT5:I4->O            1   0.205   0.580  minutes/out2_3_glue_set_SW0 (N7)
     LUT6:I5->O            1   0.205   0.000  minutes/out2_3_glue_set (minutes/out2_3_glue_set)
     FDR:D                     0.102          minutes/out2_3
    ----------------------------------------
    Total                      3.484ns (1.162ns logic, 2.322ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fd/clk_1Hz'
  Clock period: 3.484ns (frequency: 286.993MHz)
  Total number of paths / destination ports: 59 / 7
-------------------------------------------------------------------------
Delay:               3.484ns (Levels of Logic = 3)
  Source:            seconds/out2_3 (FF)
  Destination:       seconds/out2_3 (FF)
  Source Clock:      fd/clk_1Hz rising
  Destination Clock: fd/clk_1Hz rising

  Data Path: seconds/out2_3 to seconds/out2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   1.028  seconds/out2_3 (seconds/out2_3)
     LUT5:I0->O            5   0.203   0.715  seconds/Mcount_out2_xor<5>111 (seconds/Mcount_out2_xor<5>11)
     LUT5:I4->O            1   0.205   0.580  seconds/out2_3_glue_set_SW0 (N9)
     LUT6:I5->O            1   0.205   0.000  seconds/out2_3_glue_set (seconds/out2_3_glue_set)
     FDR:D                     0.102          seconds/out2_3
    ----------------------------------------
    Total                      3.484ns (1.162ns logic, 2.322ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'incrementMinutes'
  Clock period: 3.400ns (frequency: 294.105MHz)
  Total number of paths / destination ports: 59 / 6
-------------------------------------------------------------------------
Delay:               3.400ns (Levels of Logic = 3)
  Source:            minutes/out3_4 (FF)
  Destination:       minutes/out3_0 (FF)
  Source Clock:      incrementMinutes rising
  Destination Clock: incrementMinutes rising

  Data Path: minutes/out3_4 to minutes/out3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  minutes/out3_4 (minutes/out3_4)
     LUT4:I1->O            1   0.205   0.580  minutes/Mcount_out3_val_SW0 (N3)
     LUT6:I5->O            6   0.205   0.745  minutes/Mcount_out3_val (minutes/Mcount_out3_val)
     LUT6:I5->O            1   0.205   0.000  minutes/out3_3_rstpot (minutes/out3_3_rstpot)
     FD:D                      0.102          minutes/out3_3
    ----------------------------------------
    Total                      3.400ns (1.164ns logic, 2.236ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'incrementSeconds'
  Clock period: 3.400ns (frequency: 294.105MHz)
  Total number of paths / destination ports: 59 / 6
-------------------------------------------------------------------------
Delay:               3.400ns (Levels of Logic = 3)
  Source:            seconds/out3_4 (FF)
  Destination:       seconds/out3_0 (FF)
  Source Clock:      incrementSeconds rising
  Destination Clock: incrementSeconds rising

  Data Path: seconds/out3_4 to seconds/out3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  seconds/out3_4 (seconds/out3_4)
     LUT4:I1->O            1   0.205   0.580  seconds/Mcount_out3_val_SW0 (N5)
     LUT6:I5->O            6   0.205   0.745  seconds/Mcount_out3_val (seconds/Mcount_out3_val)
     LUT6:I5->O            1   0.205   0.000  seconds/out3_3_rstpot (seconds/out3_3_rstpot)
     FD:D                      0.102          seconds/out3_3
    ----------------------------------------
    Total                      3.400ns (1.164ns logic, 2.236ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.021ns (Levels of Logic = 2)
  Source:            forward (PAD)
  Destination:       decoMinutes/decimals_0 (FF)
  Destination Clock: clk rising

  Data Path: forward to decoMinutes/decimals_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.492  forward_IBUF (forward_IBUF)
     LUT3:I0->O            1   0.205   0.000  minutes/Mmux_out11 (n0004<0>)
     FD:D                      0.102          decoMinutes/decimals_0
    ----------------------------------------
    Total                      3.021ns (1.529ns logic, 1.492ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'seconds/finish'
  Total number of paths / destination ports: 43 / 12
-------------------------------------------------------------------------
Offset:              4.271ns (Levels of Logic = 3)
  Source:            forward (PAD)
  Destination:       minutes/out2_4 (FF)
  Destination Clock: seconds/finish rising

  Data Path: forward to minutes/out2_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.492  forward_IBUF (forward_IBUF)
     LUT3:I0->O            4   0.205   1.048  minutes/out2_cst11 (minutes/out2_cst1)
     LUT6:I0->O            1   0.203   0.000  minutes/out2_4_glue_set (minutes/out2_4_glue_set)
     FDR:D                     0.102          minutes/out2_4
    ----------------------------------------
    Total                      4.271ns (1.732ns logic, 2.539ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fd/clk_1Hz'
  Total number of paths / destination ports: 43 / 12
-------------------------------------------------------------------------
Offset:              4.271ns (Levels of Logic = 3)
  Source:            forward (PAD)
  Destination:       seconds/out2_4 (FF)
  Destination Clock: fd/clk_1Hz rising

  Data Path: forward to seconds/out2_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.492  forward_IBUF (forward_IBUF)
     LUT3:I0->O            4   0.205   1.048  minutes/out2_cst11 (minutes/out2_cst1)
     LUT6:I0->O            1   0.203   0.000  seconds/out2_4_glue_set (seconds/out2_4_glue_set)
     FDR:D                     0.102          seconds/out2_4
    ----------------------------------------
    Total                      4.271ns (1.732ns logic, 2.539ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'incrementMinutes'
  Total number of paths / destination ports: 30 / 6
-------------------------------------------------------------------------
Offset:              4.085ns (Levels of Logic = 3)
  Source:            forward (PAD)
  Destination:       minutes/out3_0 (FF)
  Destination Clock: incrementMinutes rising

  Data Path: forward to minutes/out3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.608  forward_IBUF (forward_IBUF)
     LUT6:I1->O            6   0.203   0.745  minutes/Mcount_out3_val (minutes/Mcount_out3_val)
     LUT6:I5->O            1   0.205   0.000  minutes/out3_3_rstpot (minutes/out3_3_rstpot)
     FD:D                      0.102          minutes/out3_3
    ----------------------------------------
    Total                      4.085ns (1.732ns logic, 2.353ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'incrementSeconds'
  Total number of paths / destination ports: 30 / 6
-------------------------------------------------------------------------
Offset:              4.085ns (Levels of Logic = 3)
  Source:            forward (PAD)
  Destination:       seconds/out3_0 (FF)
  Destination Clock: incrementSeconds rising

  Data Path: forward to seconds/out3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.608  forward_IBUF (forward_IBUF)
     LUT6:I1->O            6   0.203   0.745  seconds/Mcount_out3_val (seconds/Mcount_out3_val)
     LUT6:I5->O            1   0.205   0.000  seconds/out3_3_rstpot (seconds/out3_3_rstpot)
     FD:D                      0.102          seconds/out3_3
    ----------------------------------------
    Total                      4.085ns (1.732ns logic, 2.353ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            decoSeconds/decimals_0 (FF)
  Destination:       secondsUnits<0> (PAD)
  Source Clock:      clk rising

  Data Path: decoSeconds/decimals_0 to secondsUnits<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  decoSeconds/decimals_0 (decoSeconds/decimals_0)
     OBUF:I->O                 2.571          secondsUnits_0_OBUF (secondsUnits<0>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'seconds/finish'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            minutes/finish (FF)
  Destination:       finish (PAD)
  Source Clock:      seconds/finish rising

  Data Path: minutes/finish to finish
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  minutes/finish (minutes/finish)
     OBUF:I->O                 2.571          finish_OBUF (finish)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk             |    3.508|         |         |         |
fd/clk_1Hz      |    1.659|         |         |         |
incrementMinutes|    1.557|         |         |         |
incrementSeconds|    1.557|         |         |         |
seconds/finish  |    1.659|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock fd/clk_1Hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fd/clk_1Hz     |    3.484|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock incrementMinutes
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
incrementMinutes|    3.400|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock incrementSeconds
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
incrementSeconds|    3.400|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock seconds/finish
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
seconds/finish |    3.484|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.40 secs
 
--> 

Total memory usage is 278868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    3 (   0 filtered)

