
---------- Begin Simulation Statistics ----------
final_tick                               542049377000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82512                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739508                       # Number of bytes of host memory used
host_op_rate                                    82787                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7434.25                       # Real time elapsed on the host
host_tick_rate                               72912461                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613417314                       # Number of instructions simulated
sim_ops                                     615456093                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.542049                       # Number of seconds simulated
sim_ticks                                542049377000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.057675                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               75357638                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            86560591                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6677246                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        116486598                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10338066                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10479976                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          141910                       # Number of indirect misses.
system.cpu0.branchPred.lookups              149937841                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053797                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509391                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4697536                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138973744                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19273024                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532373                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       38143458                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561802119                       # Number of instructions committed
system.cpu0.commit.committedOps             562312795                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    976091804                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.576086                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.380474                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    708295983     72.56%     72.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    162639375     16.66%     89.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     36386695      3.73%     92.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34280826      3.51%     96.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9660430      0.99%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3325997      0.34%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1004663      0.10%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1224811      0.13%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19273024      1.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    976091804                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672252                       # Number of function calls committed.
system.cpu0.commit.int_insts                543447029                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174762223                       # Number of loads committed
system.cpu0.commit.membars                    1019961                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019967      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311051865     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175271606     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69815628     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562312795                       # Class of committed instruction
system.cpu0.commit.refs                     245087258                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561802119                       # Number of Instructions Simulated
system.cpu0.committedOps                    562312795                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.907681                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.907681                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            112602882                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1985354                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74653272                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             612339100                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               434403829                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                429987863                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4704911                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4064305                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2012047                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  149937841                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                106642088                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    547492165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2973336                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     622398542                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13369242                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139901                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         429534636                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85695704                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.580737                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         983711532                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.633462                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895127                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               538142472     54.71%     54.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               331936733     33.74%     88.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68596794      6.97%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36273688      3.69%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3859479      0.39%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2725563      0.28%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  133115      0.01%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021871      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021817      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           983711532                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       88027650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4755360                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142796797                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.551636                       # Inst execution rate
system.cpu0.iew.exec_refs                   261957548                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  73366620                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               86792537                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189419758                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            605511                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2260172                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75267028                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          600438380                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            188590928                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4829806                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            591210392                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                399981                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3166511                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4704911                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4198028                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       141662                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10503035                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        27633                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7951                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2415535                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14657535                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4941993                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7951                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       857533                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3897827                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                241433713                       # num instructions consuming a value
system.cpu0.iew.wb_count                    584940437                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.876878                       # average fanout of values written-back
system.cpu0.iew.wb_producers                211707835                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.545786                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     584993538                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               720488555                       # number of integer regfile reads
system.cpu0.int_regfile_writes              373812492                       # number of integer regfile writes
system.cpu0.ipc                              0.524197                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.524197                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020972      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            325168127     54.55%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140027      0.69%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018050      0.17%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           190854359     32.02%     87.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73838618     12.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             596040199                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     901647                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001513                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 167811     18.61%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                649712     72.06%     90.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                84122      9.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             595920826                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2176762600                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    584940391                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        638571039                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 598631827                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                596040199                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1806553                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       38125581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69118                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        274180                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17113192                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    983711532                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.605910                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.816534                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          550839156     56.00%     56.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          302667660     30.77%     86.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          106514940     10.83%     97.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17728398      1.80%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4132612      0.42%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             566296      0.06%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1108601      0.11%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              87021      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              66848      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      983711532                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.556143                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7825993                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1818496                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189419758                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75267028                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1038                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1071739182                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12359797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               94086531                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357822687                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3680282                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               439899438                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5843363                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5319                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            741942234                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             607588033                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          388915234                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                426079057                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9540094                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4704911                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18835079                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31092539                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       741942194                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        106516                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3175                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7977350                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3169                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1557262111                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1208541159                       # The number of ROB writes
system.cpu0.timesIdled                       15839796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1005                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.188584                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2966721                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3699680                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           386590                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4933526                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137264                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140647                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3383                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5554202                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8737                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509187                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           288451                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420633                       # Number of branches committed
system.cpu1.commit.bw_lim_events               512174                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528245                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2637105                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19248776                       # Number of instructions committed
system.cpu1.commit.committedOps              19758162                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114612411                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172391                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.824922                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106486162     92.91%     92.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4009581      3.50%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1342517      1.17%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1278060      1.12%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       358759      0.31%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        97251      0.08%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       484665      0.42%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        43242      0.04%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       512174      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114612411                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227624                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18557424                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320996                       # Number of loads committed
system.cpu1.commit.membars                    1018433                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018433      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11649297     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5830183     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1260111      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19758162                       # Class of committed instruction
system.cpu1.commit.refs                       7090306                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19248776                       # Number of Instructions Simulated
system.cpu1.committedOps                     19758162                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.000462                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.000462                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            101935781                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               105872                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2828215                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23472204                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3247968                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8473168                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                288917                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               254770                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1181450                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5554202                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3200118                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111244365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                34728                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      24033306                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 774112                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048088                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3495832                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3103985                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208078                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115127284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.213187                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.640168                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100076452     86.93%     86.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8977854      7.80%     94.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3539244      3.07%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1765115      1.53%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  666636      0.58%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   88799      0.08%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11863      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     360      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     961      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115127284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         374266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              308531                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4796171                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187164                       # Inst execution rate
system.cpu1.iew.exec_refs                     7787772                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1857546                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               87021981                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6000230                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510042                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           287896                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1936254                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22389733                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5930226                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           284051                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21617756                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                350414                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               799790                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                288917                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1793001                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20814                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          134665                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4691                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          498                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1357                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       679234                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       166944                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           498                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93739                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        214792                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12282796                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21323222                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.851232                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10455510                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184614                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21331138                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26945319                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14296083                       # number of integer regfile writes
system.cpu1.ipc                              0.166654                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166654                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018648      4.65%      4.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13009599     59.40%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  50      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6508081     29.71%     93.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1365333      6.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21901807                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     605477                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027645                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 128272     21.19%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                421656     69.64%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                55547      9.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21488622                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159570519                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21323210                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25021581                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20861083                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21901807                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528650                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2631570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            34170                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           405                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1169673                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115127284                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190240                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.649335                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101925701     88.53%     88.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8322126      7.23%     95.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2837054      2.46%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             936238      0.81%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             746244      0.65%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             141238      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             150965      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              41841      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25877      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115127284                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.189623                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3253524                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          314015                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6000230                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1936254                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu1.numCycles                       115501550                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   968589306                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92377912                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13168724                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3475515                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3828960                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                618003                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4314                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28938773                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23102815                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15473084                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8723870                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5590020                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                288917                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9886334                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2304360                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28938761                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21291                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               800                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7065986                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           789                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136494464                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45306443                       # The number of ROB writes
system.cpu1.timesIdled                           4467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            73.820845                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2468290                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3343622                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           392724                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4705645                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             97932                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         139843                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           41911                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5161795                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2582                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509169                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           246388                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647376                       # Number of branches committed
system.cpu2.commit.bw_lim_events               455000                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528210                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3589719                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505908                       # Number of instructions committed
system.cpu2.commit.committedOps              17015282                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113024036                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150546                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.778003                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106091911     93.87%     93.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3410369      3.02%     96.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1121658      0.99%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1127814      1.00%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       264570      0.23%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        74468      0.07%     99.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       440187      0.39%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        38059      0.03%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       455000      0.40%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113024036                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174086                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893680                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697306                       # Number of loads committed
system.cpu2.commit.membars                    1018421                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018421      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797108     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206475     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993140      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015282                       # Class of committed instruction
system.cpu2.commit.refs                       6199627                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505908                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015282                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.892676                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.892676                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            101918391                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               151587                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2280375                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21760251                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2798056                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7582537                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                246717                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               266852                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1086488                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5161795                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2871998                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110081684                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                17910                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      23670496                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 786106                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.045370                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3157451                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2566222                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.208056                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113632189                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.214901                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.662521                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                99134283     87.24%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8297223      7.30%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3761418      3.31%     97.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1492098      1.31%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  705014      0.62%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  149999      0.13%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   91931      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      61      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     162      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113632189                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         137695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              264215                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4109244                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.164068                       # Inst execution rate
system.cpu2.iew.exec_refs                     6688237                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526469                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87761376                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5639377                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            620686                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           258303                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1733199                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20599594                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5161768                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           171792                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18666050                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                364793                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               805992                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                246717                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1748040                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18474                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           94118                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3193                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          218                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          565                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       942071                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       230878                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           218                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       102068                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        162147                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10813285                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18464852                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.864855                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9351923                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.162300                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18469931                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23139115                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12426030                       # number of integer regfile writes
system.cpu2.ipc                              0.145082                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145082                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018628      5.41%      5.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11091656     58.88%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5704473     30.28%     94.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022945      5.43%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18837842                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     578778                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030724                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 123795     21.39%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408030     70.50%     91.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                46951      8.11%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18397978                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151926321                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18464840                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24184030                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18749362                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18837842                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1850232                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3584311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            39696                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        322022                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2135394                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113632189                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.165779                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.615468                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102348687     90.07%     90.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7203249      6.34%     96.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2273206      2.00%     98.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             749190      0.66%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             718731      0.63%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             141258      0.12%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             143289      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              36969      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              17610      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113632189                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.165578                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3657552                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          429369                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5639377                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1733199                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu2.numCycles                       113769884                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   970321104                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92463016                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442417                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2996007                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3340614                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                727812                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2661                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26282972                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21278949                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14375204                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7760275                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5945358                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                246717                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9793536                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2932787                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26282960                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28031                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               822                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6505658                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           812                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133172958                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41818440                       # The number of ROB writes
system.cpu2.timesIdled                           1782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            66.816029                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2327823                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3483929                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           533515                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4516033                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            102924                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         246599                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          143675                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5037442                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1253                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509160                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           317977                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470644                       # Number of branches committed
system.cpu3.commit.bw_lim_events               427305                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528165                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        4038563                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860511                       # Number of instructions committed
system.cpu3.commit.committedOps              16369854                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106952022                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153058                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.781070                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100154674     93.64%     93.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3438279      3.21%     96.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1155357      1.08%     97.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       973465      0.91%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       248822      0.23%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        74797      0.07%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       442508      0.41%     99.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        36815      0.03%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       427305      0.40%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106952022                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151222                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254671                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568695                       # Number of loads committed
system.cpu3.commit.membars                    1018383                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018383      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353787     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077855     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919691      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369854                       # Class of committed instruction
system.cpu3.commit.refs                       5997558                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860511                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369854                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.792991                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.792991                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             95612161                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               216348                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2183231                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21905114                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3031819                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  7573719                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                318285                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               357546                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1091377                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5037442                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2883846                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103875615                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                30022                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      24225102                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1067646                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.046755                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3217909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2430747                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.224847                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107627361                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.232136                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.688866                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                92950059     86.36%     86.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8262153      7.68%     94.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3865892      3.59%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1532098      1.42%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  769069      0.71%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  171336      0.16%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   76487      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      59      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     208      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107627361                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         112947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              332917                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3939115                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.169907                       # Inst execution rate
system.cpu3.iew.exec_refs                     6464892                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441883                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81423088                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5543036                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            598205                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           259464                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1608488                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           20405041                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5023009                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           292766                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18305857                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                392604                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               788832                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                318285                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1756246                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        16744                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           79438                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2049                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          153                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       974341                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       179625                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           133                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       108569                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        224348                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10721289                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18125387                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.868955                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9316320                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.168232                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18130495                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22522082                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12333519                       # number of integer regfile writes
system.cpu3.ipc                              0.147211                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147211                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018599      5.48%      5.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11079605     59.57%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5563648     29.91%     94.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936630      5.04%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18598623                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     585602                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031486                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 128827     22.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                407543     69.59%     91.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                49230      8.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18165612                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         145470746                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18125375                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24440317                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18617852                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18598623                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1787189                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        4035186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            60563                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        259024                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2277403                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107627361                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.172806                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.629559                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96467892     89.63%     89.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7201979      6.69%     96.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2161827      2.01%     98.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             739417      0.69%     99.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             718675      0.67%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             128813      0.12%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             149553      0.14%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              34984      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              24221      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107627361                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.172625                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3507558                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          331577                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5543036                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1608488                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    216                       # number of misc regfile reads
system.cpu3.numCycles                       107740308                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   976350561                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               86103122                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036769                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2968010                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3742818                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                689165                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  886                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             25976489                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              21154513                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14593586                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7578929                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6018844                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                318285                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9852463                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3556817                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        25976477                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31744                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               823                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6705637                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           813                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   126931885                       # The number of ROB reads
system.cpu3.rob.rob_writes                   41492846                       # The number of ROB writes
system.cpu3.timesIdled                           1504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2468346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4894748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       190579                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        41466                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     34484649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2349604                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     69080480                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2391070                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             905385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1631641                       # Transaction distribution
system.membus.trans_dist::CleanEvict           794664                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              985                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            558                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1561373                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1561333                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        905385                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           140                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7361464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7361464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    262294976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               262294976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1456                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2468441                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2468441    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2468441                       # Request fanout histogram
system.membus.respLayer1.occupancy        13226151000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12127524501                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      3909762375                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   23066623874.496483                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          121     97.58%     97.58% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 222253055500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57238842500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 484810534500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2869687                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2869687                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2869687                       # number of overall hits
system.cpu2.icache.overall_hits::total        2869687                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         2311                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2311                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         2311                       # number of overall misses
system.cpu2.icache.overall_misses::total         2311                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    140562000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    140562000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    140562000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    140562000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2871998                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2871998                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2871998                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2871998                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000805                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000805                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000805                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000805                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 60823.020338                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60823.020338                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 60823.020338                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60823.020338                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    22.750000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2016                       # number of writebacks
system.cpu2.icache.writebacks::total             2016                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          263                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          263                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          263                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          263                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2048                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2048                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2048                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2048                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    124569000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    124569000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    124569000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    124569000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000713                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000713                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000713                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000713                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 60824.707031                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60824.707031                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 60824.707031                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60824.707031                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2016                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2869687                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2869687                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         2311                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2311                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    140562000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    140562000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2871998                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2871998                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000805                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000805                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 60823.020338                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60823.020338                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          263                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          263                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2048                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2048                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    124569000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    124569000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 60824.707031                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60824.707031                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.978984                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2823505                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2016                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1400.548115                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        353978000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.978984                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999343                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999343                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5746044                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5746044                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4648738                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4648738                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4648738                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4648738                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1324252                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1324252                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1324252                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1324252                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 182471727050                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 182471727050                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 182471727050                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 182471727050                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5972990                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5972990                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5972990                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5972990                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.221707                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.221707                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.221707                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.221707                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 137792.298633                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 137792.298633                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 137792.298633                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 137792.298633                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1451664                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       117704                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18238                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1641                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.595570                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    71.726996                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       532457                       # number of writebacks
system.cpu2.dcache.writebacks::total           532457                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       997280                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       997280                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       997280                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       997280                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326972                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326972                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326972                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326972                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38970186148                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38970186148                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38970186148                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38970186148                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054742                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054742                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054742                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054742                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119185.086637                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119185.086637                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119185.086637                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119185.086637                       # average overall mshr miss latency
system.cpu2.dcache.replacements                532457                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4193345                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4193345                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       786906                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       786906                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  85236245000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  85236245000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4980251                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4980251                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.158005                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.158005                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 108318.204462                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108318.204462                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       630990                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       630990                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155916                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155916                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17274240000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17274240000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031307                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031307                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110791.964904                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110791.964904                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       455393                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        455393                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       537346                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       537346                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  97235482050                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  97235482050                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992739                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992739                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.541276                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.541276                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 180955.068150                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 180955.068150                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       366290                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       366290                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       171056                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       171056                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21695946148                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21695946148                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.172307                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.172307                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126835.341339                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126835.341339                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          330                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          205                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4426500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4426500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.383178                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.383178                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21592.682927                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21592.682927                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          132                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          132                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           73                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       364000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       364000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.136449                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.136449                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4986.301370                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4986.301370                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          159                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       937500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       937500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          361                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          361                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.440443                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.440443                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5896.226415                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5896.226415                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       799500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       799500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.434903                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.434903                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5092.356688                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5092.356688                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       306000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       306000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       287000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       287000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284983                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284983                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224186                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224186                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20861279500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20861279500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509169                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509169                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440298                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440298                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93053.444461                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93053.444461                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224185                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224185                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20637093500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20637093500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440296                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440296                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92053.855075                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92053.855075                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.189554                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5479683                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550975                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.945429                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        353989500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.189554                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.912174                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.912174                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13517114                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13517114                       # Number of data accesses
system.cpu3.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4065153979.166667                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23437504710.631039                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          117     97.50%     97.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 222253158000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54230899500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 487818477500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2881661                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2881661                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2881661                       # number of overall hits
system.cpu3.icache.overall_hits::total        2881661                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2185                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2185                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2185                       # number of overall misses
system.cpu3.icache.overall_misses::total         2185                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    123413499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    123413499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    123413499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    123413499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2883846                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2883846                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2883846                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2883846                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000758                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000758                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000758                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000758                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 56482.150572                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56482.150572                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 56482.150572                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56482.150572                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    15.200000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1855                       # number of writebacks
system.cpu3.icache.writebacks::total             1855                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          298                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          298                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          298                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          298                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1887                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1887                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1887                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1887                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    106091500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    106091500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    106091500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    106091500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000654                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000654                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000654                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000654                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 56222.310546                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56222.310546                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 56222.310546                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56222.310546                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1855                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2881661                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2881661                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2185                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2185                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    123413499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    123413499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2883846                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2883846                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000758                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000758                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 56482.150572                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56482.150572                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          298                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          298                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1887                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1887                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    106091500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    106091500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000654                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000654                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 56222.310546                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56222.310546                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978633                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2811265                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1855                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1515.506739                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        360821000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978633                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999332                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999332                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5769579                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5769579                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4476015                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4476015                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4476015                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4476015                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1311588                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1311588                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1311588                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1311588                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 181676146574                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 181676146574                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 181676146574                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 181676146574                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5787603                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5787603                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5787603                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5787603                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.226620                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.226620                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.226620                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.226620                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 138516.170149                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 138516.170149                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 138516.170149                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 138516.170149                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1429471                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       150887                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16545                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1839                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.398972                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.048396                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497957                       # number of writebacks
system.cpu3.dcache.writebacks::total           497957                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1004492                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1004492                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1004492                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1004492                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       307096                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       307096                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       307096                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       307096                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36879863272                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36879863272                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36879863272                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36879863272                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053061                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053061                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053061                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053061                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 120092.294501                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 120092.294501                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 120092.294501                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 120092.294501                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497957                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4067440                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4067440                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       800866                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       800866                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  85731412500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  85731412500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4868306                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4868306                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.164506                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164506                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 107048.385747                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107048.385747                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       649790                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       649790                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       151076                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       151076                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17081308000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17081308000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031033                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031033                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 113064.338479                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 113064.338479                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       408575                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        408575                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       510722                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       510722                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  95944734074                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  95944734074                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919297                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919297                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.555557                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.555557                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 187860.977350                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 187860.977350                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       354702                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       354702                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       156020                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       156020                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19798555272                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19798555272                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169717                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169717                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126897.546930                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126897.546930                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          327                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          186                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4335500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4335500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.362573                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.362573                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23309.139785                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23309.139785                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          129                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           57                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           57                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       413000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       413000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7245.614035                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7245.614035                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          217                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          217                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          153                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       958000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       958000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.413514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.413514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6261.437908                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6261.437908                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          150                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       823000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       823000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.405405                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.405405                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5486.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5486.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       234000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       234000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       219000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       219000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305456                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305456                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203704                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203704                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19148629500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19148629500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509160                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509160                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400079                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400079                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94002.226269                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94002.226269                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203704                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203704                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18944925500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18944925500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400079                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400079                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93002.226269                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93002.226269                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.406668                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5289087                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           510553                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.359526                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        360832500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.406668                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.856458                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.856458                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13105870                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13105870                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    514992041.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   826292017.653578                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2626757000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   535869472500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6179904500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88883926                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88883926                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88883926                       # number of overall hits
system.cpu0.icache.overall_hits::total       88883926                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17758162                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17758162                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17758162                       # number of overall misses
system.cpu0.icache.overall_misses::total     17758162                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232390596496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232390596496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232390596496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232390596496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    106642088                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    106642088                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    106642088                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    106642088                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166521                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166521                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166521                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166521                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13086.410435                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13086.410435                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13086.410435                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13086.410435                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2505                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.457627                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16765995                       # number of writebacks
system.cpu0.icache.writebacks::total         16765995                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       992133                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       992133                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       992133                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       992133                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16766029                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16766029                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16766029                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16766029                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206479327000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206479327000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206479327000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206479327000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157218                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157218                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157218                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157218                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12315.338772                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12315.338772                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12315.338772                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12315.338772                       # average overall mshr miss latency
system.cpu0.icache.replacements              16765995                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88883926                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88883926                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17758162                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17758162                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232390596496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232390596496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    106642088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    106642088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166521                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166521                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13086.410435                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13086.410435                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       992133                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       992133                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16766029                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16766029                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206479327000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206479327000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157218                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157218                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12315.338772                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12315.338772                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999900                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          105649612                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16765996                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.301422                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999900                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        230050204                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       230050204                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    216286966                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       216286966                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    216286966                       # number of overall hits
system.cpu0.dcache.overall_hits::total      216286966                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28442259                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28442259                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28442259                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28442259                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 705629393571                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 705629393571                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 705629393571                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 705629393571                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    244729225                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    244729225                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    244729225                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    244729225                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.116219                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.116219                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.116219                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.116219                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24809.189508                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24809.189508                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24809.189508                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24809.189508                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7381741                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       244843                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           146320                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2911                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.449296                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.109584                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     16153857                       # number of writebacks
system.cpu0.dcache.writebacks::total         16153857                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12459000                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12459000                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12459000                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12459000                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15983259                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15983259                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15983259                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15983259                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 286771721749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 286771721749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 286771721749                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 286771721749                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065310                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065310                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065310                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065310                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17942.005554                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17942.005554                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17942.005554                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17942.005554                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16153857                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    155873250                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      155873250                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19042341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19042341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 427573311000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 427573311000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    174915591                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    174915591                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108866                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108866                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22453.820725                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22453.820725                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5795884                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5795884                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13246457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13246457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 218178657500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 218178657500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075731                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075731                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16470.717981                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16470.717981                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     60413716                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      60413716                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9399918                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9399918                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 278056082571                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 278056082571                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69813634                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69813634                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.134643                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.134643                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29580.692360                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29580.692360                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6663116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6663116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2736802                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2736802                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  68593064249                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  68593064249                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039202                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039202                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25063.217671                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25063.217671                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1203                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1203                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          909                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          909                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9949500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9949500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.430398                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.430398                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10945.544554                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10945.544554                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          874                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          874                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1525500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1525500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016572                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016572                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 43585.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43585.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          275                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          275                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2040500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2040500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2008                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2008                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.136952                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.136952                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         7420                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7420                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1773500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1773500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.132968                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.132968                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6642.322097                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6642.322097                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191318                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191318                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17377443000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17377443000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509391                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509391                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375582                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375582                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90830.151894                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90830.151894                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191318                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191318                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17186125000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17186125000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375582                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375582                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89830.151894                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89830.151894                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.885636                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          232782428                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16174298                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.392119                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.885636                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        506659802                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       506659802                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16722662                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            15168217                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               51104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 820                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               44529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 835                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               44311                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32034296                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16722662                       # number of overall hits
system.l2.overall_hits::.cpu0.data           15168217                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1818                       # number of overall hits
system.l2.overall_hits::.cpu1.data              51104                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                820                       # number of overall hits
system.l2.overall_hits::.cpu2.data              44529                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                835                       # number of overall hits
system.l2.overall_hits::.cpu3.data              44311                       # number of overall hits
system.l2.overall_hits::total                32034296                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             43366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            984931                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2768                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            493590                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1228                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488054                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1052                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            453876                       # number of demand (read+write) misses
system.l2.demand_misses::total                2468865                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            43366                       # number of overall misses
system.l2.overall_misses::.cpu0.data           984931                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2768                       # number of overall misses
system.l2.overall_misses::.cpu1.data           493590                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1228                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488054                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1052                       # number of overall misses
system.l2.overall_misses::.cpu3.data           453876                       # number of overall misses
system.l2.overall_misses::total               2468865                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3737633500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  98495678000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    263211000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57953978499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    111438500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57971053000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     93097000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54287843500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     272913932999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3737633500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  98495678000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    263211000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57953978499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    111438500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57971053000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     93097000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54287843500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    272913932999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16766028                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        16153148                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4586                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          544694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2048                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          532583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          498187                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34503161                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16766028                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       16153148                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4586                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         544694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2048                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         532583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         498187                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34503161                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002587                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.603576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.906179                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.599609                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.916390                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.557499                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.911055                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071555                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002587                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.603576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.906179                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.599609                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.916390                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.557499                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.911055                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071555                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86188.108195                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100002.617442                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95090.679191                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117413.194147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90747.964169                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118779.997705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88495.247148                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119609.416449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110542.266588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86188.108195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100002.617442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95090.679191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117413.194147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90747.964169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118779.997705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88495.247148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119609.416449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110542.266588                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1631642                       # number of writebacks
system.l2.writebacks::total                   1631642                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            324                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            339                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            304                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            265                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2146                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           324                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           339                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           304                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           265                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2146                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        43324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       984623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       487776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       453611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2466719                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        43324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       984623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       487776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       453611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2466719                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3302093500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  88629652000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    214727000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52997896499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     81868500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  53074142501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     62769500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49733778500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 248096928000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3302093500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  88629652000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    214727000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52997896499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     81868500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  53074142501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     62769500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49733778500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 248096928000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.060955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.532926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.905556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.459961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.915869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.396396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.910524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071493                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.060955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.532926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.905556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.459961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.915869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.396396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.910524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071493                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76218.574001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90013.794112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87858.837971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107446.100462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86909.235669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108808.433586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83916.443850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109639.710016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100577.701797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76218.574001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90013.794112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87858.837971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107446.100462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86909.235669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108808.433586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83916.443850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109639.710016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100577.701797                       # average overall mshr miss latency
system.l2.replacements                        4816447                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4243920                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4243920                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4243920                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4243920                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30162308                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30162308                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30162308                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30162308                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  115                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 97                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1570000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1570000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              212                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.923913                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.046512                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.128205                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.131579                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.457547                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18470.588235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16185.567010                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1709000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       101000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       104500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1955500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.923913                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.046512                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.128205                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.131579                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.457547                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20105.882353                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20159.793814                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                103                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.242424                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.142857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.222222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.225564                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       324000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        85500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        83500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       123500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       616500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.242424                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.142857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.222222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.225564                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        21375                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20583.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20550                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2370857                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23463                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            23523                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            26721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2444564                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         536375                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         353634                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         320955                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1561333                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  55169193500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40607663499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41263419500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37720317000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  174760593499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2907232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347676                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4005897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.184497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.937237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.937631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.923144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.389759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102855.639245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115899.704309                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116683.971281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117525.251203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111930.378400                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       536375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       353634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       320955                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1561333                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  49805443500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37103973499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37727079001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34510767000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 159147263000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.184497                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.937237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.937631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.923144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.389759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92855.639245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105899.704309                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106683.969870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107525.251203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101930.378081                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16722662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1818                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           820                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           835                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16726135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        43366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2768                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1052                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            48414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3737633500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    263211000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    111438500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     93097000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4205380000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16766028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16774549                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002587                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.603576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.599609                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.557499                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002886                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86188.108195                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95090.679191                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90747.964169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88495.247148                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86862.890899                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          324                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          286                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          304                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           956                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        43324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2444                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          748                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        47458                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3302093500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    214727000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     81868500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     62769500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3661458500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002584                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.532926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.459961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.396396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76218.574001                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87858.837971                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86909.235669                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83916.443850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77151.555059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12797360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        27641                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        21006                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        17590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12863597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       448556                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       143221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       132921                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          859118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43326484500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17346315000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16707633500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16567526500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  93947959500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13245916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170862                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       150511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13722715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.838226                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.864849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.883131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96591.026538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121115.723253                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124294.253087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124641.903838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109353.964764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          308                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          339                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          278                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          265                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1190                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       448248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       142882                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       857928                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38824208500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15893923000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15347063500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15223011500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  85288206500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.836242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.863060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.881371                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86613.233076                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111238.105570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114409.085149                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114755.544416                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99411.846332                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          134                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             140                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          140                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           146                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.957143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.958904                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          134                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          140                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2628500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        78000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2745500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.957143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.958904                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19615.671642                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19610.714286                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999834                       # Cycle average of tags in use
system.l2.tags.total_refs                    68907364                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4816453                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.306662                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.343017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.770614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.868146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.995546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.962037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.043403                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.552235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.341690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.016303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 556095565                       # Number of tag accesses
system.l2.tags.data_accesses                556095565                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2772672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      63015872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        156416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31568064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         60288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31217664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         47872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29031104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          157869952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2772672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       156416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        60288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        47872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3037248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104425024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104425024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          43323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         984623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         487776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         453611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2466718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1631641                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1631641                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5115165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        116254856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           288564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58238355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           111222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57591919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            88317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         53558043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             291246441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5115165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       288564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       111222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        88317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5603268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192648545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192648545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192648545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5115165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       116254856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          288564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58238355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          111222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57591919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           88317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        53558043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            483894987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1576500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     43323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    918194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    481573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    447767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002761513250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97342                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97342                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5226069                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1484460                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2466718                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1631641                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2466718                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1631641                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  83723                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 55141                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            120370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            190102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            162673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            183758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            157497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            140753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            262271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            170878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           152013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           133637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           140560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           117960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            129987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            174252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            134960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73894                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 101379622000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11914975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            146060778250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42542.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61292.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1067116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  976366                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2466718                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1631641                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  862028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  635042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  407426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  198379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   61826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   38733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   37781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   31663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  99954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1915973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.259033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.881430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.669553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1296345     67.66%     67.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       416223     21.72%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        80536      4.20%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35429      1.85%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18680      0.97%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11527      0.60%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8099      0.42%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5913      0.31%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43221      2.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1915973                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.479875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.713081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97337     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97342                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.652069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88522     90.94%     90.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              846      0.87%     91.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6288      6.46%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1285      1.32%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              307      0.32%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               74      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97342                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              152511680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5358272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100894144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               157869952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104425024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       281.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    291.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  542049282000                       # Total gap between requests
system.mem_ctrls.avgGap                     132260.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2772672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58764416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       156416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31232256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        60288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30820672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        47872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28657088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100894144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5115164.997228656895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 108411555.281614139676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 288564.117287049303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57618839.399570047855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 111222.339805401163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 56859528.500113010406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 88316.677467558460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 52868039.732107281685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186134600.058769196272                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        43323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       984623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       487776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          748                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       453611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1631641                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1506683250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  48377515250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    111334500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32414844750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     42286000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32731998500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     31416000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30844700000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13081041815250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34777.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49133.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45554.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65716.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44889.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67104.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67998.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8017107.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7236682740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3846365325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8646547140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4388459220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42788778240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     127362963720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     100893938880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       295163735265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.532930                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 260760509250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18100160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 263188707750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6443443020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3424752210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8368037160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3840719400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42788778240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     192841295340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      45754291200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       303461316570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.840726                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 116809639250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18100160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 407139577750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3584830944.444445                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22119687689.936054                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          132     97.78%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222253119000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58097199500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 483952177500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3194798                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3194798                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3194798                       # number of overall hits
system.cpu1.icache.overall_hits::total        3194798                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5320                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5320                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5320                       # number of overall misses
system.cpu1.icache.overall_misses::total         5320                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    340507499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    340507499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    340507499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    340507499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3200118                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3200118                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3200118                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3200118                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001662                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001662                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001662                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001662                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64005.168985                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64005.168985                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64005.168985                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64005.168985                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          321                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.100000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4554                       # number of writebacks
system.cpu1.icache.writebacks::total             4554                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          734                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          734                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          734                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          734                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4586                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4586                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4586                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4586                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    291514000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    291514000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    291514000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    291514000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001433                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001433                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001433                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001433                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63566.070650                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63566.070650                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63566.070650                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63566.070650                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4554                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3194798                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3194798                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5320                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5320                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    340507499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    340507499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3200118                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3200118                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001662                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001662                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64005.168985                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64005.168985                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          734                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          734                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4586                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4586                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    291514000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    291514000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63566.070650                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63566.070650                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979337                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3093346                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4554                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           679.259113                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346507000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979337                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999354                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999354                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6404822                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6404822                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5507881                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5507881                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5507881                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5507881                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1444443                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1444443                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1444443                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1444443                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 183933461806                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 183933461806                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 183933461806                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 183933461806                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6952324                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6952324                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6952324                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6952324                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.207764                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.207764                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.207764                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.207764                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 127338.677820                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127338.677820                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 127338.677820                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127338.677820                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1551547                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       108017                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20894                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1567                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.258017                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.932355                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       544285                       # number of writebacks
system.cpu1.dcache.writebacks::total           544285                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1095796                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1095796                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1095796                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1095796                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       348647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       348647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       348647                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       348647                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40006369012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40006369012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40006369012                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40006369012                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050148                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050148                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050148                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050148                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114747.492484                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114747.492484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114747.492484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114747.492484                       # average overall mshr miss latency
system.cpu1.dcache.replacements                544285                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4826795                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4826795                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       865816                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       865816                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  88671871500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  88671871500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5692611                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5692611                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152095                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152095                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102414.221382                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102414.221382                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       694460                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       694460                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       171356                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       171356                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18020280000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18020280000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030101                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030101                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105162.818927                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105162.818927                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       681086                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        681086                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       578627                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       578627                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  95261590306                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  95261590306                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259713                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259713                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.459332                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.459332                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 164633.849278                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 164633.849278                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       401336                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       401336                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177291                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177291                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21986089012                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21986089012                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140739                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140739                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124011.309158                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124011.309158                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          200                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          200                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4943000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4943000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.373134                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.373134                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        24715                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        24715                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           75                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       427500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       427500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.139925                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.139925                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         5700                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5700                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       694000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       694000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          349                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          349                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.406877                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.406877                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4887.323944                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4887.323944                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       573000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       573000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.398281                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.398281                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4122.302158                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4122.302158                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       285000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       285000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       267000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       267000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292357                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292357                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216830                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216830                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19921247000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19921247000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509187                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509187                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425836                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425836                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91874.957340                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91874.957340                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216830                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216830                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19704417000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19704417000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425836                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425836                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90874.957340                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90874.957340                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.181813                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6364878                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           565288                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.259531                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346518500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.181813                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.911932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.911932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15490109                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15490109                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 542049377000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30499592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5875562                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30259018                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3184805                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1100                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           661                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1761                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           52                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           52                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4075988                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4075988                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16774550                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13725043                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          146                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          146                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50298051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     48482173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1654726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1616498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1507214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             103584129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2146049408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2067647744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       584960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69694016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       260096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68161856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       239488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63752704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4416390272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4890335                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109063296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39393989                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072486                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.304697                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36830742     93.49%     93.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2430617      6.17%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20098      0.05%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  70808      0.18%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  36338      0.09%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   5386      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39393989                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69043206443                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         827127117                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3220128                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         766469669                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2984570                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24262669900                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25170505955                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         848629020                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7045565                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               812928520000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205721                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740532                       # Number of bytes of host memory used
host_op_rate                                   206223                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4075.21                       # Real time elapsed on the host
host_tick_rate                               66469995                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   838358044                       # Number of instructions simulated
sim_ops                                     840400157                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.270879                       # Number of seconds simulated
sim_ticks                                270879143000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.865400                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               53114967                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            53186556                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2733757                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         59477606                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             10231                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          14850                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4619                       # Number of indirect misses.
system.cpu0.branchPred.lookups               60314207                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1734                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           765                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2732131                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32286433                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7001189                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3379                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       81551472                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           141014755                       # Number of instructions committed
system.cpu0.commit.committedOps             141015381                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    518304945                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.272070                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.247038                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    482503637     93.09%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8230650      1.59%     94.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     11405386      2.20%     96.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1716963      0.33%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       685306      0.13%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       547136      0.11%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       166092      0.03%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6048586      1.17%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7001189      1.35%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    518304945                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               11208                       # Number of function calls committed.
system.cpu0.commit.int_insts                140405008                       # Number of committed integer instructions.
system.cpu0.commit.loads                     43366413                       # Number of loads committed
system.cpu0.commit.membars                        996                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1047      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        96894923     68.71%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            963      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       43367122     30.75%     99.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        750777      0.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        141015381                       # Class of committed instruction
system.cpu0.commit.refs                      44117993                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  141014755                       # Number of Instructions Simulated
system.cpu0.committedOps                    141015381                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.775047                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.775047                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            390453095                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1675                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            46586573                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             236659460                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32874462                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 94931343                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2733166                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3628                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9813181                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   60314207                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 54158450                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    472571785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               823917                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     267317265                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5469584                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113301                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          55498646                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          53125198                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.502158                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         530805247                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.503609                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.768249                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               334757268     63.07%     63.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               135165246     25.46%     88.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                55683691     10.49%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2304949      0.43%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1746351      0.33%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    6264      0.00%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1138599      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     554      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2325      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           530805247                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1532026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2863047                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                41694856                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.500521                       # Inst execution rate
system.cpu0.iew.exec_refs                   136191959                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    800274                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               48693061                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68249235                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2632                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1871902                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1171062                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          220894076                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            135391685                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2316340                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            266446018                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                427708                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            230788679                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2733166                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            231328101                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8188953                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           85952                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          761                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24882822                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       419482                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           536                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       676390                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2186657                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                153868320                       # num instructions consuming a value
system.cpu0.iew.wb_count                    184032837                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755906                       # average fanout of values written-back
system.cpu0.iew.wb_producers                116310015                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.345707                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     184645323                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               328473812                       # number of integer regfile reads
system.cpu0.int_regfile_writes              142157603                       # number of integer regfile writes
system.cpu0.ipc                              0.264897                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.264897                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1592      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            131115808     48.79%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1254      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  248      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     48.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           136748755     50.88%     99.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             894380      0.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             268762357                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   16328120                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.060753                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1254599      7.68%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              15071867     92.31%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1653      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             285088565                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1087679057                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    184032518                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        300772959                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 220890368                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                268762357                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3708                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       79878698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3021615                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           329                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     49412642                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    530805247                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.506330                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.197866                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          408978146     77.05%     77.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           61610337     11.61%     88.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           22375153      4.22%     92.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            9732354      1.83%     94.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14997793      2.83%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8207248      1.55%     99.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2927434      0.55%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1201620      0.23%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             775162      0.15%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      530805247                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.504872                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2664666                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          226749                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68249235                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1171062                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    869                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       532337273                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9421013                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              284178421                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            107983980                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9188624                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                38701456                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             102552064                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               146278                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            307289370                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             228790983                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          176070341                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 97020872                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1212780                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2733166                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            108077022                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                68086369                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       307289058                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         94310                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1771                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56209837                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1748                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   733863849                       # The number of ROB reads
system.cpu0.rob.rob_writes                  457647390                       # The number of ROB writes
system.cpu0.timesIdled                          16536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  545                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.586278                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13873925                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13931563                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1887909                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20893936                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2741                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16120                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13379                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21831764                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          284                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           591                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1887152                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8392065                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1934371                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2930                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       38676819                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36156636                       # Number of instructions committed
system.cpu1.commit.committedOps              36157547                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    127952757                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.282585                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.194553                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    116155520     90.78%     90.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4860736      3.80%     94.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2824487      2.21%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       714397      0.56%     97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       441608      0.35%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       416701      0.33%     98.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        54818      0.04%     98.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       550119      0.43%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1934371      1.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    127952757                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4190                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35548051                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9348001                       # Number of loads committed
system.cpu1.commit.membars                       1311                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1311      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        26117552     72.23%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        9348592     25.86%     98.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        689852      1.91%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36157547                       # Class of committed instruction
system.cpu1.commit.refs                      10038444                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36156636                       # Number of Instructions Simulated
system.cpu1.committedOps                     36157547                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.727178                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.727178                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             77099643                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  843                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11712592                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84547295                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13041108                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40611489                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1891088                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1743                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1915261                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21831764                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15154656                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    116929591                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               600295                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      98956001                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3783690                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.162002                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15737153                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13876666                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.734301                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         134558589                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.735430                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.044043                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                71902788     53.44%     53.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39201774     29.13%     82.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17238723     12.81%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2560731      1.90%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2156811      1.60%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17797      0.01%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1479432      1.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     110      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     423      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           134558589                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         203645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1998192                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12646016                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.462047                       # Inst execution rate
system.cpu1.iew.exec_refs                    20170602                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    789937                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               31216940                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19481482                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1948                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2314080                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1374899                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           74482369                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19380665                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1613805                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62266456                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                218594                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             27175563                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1891088                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             27518788                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       694481                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          188313                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1279                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3666                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10133481                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       684456                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3666                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       890299                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1107893                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 45297281                       # num instructions consuming a value
system.cpu1.iew.wb_count                     55530058                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.733400                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 33221043                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.412059                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      55808273                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80079914                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42375368                       # number of integer regfile writes
system.cpu1.ipc                              0.268299                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.268299                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1629      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             42882465     67.13%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1524      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20106119     31.47%     98.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             888364      1.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63880261                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1120091                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017534                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 171654     15.33%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                948333     84.67%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  104      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64998723                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         263796274                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55530058                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        112810840                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  74478988                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63880261                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               3381                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       38324822                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           357072                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           451                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25721021                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    134558589                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.474739                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.029715                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           99983985     74.31%     74.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19080415     14.18%     88.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8522320      6.33%     94.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2906322      2.16%     96.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2506066      1.86%     98.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             813719      0.60%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             423055      0.31%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             176605      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             146102      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      134558589                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.474022                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3559113                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          387604                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19481482                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1374899                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    318                       # number of misc regfile reads
system.cpu1.numCycles                       134762234                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   406881142                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               62610666                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27077159                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1712421                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15088528                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              12439268                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               130604                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            108671667                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              80739443                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           61529804                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39823766                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1203883                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1891088                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15111648                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                34452645                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       108671667                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32893                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1488                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7500597                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1460                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   200851491                       # The number of ROB reads
system.cpu1.rob.rob_writes                  156286249                       # The number of ROB writes
system.cpu1.timesIdled                           2778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.431887                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6839832                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6878912                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1027708                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12267632                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2880                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           9385                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6505                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13334482                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          321                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           611                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1026806                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5716449                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1303295                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           2965                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22642617                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            24669805                       # Number of instructions committed
system.cpu2.commit.committedOps              24670747                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     75591570                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.326369                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.256179                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     67053332     88.70%     88.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3862182      5.11%     93.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1884336      2.49%     96.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       524936      0.69%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       365864      0.48%     97.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       283594      0.38%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        40918      0.05%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       273113      0.36%     98.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1303295      1.72%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     75591570                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                4175                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24061166                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5713598                       # Number of loads committed
system.cpu2.commit.membars                       1342                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1342      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18234557     73.91%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             80      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             160      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5714209     23.16%     97.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        720399      2.92%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         24670747                       # Class of committed instruction
system.cpu2.commit.refs                       6434608                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   24669805                       # Number of Instructions Simulated
system.cpu2.committedOps                     24670747                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.222390                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.222390                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             45961325                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  935                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5977142                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              53004650                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7146887                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 23870193                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1032227                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2423                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1287626                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13334482                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  7677695                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70292648                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               267290                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      61105881                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                2066258                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.167738                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           7972481                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6842712                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.768669                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          79298258                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.770615                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.145091                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                43718267     55.13%     55.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20568122     25.94%     81.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9612639     12.12%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2831979      3.57%     96.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1284226      1.62%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   16783      0.02%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1265819      1.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      47      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     376      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            79298258                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         197470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1115874                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8152081                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.480044                       # Inst execution rate
system.cpu2.iew.exec_refs                     9956406                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    819685                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               24535691                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11175511                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1928                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1401410                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1235538                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47188762                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9136721                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           912670                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             38161433                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                149040                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9833889                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1032227                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10086488                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        99767                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           56150                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         5097                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5461913                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       514528                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          5097                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       657473                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        458401                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 28881216                       # num instructions consuming a value
system.cpu2.iew.wb_count                     36507013                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.738806                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21337622                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.459232                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      36737051                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                49948657                       # number of integer regfile reads
system.cpu2.int_regfile_writes               27768389                       # number of integer regfile writes
system.cpu2.ipc                              0.310329                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.310329                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1676      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28711086     73.48%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1182      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  160      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9501640     24.32%     97.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             858359      2.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              39074103                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     214762                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005496                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  84797     39.48%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     39.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                129947     60.51%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   18      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39287189                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         157712562                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     36507013                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         69711872                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47185306                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 39074103                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               3456                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22518015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            51336                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           491                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14625207                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     79298258                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.492749                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.034609                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           58358969     73.59%     73.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           10789712     13.61%     87.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5938615      7.49%     94.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1975296      2.49%     97.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1395859      1.76%     98.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             439623      0.55%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             202053      0.25%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              97644      0.12%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100487      0.13%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       79298258                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.491525                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2125702                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          460163                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11175511                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1235538                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    334                       # number of misc regfile reads
system.cpu2.numCycles                        79495728                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   462147792                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               37897267                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             18235336                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1436836                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 8269155                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               5798344                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               119805                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68829301                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50967625                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38486299                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 23676668                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1213147                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1032227                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8388368                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20250963                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68829301                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         34573                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1377                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4236879                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1365                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   121600287                       # The number of ROB reads
system.cpu2.rob.rob_writes                   98338562                       # The number of ROB writes
system.cpu2.timesIdled                           2578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.590703                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4944043                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4964362                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           528255                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9202821                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              2987                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           6279                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3292                       # Number of indirect misses.
system.cpu3.branchPred.lookups               10170230                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          337                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           565                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           527299                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5332557                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1343955                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           2905                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14867639                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            23099534                       # Number of instructions committed
system.cpu3.commit.committedOps              23100389                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     66933476                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.345125                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.323038                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     59378737     88.71%     88.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3299964      4.93%     93.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1625543      2.43%     96.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       477295      0.71%     96.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       317619      0.47%     97.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       148955      0.22%     97.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        39293      0.06%     97.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       302115      0.45%     97.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1343955      2.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     66933476                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                4298                       # Number of function calls committed.
system.cpu3.commit.int_insts                 22490973                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5213803                       # Number of loads committed
system.cpu3.commit.membars                       1205                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1205      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17132430     74.17%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             80      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             160      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5214368     22.57%     96.74% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        752146      3.26%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         23100389                       # Class of committed instruction
system.cpu3.commit.refs                       5966514                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   23099534                       # Number of Instructions Simulated
system.cpu3.committedOps                     23100389                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.004289                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.004289                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             46056443                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  971                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4409859                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              41042028                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4707749                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16614639                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                534448                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3248                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1303415                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   10170230                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5461904                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     63028618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               121419                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      46374653                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1070808                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.146550                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5652672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4947030                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.668245                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          69216694                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.670032                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.105559                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                42586508     61.53%     61.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15053563     21.75%     83.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 7133176     10.31%     93.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2722005      3.93%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  712471      1.03%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   13402      0.02%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  994973      1.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      58      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     538      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69216694                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         180990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              590255                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6873667                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.462296                       # Inst execution rate
system.cpu3.iew.exec_refs                     8514933                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    828321                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               24182618                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8790592                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              1965                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           553295                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1151515                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           37893523                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              7686612                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           457735                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             32082259                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                147221                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9792268                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                534448                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10067097                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        82561                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           26691                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         6757                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3576789                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       398804                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          6757                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       401415                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        188840                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24880383                       # num instructions consuming a value
system.cpu3.iew.wb_count                     30761081                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.728392                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 18122676                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.443258                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      30937868                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                42555055                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23239107                       # number of integer regfile writes
system.cpu3.ipc                              0.332857                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.332857                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1609      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             23831043     73.24%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 778      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  160      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     73.24% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             7867157     24.18%     97.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             839247      2.58%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              32539994                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     206928                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.006359                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  80201     38.76%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     38.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                126716     61.24%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   11      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32745313                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         134528935                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     30761081                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         52693410                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  37890277                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 32539994                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               3246                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14793134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            25325                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           341                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9893697                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     69216694                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.470118                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.045185                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           52522148     75.88%     75.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8181316     11.82%     87.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4691670      6.78%     94.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1754978      2.54%     97.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1286881      1.86%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             404083      0.58%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             186706      0.27%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              89067      0.13%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              99845      0.14%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69216694                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.468892                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1533008                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          542930                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8790592                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1151515                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    404                       # number of misc regfile reads
system.cpu3.numCycles                        69397684                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   472245744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               37285041                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             17017393                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2065265                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5463819                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5915164                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               100862                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             54162153                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              39827838                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29846199                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 16868101                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1235430                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                534448                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9002062                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12828806                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        54162153                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         63223                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1526                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5127348                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1506                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   103555092                       # The number of ROB reads
system.cpu3.rob.rob_writes                   78221810                       # The number of ROB writes
system.cpu3.timesIdled                           2551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12101075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23522733                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1217209                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       527833                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13620009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7585821                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27736811                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8113654                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12008596                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       525374                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10900416                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7377                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1082                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79886                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79761                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12008598                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35611090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               35611090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    807278784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               807278784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4193                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12096943                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12096943    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12096943                       # Request fanout histogram
system.membus.respLayer1.occupancy        63839304248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29580510029                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                460                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          231                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1000568807.359307                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2466732552.695380                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          231    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   7638718000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            231                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39747748500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 231131394500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7674434                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7674434                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7674434                       # number of overall hits
system.cpu2.icache.overall_hits::total        7674434                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3261                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3261                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3261                       # number of overall misses
system.cpu2.icache.overall_misses::total         3261                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    196121500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    196121500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    196121500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    196121500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7677695                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7677695                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7677695                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7677695                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000425                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000425                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000425                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000425                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 60141.521006                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60141.521006                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 60141.521006                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60141.521006                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          218                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    27.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2878                       # number of writebacks
system.cpu2.icache.writebacks::total             2878                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          383                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          383                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          383                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          383                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2878                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2878                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2878                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2878                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    172955500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    172955500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    172955500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    172955500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000375                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000375                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000375                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000375                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 60095.726199                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60095.726199                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 60095.726199                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60095.726199                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2878                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7674434                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7674434                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3261                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3261                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    196121500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    196121500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7677695                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7677695                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000425                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000425                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 60141.521006                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60141.521006                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          383                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          383                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2878                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2878                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    172955500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    172955500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 60095.726199                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60095.726199                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7725542                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2910                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2654.825430                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15358268                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15358268                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7009594                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7009594                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7009594                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7009594                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2121352                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2121352                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2121352                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2121352                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 174821735490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 174821735490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 174821735490                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 174821735490                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      9130946                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9130946                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      9130946                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9130946                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.232326                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.232326                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.232326                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.232326                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 82410.526631                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82410.526631                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 82410.526631                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82410.526631                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7581010                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        39903                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           106554                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            460                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.147118                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    86.745652                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       622390                       # number of writebacks
system.cpu2.dcache.writebacks::total           622390                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1494706                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1494706                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1494706                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1494706                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       626646                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       626646                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       626646                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       626646                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  63245712994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  63245712994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  63245712994                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  63245712994                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.068629                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.068629                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.068629                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.068629                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 100927.338552                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100927.338552                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 100927.338552                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100927.338552                       # average overall mshr miss latency
system.cpu2.dcache.replacements                622385                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6588669                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6588669                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1822556                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1822556                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 145611950000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 145611950000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8411225                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8411225                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.216681                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.216681                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 79894.362642                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79894.362642                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1217004                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1217004                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       605552                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       605552                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60639677500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60639677500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.071993                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.071993                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 100139.504948                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100139.504948                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       420925                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        420925                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       298796                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       298796                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  29209785490                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  29209785490                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       719721                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       719721                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.415155                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.415155                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97758.288230                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97758.288230                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277702                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277702                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        21094                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        21094                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2606035494                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2606035494                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.029309                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029309                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123543.922158                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123543.922158                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          671                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          671                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          248                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          248                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      8145000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      8145000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.269859                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.269859                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 32842.741935                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 32842.741935                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          105                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          143                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          143                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       689500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       689500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.155604                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.155604                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4821.678322                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4821.678322                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          346                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          346                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          313                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          313                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1365500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1365500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          659                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          659                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.474962                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.474962                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4362.619808                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4362.619808                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          311                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          311                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1113500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1113500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.471927                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.471927                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  3580.385852                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3580.385852                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       979000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       979000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       920000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       920000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          183                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            183                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          428                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          428                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      1989000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      1989000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          611                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          611                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.700491                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.700491                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4647.196262                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4647.196262                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          428                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          428                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1561000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1561000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.700491                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.700491                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3647.196262                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3647.196262                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.328253                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7644999                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           625826                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.215854                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.328253                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.854008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.854008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18892067                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18892067                       # Number of data accesses
system.cpu3.numPwrStateTransitions                430                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          216                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1093427817.129630                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2627822031.464893                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          216    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8018468000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            216                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34698734500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 236180408500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5458789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5458789                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5458789                       # number of overall hits
system.cpu3.icache.overall_hits::total        5458789                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3115                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3115                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3115                       # number of overall misses
system.cpu3.icache.overall_misses::total         3115                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    180760500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    180760500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    180760500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    180760500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5461904                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5461904                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5461904                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5461904                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000570                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000570                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000570                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000570                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 58029.052970                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58029.052970                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 58029.052970                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58029.052970                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2748                       # number of writebacks
system.cpu3.icache.writebacks::total             2748                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          367                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          367                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          367                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          367                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2748                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2748                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2748                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2748                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    158870000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    158870000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    158870000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    158870000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000503                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000503                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000503                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000503                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 57812.954876                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57812.954876                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 57812.954876                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57812.954876                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2748                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5458789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5458789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3115                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3115                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    180760500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    180760500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5461904                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5461904                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000570                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000570                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 58029.052970                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58029.052970                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          367                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          367                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2748                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2748                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    158870000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    158870000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 57812.954876                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57812.954876                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5533820                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2780                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1990.582734                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10926556                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10926556                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5740520                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5740520                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5740520                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5740520                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2022031                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2022031                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2022031                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2022031                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 168474068986                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 168474068986                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 168474068986                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 168474068986                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      7762551                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7762551                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      7762551                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7762551                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.260485                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.260485                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.260485                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.260485                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83319.231498                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83319.231498                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83319.231498                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83319.231498                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5962595                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        41697                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            86227                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            545                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    69.149976                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    76.508257                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       528079                       # number of writebacks
system.cpu3.dcache.writebacks::total           528079                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1479648                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1479648                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1479648                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1479648                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       542383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       542383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       542383                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       542383                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  54367686489                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  54367686489                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  54367686489                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  54367686489                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.069872                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.069872                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.069872                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.069872                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 100238.551889                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100238.551889                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 100238.551889                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100238.551889                       # average overall mshr miss latency
system.cpu3.dcache.replacements                528079                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5287122                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5287122                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1724014                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1724014                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 138885669500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 138885669500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      7011136                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7011136                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.245897                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.245897                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 80559.478925                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 80559.478925                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1201928                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1201928                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       522086                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       522086                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  51739544500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51739544500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.074465                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.074465                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 99101.574262                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99101.574262                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       453398                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        453398                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       298017                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       298017                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29588399486                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29588399486                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       751415                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       751415                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.396608                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.396608                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99284.267293                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99284.267293                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       277720                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       277720                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        20297                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        20297                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2628141989                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2628141989                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.027012                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.027012                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 129484.258215                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 129484.258215                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          667                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          667                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          279                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          279                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      9686500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      9686500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.294926                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.294926                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 34718.637993                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34718.637993                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          144                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          135                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          135                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1589500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1589500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.142706                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.142706                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 11774.074074                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11774.074074                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          407                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          407                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          309                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          309                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2209500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2209500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          716                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          716                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.431564                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.431564                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7150.485437                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7150.485437                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          306                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          306                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1934500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1934500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.427374                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.427374                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6321.895425                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6321.895425                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       505500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       505500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       474500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       474500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          226                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            226                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          339                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          339                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      1671500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      1671500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          565                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          565                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.600000                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.600000                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4930.678466                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4930.678466                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          339                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          339                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1332500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1332500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.600000                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3930.678466                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3930.678466                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.466086                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6289470                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           542101                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.602026                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.466086                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.827065                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.827065                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         16071632                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        16071632                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 50                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           25                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       188420760                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   144108932.937691                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           25    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        57500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    297005500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             25                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   266168624000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4710519000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     54141490                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        54141490                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     54141490                       # number of overall hits
system.cpu0.icache.overall_hits::total       54141490                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16960                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16960                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16960                       # number of overall misses
system.cpu0.icache.overall_misses::total        16960                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1237334000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1237334000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1237334000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1237334000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     54158450                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     54158450                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     54158450                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     54158450                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000313                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000313                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72956.014151                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72956.014151                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72956.014151                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72956.014151                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          824                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.777778                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15448                       # number of writebacks
system.cpu0.icache.writebacks::total            15448                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1511                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1511                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1511                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1511                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1127301000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1127301000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1127301000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1127301000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000285                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000285                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000285                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000285                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72969.188944                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72969.188944                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72969.188944                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72969.188944                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15448                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     54141490                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       54141490                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16960                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16960                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1237334000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1237334000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     54158450                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     54158450                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72956.014151                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72956.014151                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1511                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1511                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1127301000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1127301000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000285                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000285                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72969.188944                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72969.188944                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           54157280                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15480                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3498.532300                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        108332348                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       108332348                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     37970792                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        37970792                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     37970792                       # number of overall hits
system.cpu0.dcache.overall_hits::total       37970792                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20192896                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20192896                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20192896                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20192896                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1363411377479                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1363411377479                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1363411377479                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1363411377479                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     58163688                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     58163688                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     58163688                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     58163688                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.347174                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.347174                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.347174                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.347174                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67519.358168                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67519.358168                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67519.358168                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67519.358168                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    338126813                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        85094                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8349544                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1724                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.496441                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    49.358469                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11011066                       # number of writebacks
system.cpu0.dcache.writebacks::total         11011066                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9177433                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9177433                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9177433                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9177433                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11015463                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11015463                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11015463                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11015463                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 866548928271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 866548928271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 866548928271                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 866548928271                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.189387                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.189387                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.189387                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.189387                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78666.591524                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78666.591524                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78666.591524                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78666.591524                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11011065                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     37534533                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       37534533                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19879362                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19879362                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1333631662000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1333631662000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     57413895                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57413895                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.346247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.346247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67086.240595                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67086.240595                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8891354                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8891354                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10988008                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10988008                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 863620437000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 863620437000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.191382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.191382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78596.633439                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78596.633439                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       436259                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436259                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       313534                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       313534                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29779715479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29779715479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       749793                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       749793                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.418161                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.418161                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 94980.817005                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94980.817005                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       286079                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       286079                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        27455                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        27455                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2928491271                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2928491271                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036617                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036617                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 106665.134620                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 106665.134620                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          723                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          723                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          461                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          461                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10628000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10628000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.389358                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.389358                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23054.229935                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23054.229935                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          421                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          421                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           40                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       271500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       271500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.033784                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.033784                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6787.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6787.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          516                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          516                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          497                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          497                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      4304000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4304000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1013                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1013                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.490622                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.490622                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8659.959759                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8659.959759                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          493                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          493                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3814000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3814000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.486673                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.486673                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7736.308316                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7736.308316                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          655                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            655                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          110                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          110                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       509000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       509000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.143791                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.143791                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4627.272727                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4627.272727                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          110                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          110                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       399000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       399000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.143791                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.143791                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3627.272727                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3627.272727                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950294                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           48993785                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11012549                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.448905                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950294                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998447                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998447                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        127345817                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       127345817                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2332                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1395963                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              228973                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1166                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               62776                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1234                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               40776                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1734415                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2332                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1395963                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1195                       # number of overall hits
system.l2.overall_hits::.cpu1.data             228973                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1166                       # number of overall hits
system.l2.overall_hits::.cpu2.data              62776                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1234                       # number of overall hits
system.l2.overall_hits::.cpu3.data              40776                       # number of overall hits
system.l2.overall_hits::total                 1734415                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9611564                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1628                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1431729                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            559473                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            489918                       # number of demand (read+write) misses
system.l2.demand_misses::total               12110655                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13117                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9611564                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1628                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1431729                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1712                       # number of overall misses
system.l2.overall_misses::.cpu2.data           559473                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1514                       # number of overall misses
system.l2.overall_misses::.cpu3.data           489918                       # number of overall misses
system.l2.overall_misses::total              12110655                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1076577500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 829266117499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    143290500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 148192277998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    154262000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  61290711500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    139576000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  52839883500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1093102696497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1076577500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 829266117499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    143290500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 148192277998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    154262000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  61290711500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    139576000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  52839883500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1093102696497                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11007527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2823                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1660702                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          622249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2748                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          530694                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13845070                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11007527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2823                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1660702                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         622249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2748                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         530694                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13845070                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.849052                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.873181                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.576691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.862123                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.594858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.899114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.550946                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.923165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.874727                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.849052                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.873181                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.576691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.862123                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.594858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.899114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.550946                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.923165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.874727                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82074.979035                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86277.958249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88016.277641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103505.815694                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90106.308411                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109550.794230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92190.224571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 107854.546067                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90259.585175                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82074.979035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86277.958249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88016.277641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103505.815694                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90106.308411                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109550.794230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92190.224571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 107854.546067                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90259.585175                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              525373                       # number of writebacks
system.l2.writebacks::total                    525373                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           6429                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            401                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8535                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            480                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2058                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            287                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           4082                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               22296                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          6429                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           401                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8535                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           480                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2058                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           287                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          4082                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              22296                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9605135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1423194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       557415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       485836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12088359                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9605135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1423194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       557415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       485836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12088359                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    944606001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 732843544034                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    103099500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 133454065521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    108614000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  55587016528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    107657500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  47732150519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 970880753603                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    944606001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 732843544034                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    103099500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 133454065521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    108614000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  55587016528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    107657500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  47732150519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 970880753603                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.847498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.872597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.434644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.856983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.428075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.895807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.446507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.915473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.873116                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.847498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.872597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.434644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.856983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.428075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.895807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.446507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.915473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.873116                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72145.879554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76297.058192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84025.672372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93770.817978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88160.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99722.857347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87740.423798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 98247.454942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80315.347485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72145.879554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76297.058192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84025.672372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93770.817978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88160.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99722.857347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87740.423798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 98247.454942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80315.347485                       # average overall mshr miss latency
system.l2.replacements                       19482891                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       603055                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           603055                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       603055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       603055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12316195                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12316195                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12316195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12316195                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             677                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           11272                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             231                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             119                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12299                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1601                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2078                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           481                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           155                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4315                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     41741000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     51387000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     10093000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2706000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    105927000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2278                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        13350                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          712                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          274                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            16614                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.702809                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.155655                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.675562                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.565693                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.259721                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26071.830106                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 24729.066410                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 20983.367983                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 17458.064516                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 24548.551564                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1597                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2074                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          476                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          154                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4301                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     32124500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     41514000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      9602500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3156500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     86397500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.701054                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.155356                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.668539                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.562044                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.258878                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20115.529117                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20016.393443                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20173.319328                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20496.753247                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20087.770286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                186                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               79                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            265                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.360902                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.095238                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.031250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.448276                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.298113                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           79                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       988000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       523500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1610000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.360902                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.095238                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.031250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.448276                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.298113                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20583.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20134.615385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20379.746835                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             2031                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4676                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          22321                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19153                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19149                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79758                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2792092000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2517137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2540568500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2579391500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10429189000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        24352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        20463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84434                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.916598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.935982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.960207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.972475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.944619                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 125088.123292                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131422.596982                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 132770.760387                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134701.107107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130760.412749                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        22321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2568882000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2325607000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2349218500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2387901500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9631609000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.916598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.935982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.960207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.972475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.944619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 115088.123292                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121422.596982                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 122770.760387                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124701.107107                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120760.412749                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2332                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17971                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1076577500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    143290500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    154262000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    139576000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1513706000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2748                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.849052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.576691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.594858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.550946                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.751988                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82074.979035                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88016.277641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90106.308411                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92190.224571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84230.482444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          401                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          480                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          287                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1192                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1232                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    944606001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    103099500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    108614000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    107657500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1263977001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.847498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.434644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.428075                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.446507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.702109                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72145.879554                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84025.672372                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88160.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87740.423798                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75330.889862                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1393932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       227663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        61983                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        40234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1723812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9589243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1412576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       540338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       470769                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12012926                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 826474025499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 145675140998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58750143000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  50260492000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1081159801497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10983175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1640239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       602321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13736738                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.873085                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.861201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.897093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.921265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.874511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86187.619346                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103127.294388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 108728.505121                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 106762.535341                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89999.705442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         6429                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8535                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2058                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         4082                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        21104                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9582814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1404041                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       538280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       466687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11991822                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 730274662034                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 131128458521                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53237798028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  45344249019                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 959985167602                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.872499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.855998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.893676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.913276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.872975                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76206.703170                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93393.610672                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 98903.540960                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 97162.014410                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80053.320305                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    26758150                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19482955                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.373413                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.212035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.085316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       37.447584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.894336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.059301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.006851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.282334                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.331438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.585119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.045224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.020036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 233732835                       # Number of tag accesses
system.l2.tags.data_accesses                233732835                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        837952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     614728640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         78528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91084352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         78848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      35674560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         78528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31093504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          773654912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       837952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        78528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        78848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        78528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1073856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33623936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33623936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9605135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1423193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         557415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         485836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12088358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       525374                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             525374                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3093453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2269383435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           289901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        336254578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           291082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        131699176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           289901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        114787368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2856088894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3093453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       289901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       291082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       289901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3964336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124128922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124128922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124128922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3093453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2269383435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          289901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       336254578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          291082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       131699176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          289901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       114787368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2980217816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    512674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9561163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1411721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    553843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    482878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014861620750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31835                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31835                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22254308                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             482754                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12088359                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     525374                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12088359                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   525374                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  61974                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12700                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            224387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            187933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            177094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            177708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2014339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2534234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1827448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1425726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1036059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            777187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           476397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           300871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           248070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           226151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           192556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           200225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             62294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23022                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 244704299502                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                60131925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            470199018252                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20347.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39097.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8587832                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  434812                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12088359                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               525374                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3202146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3378729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2439956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1321790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  539630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  400641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  281201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  189852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  122691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   75906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  42391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  22048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3516412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.214896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.278416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.441154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1698861     48.31%     48.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       863597     24.56%     72.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       312537      8.89%     81.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       155844      4.43%     86.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        97949      2.79%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65576      1.86%     90.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48579      1.38%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35333      1.00%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       238136      6.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3516412                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     377.771761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     86.236833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7951.319085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        31819     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31835                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.104036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.097310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.489554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30209     94.89%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              398      1.25%     96.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              902      2.83%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              233      0.73%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      0.21%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31835                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              769688640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3966336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32811008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               773654976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33623936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2841.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2856.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  270879214500                       # Total gap between requests
system.mem_ctrls.avgGap                      21474.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       838016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    611914432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        78528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     90350144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        78848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     35445952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        78528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     30904192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32811008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3093689.645939259324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2258994270.370975017548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 289900.503709139419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 333544114.911792993546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 291081.842355060915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 130855227.934621751308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 289900.503709139419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 114088488.533057719469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121127849.256374835968                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9605135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1227                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1423193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       557415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1227                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       485836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       525374                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    402499250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 335136079251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     51444250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  74427889501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     56683250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32475353250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     56230250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27592839250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6541196032000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30739.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34891.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41926.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52296.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46009.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58260.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45827.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     56794.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12450551.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10816171800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5748939240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24686664240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1191689460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21382710960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     120527579010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2520682080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       186874436790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        689.881232                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5507078500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9045140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 256326924500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14291017020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7595844300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         61181724660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1484458380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21382710960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     122794559070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        611646240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       229341960630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        846.657879                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    583153250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9045140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 261250849750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                442                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    916658272.522523                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2176319108.030637                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          222    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6490186500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    67381006500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 203498136500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15151464                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15151464                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15151464                       # number of overall hits
system.cpu1.icache.overall_hits::total       15151464                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3192                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3192                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3192                       # number of overall misses
system.cpu1.icache.overall_misses::total         3192                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    182452500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    182452500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    182452500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    182452500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15154656                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15154656                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15154656                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15154656                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000211                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000211                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57159.304511                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57159.304511                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57159.304511                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57159.304511                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    25.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2823                       # number of writebacks
system.cpu1.icache.writebacks::total             2823                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          369                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          369                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          369                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          369                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2823                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2823                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2823                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2823                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    162085000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    162085000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    162085000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    162085000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000186                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000186                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57415.869642                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57415.869642                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57415.869642                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57415.869642                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2823                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15151464                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15151464                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3192                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3192                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    182452500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    182452500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15154656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15154656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57159.304511                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57159.304511                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          369                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          369                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2823                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2823                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    162085000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    162085000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57415.869642                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57415.869642                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15260325                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2855                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5345.122592                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30312135                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30312135                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11074654                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11074654                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11074654                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11074654                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3654572                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3654572                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3654572                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3654572                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 280740816818                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 280740816818                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 280740816818                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 280740816818                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     14729226                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14729226                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     14729226                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14729226                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.248117                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.248117                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.248117                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.248117                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76819.068503                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76819.068503                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76819.068503                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76819.068503                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     40826682                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        24050                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           729483                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            377                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.966598                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.793103                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1661303                       # number of writebacks
system.cpu1.dcache.writebacks::total          1661303                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1976173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1976173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1976173                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1976173                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1678399                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1678399                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1678399                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1678399                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 154331758843                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 154331758843                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 154331758843                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 154331758843                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.113950                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.113950                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.113950                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.113950                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91951.770016                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91951.770016                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91951.770016                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91951.770016                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1661279                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10698112                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10698112                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3341972                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3341972                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 251588539000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 251588539000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14040084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14040084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.238031                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.238031                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75281.462262                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75281.462262                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1697899                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1697899                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1644073                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1644073                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 151542630500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 151542630500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.117099                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.117099                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92175.122698                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92175.122698                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       376542                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        376542                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       312600                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       312600                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29152277818                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29152277818                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       689142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       689142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.453608                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.453608                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 93257.446635                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93257.446635                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       278274                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       278274                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        34326                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        34326                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2789128343                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2789128343                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049810                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049810                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81254.103100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81254.103100                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          689                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          689                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          240                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          240                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     10096000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10096000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.258342                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.258342                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42066.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42066.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          121                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1295500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1295500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.130248                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.130248                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10706.611570                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10706.611570                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          399                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          399                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          303                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          303                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1530500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1530500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          702                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          702                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.431624                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.431624                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5051.155116                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5051.155116                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          301                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          301                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1279500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1279500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.428775                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.428775                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4250.830565                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4250.830565                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       833000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       833000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       783000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       783000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          189                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            189                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          402                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          402                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1888000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1888000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          591                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          591                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.680203                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.680203                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4696.517413                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4696.517413                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          402                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          402                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1486000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1486000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.680203                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.680203                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3696.517413                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3696.517413                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.159200                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12793241                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1664847                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.684334                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.159200                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.911225                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.911225                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31127714                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31127714                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270879143000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13783769                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1128428                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13243668                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18957518                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           19679                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1268                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          20947                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          143                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          143                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85220                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23898                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13759876                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33037109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5014760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1872917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1602276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41598754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1977344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1409189824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       361344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    212608128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       368384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79656832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       351744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     67761024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1772274624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19511026                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35164160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33372979                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.307783                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.559336                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24279502     72.75%     72.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8320488     24.93%     97.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 449785      1.35%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 241300      0.72%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  81836      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     68      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33372979                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27715290176                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         941433201                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4562931                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         816389453                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4270072                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16526360352                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23196935                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2510148155                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4440447                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
