<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Sep  3 10:55:48 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="Main_Blocks" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="21" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="sram_ctrl_0_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sram_ctrl_0" PORT="A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CE_n" SIGIS="undef" SIGNAME="sram_ctrl_0_CE_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sram_ctrl_0" PORT="CE_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="DQ_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DQ_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sram_ctrl_0" PORT="DQ_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="sram_ctrl_0_DQ_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sram_ctrl_0" PORT="DQ_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="sram_ctrl_0_DQ_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sram_ctrl_0" PORT="DQ_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="WE_n" SIGIS="undef" SIGNAME="sram_ctrl_0_WE_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sram_ctrl_0" PORT="WE_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn0" SIGIS="undef" SIGNAME="External_Ports_btn0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Switchmod_0" PORT="i_signal"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led0" SIGIS="undef" SIGNAME="Switchmod_0_led0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Switchmod_0" PORT="led0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Switchmod_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="UART_TXmod_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="sram_ctrl_0" PORT="sysclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="uart_rxd_out" SIGIS="undef" SIGNAME="UART_TXmod_0_o_TX_Serial">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_TXmod_0" PORT="o_TX_Serial"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Switchmod_0" HWVERSION="1.0" INSTANCE="Switchmod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Switchmod" VLNV="xilinx.com:module_ref:Switchmod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Main_Blocks_Switchmod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="i_signal" SIGIS="undef" SIGNAME="External_Ports_btn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef" SIGNAME="Switchmod_0_led0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_signal" SIGIS="undef" SIGNAME="Switchmod_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sram_ctrl_0" PORT="reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_TXmod_0" HWVERSION="1.0" INSTANCE="UART_TXmod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TXmod" VLNV="xilinx.com:module_ref:UART_TXmod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Baud_Rate" VALUE="115200"/>
        <PARAMETER NAME="Clockfrequency" VALUE="12000000"/>
        <PARAMETER NAME="Component_Name" VALUE="Main_Blocks_UART_TXmod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="i_TX_Byte" RIGHT="0" SIGIS="undef" SIGNAME="sram_ctrl_0_o_TX_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sram_ctrl_0" PORT="o_TX_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_TX_DV" SIGIS="undef" SIGNAME="sram_ctrl_0_o_TX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sram_ctrl_0" PORT="o_TX_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Active" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef" SIGNAME="UART_TXmod_0_o_TX_Done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sram_ctrl_0" PORT="i_TX_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Serial" SIGIS="undef" SIGNAME="UART_TXmod_0_o_TX_Serial">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uart_rxd_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sram_ctrl_0" HWVERSION="1.0" INSTANCE="sram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sram_ctrl" VLNV="xilinx.com:module_ref:sram_ctrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="22"/>
        <PARAMETER NAME="CLK_FREQ" VALUE="12000000"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="Main_Blocks_sram_ctrl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="21" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="sram_ctrl_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CE2" SIGIS="undef"/>
        <PORT DIR="O" NAME="CE_n" SIGIS="undef" SIGNAME="sram_ctrl_0_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DQ_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DQ_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="sram_ctrl_0_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DQ_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="sram_ctrl_0_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DQ_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LB_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="OE_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="UB_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="WE_n" SIGIS="undef" SIGNAME="sram_ctrl_0_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="WE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef"/>
        <PORT DIR="I" NAME="i_TX_done" SIGIS="undef" SIGNAME="UART_TXmod_0_o_TX_Done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_TXmod_0" PORT="o_TX_Done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_DV" SIGIS="undef" SIGNAME="sram_ctrl_0_o_TX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_TXmod_0" PORT="i_TX_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_TX_data" RIGHT="0" SIGIS="undef" SIGNAME="sram_ctrl_0_o_TX_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_TXmod_0" PORT="i_TX_Byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Switchmod_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Switchmod_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
