Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s1000-4-fg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "top.v" in library work
Compiling verilog include file "rom1.v"
Compiling verilog include file "data_line1.v"
Compiling verilog include file "data_line2.v"
Module <top> compiled
Module <number_1> compiled
Module <number_10> compiled
Module <frq_div10> compiled
Module <segment> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work> with parameters.
	address_line1 = "10000000"
	address_line2 = "11000000"
	brightness_set = "00000000000000000000000000000111"
	delay_100ms = "00000000000000000000000000000000"
	delay_2sec = "00000000000000000000000000000110"
	disp_line1 = "00000000000000000000000000000100"
	disp_line2 = "00000000000000000000000000000101"
	disp_on = "00000000000000000000000000000011"
	entry_mode = "00000000000000000000000000000010"
	function_set = "00000000000000000000000000000001"

Analyzing hierarchy for module <frq_div10> in library <work>.

Analyzing hierarchy for module <number_1> in library <work>.

Analyzing hierarchy for module <number_10> in library <work>.

Analyzing hierarchy for module <segment> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
	address_line1 = 8'b10000000
	address_line2 = 8'b11000000
	brightness_set = 32'sb00000000000000000000000000000111
	delay_100ms = 32'sb00000000000000000000000000000000
	delay_2sec = 32'sb00000000000000000000000000000110
	disp_line1 = 32'sb00000000000000000000000000000100
	disp_line2 = 32'sb00000000000000000000000000000101
	disp_on = 32'sb00000000000000000000000000000011
	entry_mode = 32'sb00000000000000000000000000000010
	function_set = 32'sb00000000000000000000000000000001
	Calling function <rom1>.
	Calling function <rom1>.
	Calling function <rom1>.
	Calling function <rom1>.
	Calling function <rom1>.
	Calling function <rom1>.
	Calling function <rom1>.
	Calling function <rom1>.
	Calling function <rom1>.
	Calling function <rom1>.
	Calling function <data_line1>.
	Calling function <data_line2>.
Module <top> is correct for synthesis.
 
Analyzing module <frq_div10> in library <work>.
Module <frq_div10> is correct for synthesis.
 
Analyzing module <number_1> in library <work>.
Module <number_1> is correct for synthesis.
 
Analyzing module <number_10> in library <work>.
Module <number_10> is correct for synthesis.
 
Analyzing module <segment> in library <work>.
Module <segment> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <frq_div10>.
    Related source file is "top.v".
    Found 1-bit register for signal <clk_1hz>.
    Found 3-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <frq_div10> synthesized.


Synthesizing Unit <number_1>.
    Related source file is "top.v".
    Found 4-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <number_1> synthesized.


Synthesizing Unit <number_10>.
    Related source file is "top.v".
WARNING:Xst:1780 - Signal <clk_10> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <number_10> synthesized.


Synthesizing Unit <segment>.
    Related source file is "top.v".
    Found 16x8-bit ROM for signal <seg_data>.
    Summary:
	inferred   1 ROM(s).
Unit <segment> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:1780 - Signal <cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <vfd_routine>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | mclk                      (rising_edge)        |
    | Clock enable       | vfd_routine$cmp_eq0000    (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <data_line2/1/data_line2>.
    Found 16x8-bit ROM for signal <data_line1/1/data_line1>.
    Found 16x140-bit ROM for signal <cnt_row$rom0000>.
    Found 1-bit register for signal <am>.
    Found 10-bit register for signal <dot_row>.
    Found 7-bit register for signal <led>.
    Found 8-bit register for signal <seg_com>.
    Found 8-bit register for signal <seg_data>.
    Found 8-bit register for signal <vfd_data>.
    Found 1-bit register for signal <vfd_e>.
    Found 1-bit register for signal <vfd_rs>.
    Found 1-bit register for signal <clk_col>.
    Found 1-bit register for signal <clk_fra>.
    Found 2-bit up counter for signal <cnt_brightness>.
    Found 3-bit up counter for signal <cnt_clk>.
    Found 8-bit up counter for signal <cnt_col>.
    Found 5-bit register for signal <cnt_delay_20m>.
    Found 5-bit adder for signal <cnt_delay_20m$addsub0000> created at line 190.
    Found 9-bit register for signal <cnt_delay_2sec>.
    Found 9-bit adder for signal <cnt_delay_2sec$addsub0000> created at line 203.
    Found 4-bit up counter for signal <cnt_fra>.
    Found 5-bit register for signal <cnt_line>.
    Found 5-bit adder for signal <cnt_line$addsub0000> created at line 218.
    Found 4-bit up counter for signal <cnt_row>.
    Found 4-bit up counter for signal <day>.
    Found 4-bit up counter for signal <location>.
    Found 3-bit comparator greatequal for signal <vfd_e$cmp_ge0000> created at line 257.
    Found 3-bit comparator lessequal for signal <vfd_e$cmp_le0000> created at line 257.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 ROM(s).
	inferred   7 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 9
 16x140-bit ROM                                        : 1
 16x8-bit ROM                                          : 8
# Adders/Subtractors                                   : 4
 4-bit subtractor                                      : 1
 5-bit adder                                           : 2
 9-bit adder                                           : 1
# Counters                                             : 16
 2-bit up counter                                      : 1
 3-bit up counter                                      : 7
 4-bit up counter                                      : 7
 8-bit up counter                                      : 1
# Registers                                            : 16
 1-bit register                                        : 8
 10-bit register                                       : 1
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 2
 3-bit comparator greatequal                           : 1
 3-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <vfd_routine/FSM> on signal <vfd_routine[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00000001
 0001  | 00000010
 0010  | 00000100
 0011  | 00001000
 0100  | 00010000
 0101  | 00100000
 0110  | 01000000
 0111  | 10000000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 9
 16x140-bit ROM                                        : 1
 16x8-bit ROM                                          : 8
# Adders/Subtractors                                   : 4
 4-bit subtractor                                      : 1
 5-bit adder                                           : 2
 9-bit adder                                           : 1
# Counters                                             : 16
 2-bit up counter                                      : 1
 3-bit up counter                                      : 7
 4-bit up counter                                      : 7
 8-bit up counter                                      : 1
# Registers                                            : 68
 Flip-Flops                                            : 68
# Comparators                                          : 2
 3-bit comparator greatequal                           : 1
 3-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <seg_data_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...
WARNING:Xst:1710 - FF/Latch <seg_com_2> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_com_5> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.
FlipFlop cnt_line_1 has been replicated 1 time(s)
FlipFlop cnt_line_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 134
 Flip-Flops                                            : 134

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 61

Cell Usage :
# BELS                             : 408
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 7
#      LUT2                        : 45
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 89
#      LUT3_D                      : 4
#      LUT3_L                      : 6
#      LUT4                        : 166
#      LUT4_D                      : 10
#      LUT4_L                      : 16
#      MUXCY                       : 12
#      MUXF5                       : 20
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 134
#      FD                          : 6
#      FDC                         : 69
#      FDCE                        : 30
#      FDE                         : 8
#      FDP                         : 1
#      FDPE                        : 4
#      FDR                         : 4
#      FDRE                        : 4
#      FDRS                        : 1
#      FDS                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 60
#      IBUF                        : 1
#      OBUF                        : 59
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000fg676-4 

 Number of Slices:                      188  out of   7680     2%  
 Number of Slice Flip Flops:            134  out of  15360     0%  
 Number of 4 input LUTs:                366  out of  15360     2%  
 Number of IOs:                          61
 Number of bonded IOBs:                  61  out of    391    15%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 92    |
clk_col                            | NONE(clk_fra)          | 9     |
f2/clk_1hz                         | NONE(f3/clk_1hz)       | 4     |
f1/clk_1hz                         | NONE(f2/clk_1hz)       | 4     |
clk_fra                            | NONE(cnt_fra_0)        | 4     |
f3/clk_1hz                         | NONE(d1/cnt_0)         | 4     |
d1/cnt_3                           | NONE(d2/cnt_0)         | 3     |
d2/cnt_2                           | NONE(d3/cnt_0)         | 4     |
d5/cnt_3                           | NONE(d6/cnt_0)         | 3     |
d3/cnt_3                           | NONE(d4/cnt_0)         | 3     |
d4/cnt_2                           | NONE(d5/cnt_0)         | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 83    |
rst_2(rst_2:O)                     | NONE(d1/cnt_0)         | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.289ns (Maximum Frequency: 137.193MHz)
   Minimum input arrival time before clock: 5.862ns
   Maximum output required time after clock: 11.086ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 7.289ns (frequency: 137.193MHz)
  Total number of paths / destination ports: 1088 / 140
-------------------------------------------------------------------------
Delay:               7.289ns (Levels of Logic = 4)
  Source:            vfd_routine_FSM_FFd7 (FF)
  Destination:       vfd_data_1 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: vfd_routine_FSM_FFd7 to vfd_data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.720   1.405  vfd_routine_FSM_FFd7 (vfd_routine_FSM_FFd7)
     LUT2:I0->O            2   0.551   0.945  vfd_data_mux0000<4>31 (N104)
     LUT4_D:I2->O          4   0.551   0.943  vfd_e_or0000 (vfd_e_or0000)
     LUT4:I3->O            1   0.551   0.869  vfd_data_mux0000<6>9 (vfd_data_mux0000<6>9)
     LUT4:I2->O            1   0.551   0.000  vfd_data_mux0000<6>100 (vfd_data_mux0000<6>)
     FDC:D                     0.203          vfd_data_1
    ----------------------------------------
    Total                      7.289ns (3.127ns logic, 4.162ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_col'
  Clock period: 5.961ns (frequency: 167.757MHz)
  Total number of paths / destination ports: 108 / 9
-------------------------------------------------------------------------
Delay:               5.961ns (Levels of Logic = 9)
  Source:            cnt_col_1 (FF)
  Destination:       cnt_col_7 (FF)
  Source Clock:      clk_col rising
  Destination Clock: clk_col rising

  Data Path: cnt_col_1 to cnt_col_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  cnt_col_1 (cnt_col_1)
     LUT1:I0->O            1   0.551   0.000  Mcount_cnt_col_cy<1>_rt (Mcount_cnt_col_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  Mcount_cnt_col_cy<1> (Mcount_cnt_col_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_cnt_col_cy<2> (Mcount_cnt_col_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_cnt_col_cy<3> (Mcount_cnt_col_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_cnt_col_cy<4> (Mcount_cnt_col_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_cnt_col_cy<5> (Mcount_cnt_col_cy<5>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_cnt_col_cy<6> (Mcount_cnt_col_cy<6>)
     XORCY:CI->O           1   0.904   0.996  Mcount_cnt_col_xor<7> (Result<7>)
     LUT3:I1->O            1   0.551   0.000  Mcount_cnt_col_eqn_71 (Mcount_cnt_col_eqn_7)
     FDC:D                     0.203          cnt_col_7
    ----------------------------------------
    Total                      5.961ns (3.749ns logic, 2.212ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'f2/clk_1hz'
  Clock period: 3.930ns (frequency: 254.453MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               3.930ns (Levels of Logic = 1)
  Source:            f3/cnt_1 (FF)
  Destination:       f3/clk_1hz (FF)
  Source Clock:      f2/clk_1hz rising
  Destination Clock: f2/clk_1hz rising

  Data Path: f3/cnt_1 to f3/clk_1hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   1.256  f3/cnt_1 (f3/cnt_1)
     LUT3:I0->O            1   0.551   0.801  f3/cnt_cmp_eq000011 (f3/cnt_cmp_eq0000)
     FDPE:CE                   0.602          f3/clk_1hz
    ----------------------------------------
    Total                      3.930ns (1.873ns logic, 2.057ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'f1/clk_1hz'
  Clock period: 3.930ns (frequency: 254.453MHz)
  Total number of paths / destination ports: 12 / 5
-------------------------------------------------------------------------
Delay:               3.930ns (Levels of Logic = 1)
  Source:            f2/cnt_1 (FF)
  Destination:       f2/clk_1hz (FF)
  Source Clock:      f1/clk_1hz rising
  Destination Clock: f1/clk_1hz rising

  Data Path: f2/cnt_1 to f2/clk_1hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   1.256  f2/cnt_1 (f2/cnt_1)
     LUT3:I0->O            1   0.551   0.801  f2/cnt_cmp_eq000011 (f2/cnt_cmp_eq0000)
     FDPE:CE                   0.602          f2/clk_1hz
    ----------------------------------------
    Total                      3.930ns (1.873ns logic, 2.057ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_fra'
  Clock period: 3.192ns (frequency: 313.283MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               3.192ns (Levels of Logic = 1)
  Source:            cnt_fra_0 (FF)
  Destination:       cnt_fra_0 (FF)
  Source Clock:      clk_fra rising
  Destination Clock: clk_fra rising

  Data Path: cnt_fra_0 to cnt_fra_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   0.917  cnt_fra_0 (cnt_fra_0)
     INV:I->O              1   0.551   0.801  Mcount_cnt_fra_xor<0>11_INV_0 (Mcount_cnt_fra)
     FDC:D                     0.203          cnt_fra_0
    ----------------------------------------
    Total                      3.192ns (1.474ns logic, 1.718ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'f3/clk_1hz'
  Clock period: 3.445ns (frequency: 290.276MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               3.445ns (Levels of Logic = 1)
  Source:            d1/cnt_0 (FF)
  Destination:       d1/cnt_0 (FF)
  Source Clock:      f3/clk_1hz falling
  Destination Clock: f3/clk_1hz falling

  Data Path: d1/cnt_0 to d1/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.720   1.170  d1/cnt_0 (d1/cnt_0)
     INV:I->O              1   0.551   0.801  d1/Mcount_cnt_xor<0>11_INV_0 (d1/Mcount_cnt)
     FDC:D                     0.203          d1/cnt_0
    ----------------------------------------
    Total                      3.445ns (1.474ns logic, 1.971ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd1/cnt_3'
  Clock period: 3.393ns (frequency: 294.724MHz)
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Delay:               3.393ns (Levels of Logic = 1)
  Source:            d2/cnt_0 (FF)
  Destination:       d2/cnt_0 (FF)
  Source Clock:      d1/cnt_3 falling
  Destination Clock: d1/cnt_3 falling

  Data Path: d2/cnt_0 to d2/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.720   1.118  d2/cnt_0 (d2/cnt_0)
     INV:I->O              1   0.551   0.801  d2/Mcount_cnt_xor<0>11_INV_0 (d2/Mcount_cnt)
     FDC:D                     0.203          d2/cnt_0
    ----------------------------------------
    Total                      3.393ns (1.474ns logic, 1.919ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd2/cnt_2'
  Clock period: 3.445ns (frequency: 290.276MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               3.445ns (Levels of Logic = 1)
  Source:            d3/cnt_0 (FF)
  Destination:       d3/cnt_0 (FF)
  Source Clock:      d2/cnt_2 falling
  Destination Clock: d2/cnt_2 falling

  Data Path: d3/cnt_0 to d3/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.720   1.170  d3/cnt_0 (d3/cnt_0)
     INV:I->O              1   0.551   0.801  d3/Mcount_cnt_xor<0>11_INV_0 (d3/Mcount_cnt)
     FDC:D                     0.203          d3/cnt_0
    ----------------------------------------
    Total                      3.445ns (1.474ns logic, 1.971ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd5/cnt_3'
  Clock period: 3.463ns (frequency: 288.767MHz)
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Delay:               3.463ns (Levels of Logic = 1)
  Source:            d6/cnt_0 (FF)
  Destination:       d6/cnt_0 (FF)
  Source Clock:      d5/cnt_3 falling
  Destination Clock: d5/cnt_3 falling

  Data Path: d6/cnt_0 to d6/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.720   1.188  d6/cnt_0 (d6/cnt_0)
     INV:I->O              1   0.551   0.801  d6/Mcount_cnt_xor<0>11_INV_0 (d6/Mcount_cnt)
     FDC:D                     0.203          d6/cnt_0
    ----------------------------------------
    Total                      3.463ns (1.474ns logic, 1.989ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd3/cnt_3'
  Clock period: 3.393ns (frequency: 294.724MHz)
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Delay:               3.393ns (Levels of Logic = 1)
  Source:            d4/cnt_0 (FF)
  Destination:       d4/cnt_0 (FF)
  Source Clock:      d3/cnt_3 falling
  Destination Clock: d3/cnt_3 falling

  Data Path: d4/cnt_0 to d4/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.720   1.118  d4/cnt_0 (d4/cnt_0)
     INV:I->O              1   0.551   0.801  d4/Mcount_cnt_xor<0>11_INV_0 (d4/Mcount_cnt)
     FDC:D                     0.203          d4/cnt_0
    ----------------------------------------
    Total                      3.393ns (1.474ns logic, 1.919ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd4/cnt_2'
  Clock period: 3.512ns (frequency: 284.738MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               3.512ns (Levels of Logic = 1)
  Source:            d5/cnt_0 (FF)
  Destination:       d5/cnt_0 (FF)
  Source Clock:      d4/cnt_2 falling
  Destination Clock: d4/cnt_2 falling

  Data Path: d5/cnt_0 to d5/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.720   1.237  d5/cnt_0 (d5/cnt_0)
     INV:I->O              1   0.551   0.801  d5/Mcount_cnt_xor<0>11_INV_0 (d5/Mcount_cnt)
     FDC:D                     0.203          d5/cnt_0
    ----------------------------------------
    Total                      3.512ns (1.474ns logic, 2.038ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              5.862ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       day_0 (FF)
  Destination Clock: mclk rising

  Data Path: rst to day_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            94   0.821   2.547  rst_IBUF (rst_IBUF)
     LUT4:I0->O            4   0.551   0.917  day_and00001215 (day_and0000)
     FDRE:R                    1.026          day_0
    ----------------------------------------
    Total                      5.862ns (2.398ns logic, 3.464ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_col'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.983ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       clk_fra (FF)
  Destination Clock: clk_col rising

  Data Path: rst to clk_fra
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            94   0.821   2.208  rst_IBUF (rst_IBUF)
     INV:I->O              1   0.551   0.801  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.602          clk_fra
    ----------------------------------------
    Total                      4.983ns (1.974ns logic, 3.009ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 100 / 54
-------------------------------------------------------------------------
Offset:              11.086ns (Levels of Logic = 3)
  Source:            cnt_row_1 (FF)
  Destination:       dot_col<5> (PAD)
  Source Clock:      mclk rising

  Data Path: cnt_row_1 to dot_col<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.720   1.527  cnt_row_1 (cnt_row_1)
     LUT3:I0->O            2   0.551   1.216  cnt_row_or000011 (N14)
     LUT4:I0->O            2   0.551   0.877  dot_col<5>1 (dot_col_5_OBUF)
     OBUF:I->O                 5.644          dot_col_5_OBUF (dot_col<5>)
    ----------------------------------------
    Total                     11.086ns (7.466ns logic, 3.620ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_fra'
  Total number of paths / destination ports: 39 / 13
-------------------------------------------------------------------------
Offset:              10.865ns (Levels of Logic = 3)
  Source:            cnt_fra_2 (FF)
  Destination:       dot_col<11> (PAD)
  Source Clock:      clk_fra rising

  Data Path: cnt_fra_2 to dot_col<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.720   1.526  cnt_fra_2 (cnt_fra_2)
     LUT3:I0->O            2   0.551   1.072  dot_col<0>11 (N0)
     LUT4:I1->O            1   0.551   0.801  dot_col<11>1 (dot_col_11_OBUF)
     OBUF:I->O                 5.644          dot_col_11_OBUF (dot_col<11>)
    ----------------------------------------
    Total                     10.865ns (7.466ns logic, 3.399ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.61 secs
 
--> 

Total memory usage is 4513812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

