
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8872
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:77]
INFO: [Synth 8-3491] module 'hardware_accelerator' declared at 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/hardware_accelerator.vhd:12' bound to instance 'U0' of component 'hardware_accelerator' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'hardware_accelerator' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/hardware_accelerator.vhd:33]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_IN_data_V_U' of component 'regslice_both' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/hardware_accelerator.vhd:115]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (1#1) [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (2#1) [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (3#1) [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_IN_keep_V_U' of component 'regslice_both' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/hardware_accelerator.vhd:129]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized1' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized0' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized0' (3#1) [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized0' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized0' (3#1) [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized1' (3#1) [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_IN_last_V_U' of component 'regslice_both' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/hardware_accelerator.vhd:143]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized3' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized1' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized1' (3#1) [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized1' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized1' (3#1) [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized3' (3#1) [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_OUT_data_V_U' of component 'regslice_both' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/hardware_accelerator.vhd:157]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_OUT_keep_V_U' of component 'regslice_both' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/hardware_accelerator.vhd:171]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_OUT_last_V_U' of component 'regslice_both' [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/hardware_accelerator.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'hardware_accelerator' (4#1) [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/2c1d/hdl/vhdl/hardware_accelerator.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'bd_0_hls_inst_0' (5#1) [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:77]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1078.461 ; gain = 42.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1078.461 ; gain = 42.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1078.461 ; gain = 42.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1078.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/hardware_accelerator_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/hardware_accelerator_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1193.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1204.605 ; gain = 11.219
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1204.605 ; gain = 168.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1204.605 ; gain = 168.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1204.605 ; gain = 168.277
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1204.605 ; gain = 168.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 10    
+---Muxes : 
	   2 Input   33 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1204.605 ; gain = 168.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1204.605 ; gain = 168.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1204.605 ; gain = 168.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1204.605 ; gain = 168.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1207.379 ; gain = 171.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1207.379 ; gain = 171.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1207.379 ; gain = 171.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1207.379 ; gain = 171.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1207.379 ; gain = 171.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1207.379 ; gain = 171.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    10|
|3     |LUT2   |    11|
|4     |LUT3   |    82|
|5     |LUT4   |     9|
|6     |LUT5   |    10|
|7     |LUT6   |     4|
|8     |FDRE   |   172|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1207.379 ; gain = 171.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1207.379 ; gain = 44.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1207.379 ; gain = 171.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1219.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1219.453 ; gain = 183.125
INFO: [Common 17-1381] The checkpoint 'C:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 71e9574638ce8021
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kevin/OneDrive/Documents/ING5_HW_SW_CoDesign/Lab3/my_hardware_accelerator/my_hardware_accelerator/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 10:40:18 2020...
