# Reading E:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do HW4P1_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/repos/ECEN5863_HW/HW4/HW4P1 {E:/repos/ECEN5863_HW/HW4/HW4P1/HW4P1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:40 on Sep 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/repos/ECEN5863_HW/HW4/HW4P1" E:/repos/ECEN5863_HW/HW4/HW4P1/HW4P1.v 
# -- Compiling module HW4P1
# 
# Top level modules:
# 	HW4P1
# End time: 17:33:41 on Sep 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.HW4P1
# vsim work.HW4P1 
# Start time: 17:33:50 on Sep 28,2020
# Loading work.HW4P1
add wave -position end  sim:/HW4P1/A
add wave -position end  sim:/HW4P1/B
add wave -position end  sim:/HW4P1/Equals
force -freeze sim:/HW4P1/A 01 0
force -freeze sim:/HW4P1/B 00 0
run
force -freeze sim:/HW4P1/B 01 0
run
force -freeze sim:/HW4P1/A 00 0
run
run
# End time: 17:41:00 on Sep 28,2020, Elapsed time: 0:07:10
# Errors: 0, Warnings: 0
