<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="my_pokey.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="aaatop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="aaatop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="aaatop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="aaatop.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aaatop.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="aaatop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="aaatop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="aaatop.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="aaatop_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aaatop_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aaatop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_pokey_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1299945235" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1299945235">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1299947229" xil_pn:in_ck="5520350296046566795" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1299947229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="aaatop.vhd"/>
      <outfile xil_pn:name="pokey.vhd"/>
      <outfile xil_pn:name="tb_pokey.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1299947157" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8862630664214866157" xil_pn:start_ts="1299947157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299947157" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5760546719604565035" xil_pn:start_ts="1299947157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299945235" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1052283409691380393" xil_pn:start_ts="1299945235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299947157" xil_pn:in_ck="5520350296046566795" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1299947157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="aaatop.vhd"/>
      <outfile xil_pn:name="pokey.vhd"/>
      <outfile xil_pn:name="tb_pokey.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1299947160" xil_pn:in_ck="5520350296046566795" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2913152811122833016" xil_pn:start_ts="1299947157">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1299945212" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1299945212">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1299945212" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7327087876084877925" xil_pn:start_ts="1299945212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299945212" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1052283409691380393" xil_pn:start_ts="1299945212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299945212" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1299945212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299945212" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7672393007289603239" xil_pn:start_ts="1299945212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299945212" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297138737980" xil_pn:start_ts="1299945212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299945212" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2297978936017358495" xil_pn:start_ts="1299945212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1299945220" xil_pn:in_ck="6648381007487194654" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8801176179280105848" xil_pn:start_ts="1299945212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="aaatop.lso"/>
      <outfile xil_pn:name="aaatop.ngc"/>
      <outfile xil_pn:name="aaatop.ngr"/>
      <outfile xil_pn:name="aaatop.prj"/>
      <outfile xil_pn:name="aaatop.stx"/>
      <outfile xil_pn:name="aaatop.syr"/>
      <outfile xil_pn:name="aaatop.xst"/>
      <outfile xil_pn:name="aaatop_vhdl.prj"/>
      <outfile xil_pn:name="aaatop_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
