// Seed: 3341412638
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    output wire id_2,
    input  wor  id_3
);
  logic [7:0] id_5;
  assign id_5[1] = id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
module module_1 (
    output uwire id_0,
    input  logic id_1,
    input  tri   id_2,
    output wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    output tri0  id_6,
    output logic id_7,
    input  wor   id_8,
    output tri1  id_9
);
  always @(posedge 1'b0 or posedge (1'b0)) begin
    id_7 <= id_1;
    id_6 = id_5;
  end
  always force id_3 = 1;
  module_0(
      id_6, id_2, id_6, id_5
  );
  supply1 id_11 = ((1));
  always @(negedge 1'b0) $display(id_2);
endmodule
