$date
	Tue Nov  7 21:55:47 2017
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench $end
$scope module runway_pick $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # clk $end
$var wire 2 $ d [1:0] $end
$var wire 1 % en $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var integer 32 ( counta [31:0] $end
$var integer 32 ) countb [31:0] $end
$var reg 4 * signal [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b0 )
b0 (
0'
0&
1%
b0 $
0#
z"
z!
$end
#1000
1'
b1011 *
0%
1#
#2000
0#
#3000
b1 )
1#
#4000
0#
#5000
b10 )
1#
#6000
0#
#7000
b11 )
1#
#8000
0#
#9000
b100 )
1#
#10000
0#
#11000
b101 )
1#
1%
#12000
1&
b1010 *
0#
0%
#13000
b110 )
b1 (
1#
#14000
0#
#15000
b111 )
b10 (
1#
#16000
0#
#17000
b1000 )
b11 (
1#
#18000
0#
#19000
b1001 )
b100 (
1#
#20000
0#
#21000
b1010 )
b101 (
1#
#22000
0#
1%
#23000
b1011 )
b110 (
b1101 *
1#
0%
#24000
0#
#25000
b1100 )
b111 (
1#
1%
#26000
0#
0%
#27000
b1101 )
b1000 (
1#
#28000
0#
1%
#29000
b1110 )
b1001 (
1#
0%
#30000
0#
#31000
0'
b1111 )
b1010 (
1#
1%
#32000
1'
b1011 *
0#
0%
#33000
b10000 )
b1011 (
1#
#34000
0#
#35000
b10001 )
b1100 (
1#
#36000
0#
#37000
b10010 )
b1101 (
1#
#38000
0#
#39000
b10011 )
b1110 (
1#
#40000
0#
#41000
0&
b10100 )
b1111 (
1#
#42000
0#
#43000
b10101 )
1#
#44000
0#
#45000
b10110 )
1#
#46000
0#
#47000
b10111 )
1#
#48000
0#
#49000
b11000 )
1#
#50000
0#
#51000
b11001 )
1#
#52000
0#
#53000
b11010 )
1#
#54000
0#
#55000
b11011 )
1#
#56000
0#
#57000
b11100 )
1#
#58000
0#
#59000
b11101 )
1#
#60000
0#
