|DummyTopLevel
clock => SerialBlock:serialblock_inst.clock
clock => datatext_error3[0].CLK
clock => datatext_error3[1].CLK
clock => datatext_error3[2].CLK
clock => datatext_error3[3].CLK
clock => datatext_error3[4].CLK
clock => datatext_error3[5].CLK
clock => datatext_error3[6].CLK
clock => datatext_error3[7].CLK
clock => datatext_error3[8].CLK
clock => datatext_error3[9].CLK
clock => datatext_error3[10].CLK
clock => datatext_error3[11].CLK
clock => datatext_error3[12].CLK
clock => datatext_error3[13].CLK
clock => datatext_error3[14].CLK
clock => datatext_error3[15].CLK
clock => datatext_error3[16].CLK
clock => datatext_error3[17].CLK
clock => datatext_error3[18].CLK
clock => datatext_error3[19].CLK
clock => datatext_error3[20].CLK
clock => datatext_error3[21].CLK
clock => datatext_error3[22].CLK
clock => datatext_error3[23].CLK
clock => datatext_error3[24].CLK
clock => datatext_error3[25].CLK
clock => datatext_error3[26].CLK
clock => datatext_error3[27].CLK
clock => datatext_error3[28].CLK
clock => datatext_error3[29].CLK
clock => datatext_error3[30].CLK
clock => datatext_error3[31].CLK
clock => datatext_error3[32].CLK
clock => datatext_error3[33].CLK
clock => datatext_error3[34].CLK
clock => datatext_error3[35].CLK
clock => datatext_error3[36].CLK
clock => datatext_error3[37].CLK
clock => datatext_error3[38].CLK
clock => datatext_error3[39].CLK
clock => datatext_error3[40].CLK
clock => datatext_error3[41].CLK
clock => datatext_error3[42].CLK
clock => datatext_error3[43].CLK
clock => datatext_error3[44].CLK
clock => datatext_error3[45].CLK
clock => datatext_error3[46].CLK
clock => datatext_error3[47].CLK
clock => datatext_error3[48].CLK
clock => datatext_error3[49].CLK
clock => datatext_error3[50].CLK
clock => datatext_error3[51].CLK
clock => datatext_error3[52].CLK
clock => datatext_error3[53].CLK
clock => datatext_error3[54].CLK
clock => datatext_error3[55].CLK
clock => datatext_error3[56].CLK
clock => datatext_error3[57].CLK
clock => datatext_error3[58].CLK
clock => datatext_error3[59].CLK
clock => datatext_error3[60].CLK
clock => datatext_error3[61].CLK
clock => datatext_error3[62].CLK
clock => datatext_error3[63].CLK
clock => datatext_error2[0].CLK
clock => datatext_error2[1].CLK
clock => datatext_error2[2].CLK
clock => datatext_error2[3].CLK
clock => datatext_error2[4].CLK
clock => datatext_error2[5].CLK
clock => datatext_error2[6].CLK
clock => datatext_error2[7].CLK
clock => datatext_error2[8].CLK
clock => datatext_error2[9].CLK
clock => datatext_error2[10].CLK
clock => datatext_error2[11].CLK
clock => datatext_error2[12].CLK
clock => datatext_error2[13].CLK
clock => datatext_error2[14].CLK
clock => datatext_error2[15].CLK
clock => datatext_error2[16].CLK
clock => datatext_error2[17].CLK
clock => datatext_error2[18].CLK
clock => datatext_error2[19].CLK
clock => datatext_error2[20].CLK
clock => datatext_error2[21].CLK
clock => datatext_error2[22].CLK
clock => datatext_error2[23].CLK
clock => datatext_error2[24].CLK
clock => datatext_error2[25].CLK
clock => datatext_error2[26].CLK
clock => datatext_error2[27].CLK
clock => datatext_error2[28].CLK
clock => datatext_error2[29].CLK
clock => datatext_error2[30].CLK
clock => datatext_error2[31].CLK
clock => datatext_error2[32].CLK
clock => datatext_error2[33].CLK
clock => datatext_error2[34].CLK
clock => datatext_error2[35].CLK
clock => datatext_error2[36].CLK
clock => datatext_error2[37].CLK
clock => datatext_error2[38].CLK
clock => datatext_error2[39].CLK
clock => datatext_error2[40].CLK
clock => datatext_error2[41].CLK
clock => datatext_error2[42].CLK
clock => datatext_error2[43].CLK
clock => datatext_error2[44].CLK
clock => datatext_error2[45].CLK
clock => datatext_error2[46].CLK
clock => datatext_error2[47].CLK
clock => datatext_error2[48].CLK
clock => datatext_error2[49].CLK
clock => datatext_error2[50].CLK
clock => datatext_error2[51].CLK
clock => datatext_error2[52].CLK
clock => datatext_error2[53].CLK
clock => datatext_error2[54].CLK
clock => datatext_error2[55].CLK
clock => datatext_error2[56].CLK
clock => datatext_error2[57].CLK
clock => datatext_error2[58].CLK
clock => datatext_error2[59].CLK
clock => datatext_error2[60].CLK
clock => datatext_error2[61].CLK
clock => datatext_error2[62].CLK
clock => datatext_error2[63].CLK
clock => datatext_error1[0].CLK
clock => datatext_error1[1].CLK
clock => datatext_error1[2].CLK
clock => datatext_error1[3].CLK
clock => datatext_error1[4].CLK
clock => datatext_error1[5].CLK
clock => datatext_error1[6].CLK
clock => datatext_error1[7].CLK
clock => datatext_error1[8].CLK
clock => datatext_error1[9].CLK
clock => datatext_error1[10].CLK
clock => datatext_error1[11].CLK
clock => datatext_error1[12].CLK
clock => datatext_error1[13].CLK
clock => datatext_error1[14].CLK
clock => datatext_error1[15].CLK
clock => datatext_error1[16].CLK
clock => datatext_error1[17].CLK
clock => datatext_error1[18].CLK
clock => datatext_error1[19].CLK
clock => datatext_error1[20].CLK
clock => datatext_error1[21].CLK
clock => datatext_error1[22].CLK
clock => datatext_error1[23].CLK
clock => datatext_error1[24].CLK
clock => datatext_error1[25].CLK
clock => datatext_error1[26].CLK
clock => datatext_error1[27].CLK
clock => datatext_error1[28].CLK
clock => datatext_error1[29].CLK
clock => datatext_error1[30].CLK
clock => datatext_error1[31].CLK
clock => datatext_error1[32].CLK
clock => datatext_error1[33].CLK
clock => datatext_error1[34].CLK
clock => datatext_error1[35].CLK
clock => datatext_error1[36].CLK
clock => datatext_error1[37].CLK
clock => datatext_error1[38].CLK
clock => datatext_error1[39].CLK
clock => datatext_error1[40].CLK
clock => datatext_error1[41].CLK
clock => datatext_error1[42].CLK
clock => datatext_error1[43].CLK
clock => datatext_error1[44].CLK
clock => datatext_error1[45].CLK
clock => datatext_error1[46].CLK
clock => datatext_error1[47].CLK
clock => datatext_error1[48].CLK
clock => datatext_error1[49].CLK
clock => datatext_error1[50].CLK
clock => datatext_error1[51].CLK
clock => datatext_error1[52].CLK
clock => datatext_error1[53].CLK
clock => datatext_error1[54].CLK
clock => datatext_error1[55].CLK
clock => datatext_error1[56].CLK
clock => datatext_error1[57].CLK
clock => datatext_error1[58].CLK
clock => datatext_error1[59].CLK
clock => datatext_error1[60].CLK
clock => datatext_error1[61].CLK
clock => datatext_error1[62].CLK
clock => datatext_error1[63].CLK
clock => datatext_results[0].CLK
clock => datatext_results[1].CLK
clock => datatext_results[2].CLK
clock => datatext_results[3].CLK
clock => datatext_results[4].CLK
clock => datatext_results[5].CLK
clock => datatext_results[6].CLK
clock => datatext_results[7].CLK
clock => datatext_results[8].CLK
clock => datatext_results[9].CLK
clock => datatext_results[10].CLK
clock => datatext_results[11].CLK
clock => datatext_results[12].CLK
clock => datatext_results[13].CLK
clock => datatext_results[14].CLK
clock => datatext_results[15].CLK
clock => datatext_results[16].CLK
clock => datatext_results[17].CLK
clock => datatext_results[18].CLK
clock => datatext_results[19].CLK
clock => datatext_results[20].CLK
clock => datatext_results[21].CLK
clock => datatext_results[22].CLK
clock => datatext_results[23].CLK
clock => datatext_results[24].CLK
clock => datatext_results[25].CLK
clock => datatext_results[26].CLK
clock => datatext_results[27].CLK
clock => datatext_results[28].CLK
clock => datatext_results[29].CLK
clock => datatext_results[30].CLK
clock => datatext_results[31].CLK
clock => datatext_results[32].CLK
clock => datatext_results[33].CLK
clock => datatext_results[34].CLK
clock => datatext_results[35].CLK
clock => datatext_results[36].CLK
clock => datatext_results[37].CLK
clock => datatext_results[38].CLK
clock => datatext_results[39].CLK
clock => datatext_results[40].CLK
clock => datatext_results[41].CLK
clock => datatext_results[42].CLK
clock => datatext_results[43].CLK
clock => datatext_results[44].CLK
clock => datatext_results[45].CLK
clock => datatext_results[46].CLK
clock => datatext_results[47].CLK
clock => datatext_results[48].CLK
clock => datatext_results[49].CLK
clock => datatext_results[50].CLK
clock => datatext_results[51].CLK
clock => datatext_results[52].CLK
clock => datatext_results[53].CLK
clock => datatext_results[54].CLK
clock => datatext_results[55].CLK
clock => datatext_results[56].CLK
clock => datatext_results[57].CLK
clock => datatext_results[58].CLK
clock => datatext_results[59].CLK
clock => datatext_results[60].CLK
clock => datatext_results[61].CLK
clock => datatext_results[62].CLK
clock => datatext_results[63].CLK
clock => XTEA:xteablock_inst.clock
clock => MemoryBlock:memoryblock_inst.clock
clock => ClockCounter:clockcounter_inst.clock
clock => PulseGenerator:senderpulse_inst.clock
clock => PulseGenerator:xteapulse_inst.clock
clock => PulseGenerator:countuppulse_inst.clock
clock => AddressCounter:addresscounter_inst.clock
clock => Reg:maxadd_reg.clock
clock => Reg:leftkey_reg.clock
clock => Reg:rightkey_reg.clock
clock => Reg:fullmode_reg.clock
clock => Reg:dataxtea_reg.clock
clock => ClockDiv:clockdiv_inst.clock_in
clock => Controller:controller_inst.clock
nreset => SerialBlock:serialblock_inst.nreset
nreset => XTEA:xteablock_inst.nreset
nreset => ClockCounter:clockcounter_inst.nreset
nreset => PulseGenerator:senderpulse_inst.nreset
nreset => PulseGenerator:xteapulse_inst.nreset
nreset => PulseGenerator:countuppulse_inst.nreset
nreset => AddressCounter:addresscounter_inst.nreset
nreset => Reg:maxadd_reg.clear
nreset => Reg:leftkey_reg.clear
nreset => Reg:rightkey_reg.clear
nreset => Reg:fullmode_reg.clear
nreset => Reg:dataxtea_reg.clear
nreset => Controller:controller_inst.nreset
rs232_rx => SerialBlock:serialblock_inst.rs232_rx
rs232_tx << SerialBlock:serialblock_inst.rs232_tx
keys[0] => convert_signal.CLK
keys[1] => ~NO_FANOUT~
keys[2] => ~NO_FANOUT~
keys[3] => ~NO_FANOUT~
switch[0] => ~NO_FANOUT~
switch[1] => ~NO_FANOUT~
switch[2] => ~NO_FANOUT~
switch[3] => ~NO_FANOUT~
<<<<<<< HEAD
leds[0] <= convert_signal.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= <VCC>
leds[3] <= <VCC>
=======
leds[0] << convert_signal.DB_MAX_OUTPUT_PORT_TYPE
leds[1] << <GND>
leds[2] << <GND>
leds[3] << <GND>
>>>>>>> 2a5674e8479693f4062ea9a5ab90e91a80d0f9c8


|DummyTopLevel|SerialBlock:serialblock_inst
clock => SerialReader:serialreader_inst.clock
clock => sender_running~reg0.CLK
clock => reader_running~reg0.CLK
clock => sender_trigger.CLK
clock => sender_trigger_buffer[0].CLK
clock => sender_trigger_buffer[1].CLK
clock => sender_trigger_buffer[2].CLK
clock => sender_trigger_buffer[3].CLK
clock => reader_trigger.CLK
clock => reader_trigger_buffer[0].CLK
clock => reader_trigger_buffer[1].CLK
clock => reader_trigger_buffer[2].CLK
clock => reader_trigger_buffer[3].CLK
clock => store_datatype[0]~reg0.CLK
clock => store_datatype[1]~reg0.CLK
clock => store_data[0]~reg0.CLK
clock => store_data[1]~reg0.CLK
clock => store_data[2]~reg0.CLK
clock => store_data[3]~reg0.CLK
clock => store_data[4]~reg0.CLK
clock => store_data[5]~reg0.CLK
clock => store_data[6]~reg0.CLK
clock => store_data[7]~reg0.CLK
clock => store_data[8]~reg0.CLK
clock => store_data[9]~reg0.CLK
clock => store_data[10]~reg0.CLK
clock => store_data[11]~reg0.CLK
clock => store_data[12]~reg0.CLK
clock => store_data[13]~reg0.CLK
clock => store_data[14]~reg0.CLK
clock => store_data[15]~reg0.CLK
clock => store_data[16]~reg0.CLK
clock => store_data[17]~reg0.CLK
clock => store_data[18]~reg0.CLK
clock => store_data[19]~reg0.CLK
clock => store_data[20]~reg0.CLK
clock => store_data[21]~reg0.CLK
clock => store_data[22]~reg0.CLK
clock => store_data[23]~reg0.CLK
clock => store_data[24]~reg0.CLK
clock => store_data[25]~reg0.CLK
clock => store_data[26]~reg0.CLK
clock => store_data[27]~reg0.CLK
clock => store_data[28]~reg0.CLK
clock => store_data[29]~reg0.CLK
clock => store_data[30]~reg0.CLK
clock => store_data[31]~reg0.CLK
clock => store_data[32]~reg0.CLK
clock => store_data[33]~reg0.CLK
clock => store_data[34]~reg0.CLK
clock => store_data[35]~reg0.CLK
clock => store_data[36]~reg0.CLK
clock => store_data[37]~reg0.CLK
clock => store_data[38]~reg0.CLK
clock => store_data[39]~reg0.CLK
clock => store_data[40]~reg0.CLK
clock => store_data[41]~reg0.CLK
clock => store_data[42]~reg0.CLK
clock => store_data[43]~reg0.CLK
clock => store_data[44]~reg0.CLK
clock => store_data[45]~reg0.CLK
clock => store_data[46]~reg0.CLK
clock => store_data[47]~reg0.CLK
clock => store_data[48]~reg0.CLK
clock => store_data[49]~reg0.CLK
clock => store_data[50]~reg0.CLK
clock => store_data[51]~reg0.CLK
clock => store_data[52]~reg0.CLK
clock => store_data[53]~reg0.CLK
clock => store_data[54]~reg0.CLK
clock => store_data[55]~reg0.CLK
clock => store_data[56]~reg0.CLK
clock => store_data[57]~reg0.CLK
clock => store_data[58]~reg0.CLK
clock => store_data[59]~reg0.CLK
clock => store_data[60]~reg0.CLK
clock => store_data[61]~reg0.CLK
clock => store_data[62]~reg0.CLK
clock => store_data[63]~reg0.CLK
clock => checkout_buffer.CLK
clock => SerialSender:serialsender_inst.clock
clock => uart_interpreter:uart_interpreter_inst.clk
clock => PulseGenerator:pulsegenerator_inst.clock
nreset => SerialReader:serialreader_inst.nreset
nreset => SerialSender:serialsender_inst.nreset
nreset => uart_interpreter:uart_interpreter_inst.nreset
nreset => PulseGenerator:pulsegenerator_inst.nreset
reader_running <= reader_running~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_running <= sender_running~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_done <= PulseGenerator:pulsegenerator_inst.pulse_out
send_done <= SerialSender:serialsender_inst.sender_done
send_start => sender_running.OUTPUTSELECT
send_start => SerialSender:serialsender_inst.sender_start
send_start => sender_trigger.DATAA
read_convert => SerialReader:serialreader_inst.reader_convert
send_convert => SerialSender:serialsender_inst.sender_convert
error_format <= SerialReader:serialreader_inst.error_format
send_data[0] => SerialSender:serialsender_inst.sender_data_in[0]
send_data[1] => SerialSender:serialsender_inst.sender_data_in[1]
send_data[2] => SerialSender:serialsender_inst.sender_data_in[2]
send_data[3] => SerialSender:serialsender_inst.sender_data_in[3]
send_data[4] => SerialSender:serialsender_inst.sender_data_in[4]
send_data[5] => SerialSender:serialsender_inst.sender_data_in[5]
send_data[6] => SerialSender:serialsender_inst.sender_data_in[6]
send_data[7] => SerialSender:serialsender_inst.sender_data_in[7]
send_data[8] => SerialSender:serialsender_inst.sender_data_in[8]
send_data[9] => SerialSender:serialsender_inst.sender_data_in[9]
send_data[10] => SerialSender:serialsender_inst.sender_data_in[10]
send_data[11] => SerialSender:serialsender_inst.sender_data_in[11]
send_data[12] => SerialSender:serialsender_inst.sender_data_in[12]
send_data[13] => SerialSender:serialsender_inst.sender_data_in[13]
send_data[14] => SerialSender:serialsender_inst.sender_data_in[14]
send_data[15] => SerialSender:serialsender_inst.sender_data_in[15]
send_data[16] => SerialSender:serialsender_inst.sender_data_in[16]
send_data[17] => SerialSender:serialsender_inst.sender_data_in[17]
send_data[18] => SerialSender:serialsender_inst.sender_data_in[18]
send_data[19] => SerialSender:serialsender_inst.sender_data_in[19]
send_data[20] => SerialSender:serialsender_inst.sender_data_in[20]
send_data[21] => SerialSender:serialsender_inst.sender_data_in[21]
send_data[22] => SerialSender:serialsender_inst.sender_data_in[22]
send_data[23] => SerialSender:serialsender_inst.sender_data_in[23]
send_data[24] => SerialSender:serialsender_inst.sender_data_in[24]
send_data[25] => SerialSender:serialsender_inst.sender_data_in[25]
send_data[26] => SerialSender:serialsender_inst.sender_data_in[26]
send_data[27] => SerialSender:serialsender_inst.sender_data_in[27]
send_data[28] => SerialSender:serialsender_inst.sender_data_in[28]
send_data[29] => SerialSender:serialsender_inst.sender_data_in[29]
send_data[30] => SerialSender:serialsender_inst.sender_data_in[30]
send_data[31] => SerialSender:serialsender_inst.sender_data_in[31]
send_data[32] => SerialSender:serialsender_inst.sender_data_in[32]
send_data[33] => SerialSender:serialsender_inst.sender_data_in[33]
send_data[34] => SerialSender:serialsender_inst.sender_data_in[34]
send_data[35] => SerialSender:serialsender_inst.sender_data_in[35]
send_data[36] => SerialSender:serialsender_inst.sender_data_in[36]
send_data[37] => SerialSender:serialsender_inst.sender_data_in[37]
send_data[38] => SerialSender:serialsender_inst.sender_data_in[38]
send_data[39] => SerialSender:serialsender_inst.sender_data_in[39]
send_data[40] => SerialSender:serialsender_inst.sender_data_in[40]
send_data[41] => SerialSender:serialsender_inst.sender_data_in[41]
send_data[42] => SerialSender:serialsender_inst.sender_data_in[42]
send_data[43] => SerialSender:serialsender_inst.sender_data_in[43]
send_data[44] => SerialSender:serialsender_inst.sender_data_in[44]
send_data[45] => SerialSender:serialsender_inst.sender_data_in[45]
send_data[46] => SerialSender:serialsender_inst.sender_data_in[46]
send_data[47] => SerialSender:serialsender_inst.sender_data_in[47]
send_data[48] => SerialSender:serialsender_inst.sender_data_in[48]
send_data[49] => SerialSender:serialsender_inst.sender_data_in[49]
send_data[50] => SerialSender:serialsender_inst.sender_data_in[50]
send_data[51] => SerialSender:serialsender_inst.sender_data_in[51]
send_data[52] => SerialSender:serialsender_inst.sender_data_in[52]
send_data[53] => SerialSender:serialsender_inst.sender_data_in[53]
send_data[54] => SerialSender:serialsender_inst.sender_data_in[54]
send_data[55] => SerialSender:serialsender_inst.sender_data_in[55]
send_data[56] => SerialSender:serialsender_inst.sender_data_in[56]
send_data[57] => SerialSender:serialsender_inst.sender_data_in[57]
send_data[58] => SerialSender:serialsender_inst.sender_data_in[58]
send_data[59] => SerialSender:serialsender_inst.sender_data_in[59]
send_data[60] => SerialSender:serialsender_inst.sender_data_in[60]
send_data[61] => SerialSender:serialsender_inst.sender_data_in[61]
send_data[62] => SerialSender:serialsender_inst.sender_data_in[62]
send_data[63] => SerialSender:serialsender_inst.sender_data_in[63]
store_data[0] <= store_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[1] <= store_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[2] <= store_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[3] <= store_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[4] <= store_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[5] <= store_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[6] <= store_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[7] <= store_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[8] <= store_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[9] <= store_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[10] <= store_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[11] <= store_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[12] <= store_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[13] <= store_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[14] <= store_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[15] <= store_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[16] <= store_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[17] <= store_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[18] <= store_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[19] <= store_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[20] <= store_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[21] <= store_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[22] <= store_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[23] <= store_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[24] <= store_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[25] <= store_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[26] <= store_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[27] <= store_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[28] <= store_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[29] <= store_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[30] <= store_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[31] <= store_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[32] <= store_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[33] <= store_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[34] <= store_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[35] <= store_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[36] <= store_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[37] <= store_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[38] <= store_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[39] <= store_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[40] <= store_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[41] <= store_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[42] <= store_data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[43] <= store_data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[44] <= store_data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[45] <= store_data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[46] <= store_data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[47] <= store_data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[48] <= store_data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[49] <= store_data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[50] <= store_data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[51] <= store_data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[52] <= store_data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[53] <= store_data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[54] <= store_data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[55] <= store_data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[56] <= store_data[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[57] <= store_data[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[58] <= store_data[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[59] <= store_data[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[60] <= store_data[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[61] <= store_data[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[62] <= store_data[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_data[63] <= store_data[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_datatype[0] <= store_datatype[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_datatype[1] <= store_datatype[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_checkout <= checkout_buffer.DB_MAX_OUTPUT_PORT_TYPE
rs232_rx => uart_interpreter:uart_interpreter_inst.rx
rs232_tx <= uart_interpreter:uart_interpreter_inst.tx


|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst
clock => Custom64BitShifter:shifter_8bit.clock
clock => trigger_shift.CLK
clock => trigger_shift_buffer[0].CLK
clock => trigger_shift_buffer[1].CLK
clock => trigger_shift_buffer[2].CLK
clock => trigger_shift_buffer[3].CLK
clock => trigger_shift_buffer[4].CLK
clock => Custom64BitShifter:shifter_4bit.clock
clock => Reg:regout.clock
clock => PulseGenerator:regout_pulse.clock
clock => PulseGenerator:checkout_pulse.clock
clock => c_state~15.DATAIN
nreset => PulseGenerator:regout_pulse.nreset
nreset => PulseGenerator:checkout_pulse.nreset
nreset => n_state.read_data.OUTPUTSELECT
nreset => n_state.read_startdata.OUTPUTSELECT
nreset => n_state.read_attributes.OUTPUTSELECT
nreset => n_state.read_whitespace.OUTPUTSELECT
nreset => n_state.read_kw.OUTPUTSELECT
nreset => n_state.start.OUTPUTSELECT
nreset => n_state.idle.OUTPUTSELECT
nreset => error_format~reg0.ACLR
nreset => c_state~17.DATAIN
nreset => temp_mode.ENA
nreset => done_checkout.ENA
nreset => checkout_trigger.ENA
nreset => regout_trigger.ENA
nreset => max_shift.ENA
nreset => internal_done.ENA
nreset => checkout_pulse_enable.ENA
nreset => regout_pulse_enable.ENA
nreset => done_mode.ENA
nreset => done_key.ENA
nreset => done_data.ENA
nreset => trigger_shift_signal.ENA
nreset => convert_selector.ENA
nreset => data_4bit_counter[3].ENA
nreset => data_4bit_counter[2].ENA
nreset => data_4bit_counter[1].ENA
nreset => data_4bit_counter[0].ENA
nreset => data_8bit_counter[2].ENA
nreset => data_8bit_counter[1].ENA
nreset => data_8bit_counter[0].ENA
nreset => temp_type[1].ENA
nreset => temp_type[0].ENA
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_enable => c_state.OUTPUTSELECT
reader_trigger => temp_mode.CLK
reader_trigger => temp_type[0].CLK
reader_trigger => temp_type[1].CLK
reader_trigger => data_8bit_counter[0].CLK
reader_trigger => data_8bit_counter[1].CLK
reader_trigger => data_8bit_counter[2].CLK
reader_trigger => data_4bit_counter[0].CLK
reader_trigger => data_4bit_counter[1].CLK
reader_trigger => data_4bit_counter[2].CLK
reader_trigger => data_4bit_counter[3].CLK
reader_trigger => convert_selector.CLK
reader_trigger => trigger_shift_signal.CLK
reader_trigger => done_data.CLK
reader_trigger => done_key.CLK
reader_trigger => done_mode.CLK
reader_trigger => regout_pulse_enable.CLK
reader_trigger => checkout_pulse_enable.CLK
reader_trigger => internal_done.CLK
reader_trigger => max_shift.CLK
reader_trigger => regout_trigger.CLK
reader_trigger => checkout_trigger.CLK
reader_trigger => done_checkout.CLK
reader_trigger => error_format~reg0.CLK
reader_trigger => n_state~1.DATAIN
reader_start => ~NO_FANOUT~
reader_done <= internal_done.DB_MAX_OUTPUT_PORT_TYPE
reader_finish => reader_fsm.IN1
reader_finish => n_state.OUTPUTSELECT
reader_finish => n_state.OUTPUTSELECT
reader_finish => n_state.OUTPUTSELECT
reader_finish => n_state.OUTPUTSELECT
reader_finish => n_state.OUTPUTSELECT
reader_finish => n_state.OUTPUTSELECT
reader_finish => n_state.OUTPUTSELECT
reader_convert => convert_selector.OUTPUTSELECT
error_format <= error_format~reg0.DB_MAX_OUTPUT_PORT_TYPE
reader_data_in[0] => Equal4.IN15
reader_data_in[0] => Equal5.IN15
reader_data_in[0] => Equal6.IN15
reader_data_in[0] => Equal7.IN15
reader_data_in[0] => Equal8.IN15
reader_data_in[0] => Equal11.IN15
reader_data_in[0] => Equal12.IN15
reader_data_in[0] => ascii2hex:asciitohex.ascii[0]
reader_data_in[0] => Custom64BitShifter:shifter_8bit.data_in[0]
reader_data_in[1] => Equal4.IN14
reader_data_in[1] => Equal5.IN14
reader_data_in[1] => Equal6.IN14
reader_data_in[1] => Equal7.IN14
reader_data_in[1] => Equal8.IN14
reader_data_in[1] => Equal11.IN14
reader_data_in[1] => Equal12.IN14
reader_data_in[1] => ascii2hex:asciitohex.ascii[1]
reader_data_in[1] => Custom64BitShifter:shifter_8bit.data_in[1]
reader_data_in[2] => Equal4.IN13
reader_data_in[2] => Equal5.IN13
reader_data_in[2] => Equal6.IN13
reader_data_in[2] => Equal7.IN13
reader_data_in[2] => Equal8.IN13
reader_data_in[2] => Equal11.IN13
reader_data_in[2] => Equal12.IN13
reader_data_in[2] => ascii2hex:asciitohex.ascii[2]
reader_data_in[2] => Custom64BitShifter:shifter_8bit.data_in[2]
reader_data_in[3] => Equal4.IN12
reader_data_in[3] => Equal5.IN12
reader_data_in[3] => Equal6.IN12
reader_data_in[3] => Equal7.IN12
reader_data_in[3] => Equal8.IN12
reader_data_in[3] => Equal11.IN12
reader_data_in[3] => Equal12.IN12
reader_data_in[3] => ascii2hex:asciitohex.ascii[3]
reader_data_in[3] => Custom64BitShifter:shifter_8bit.data_in[3]
reader_data_in[4] => Equal4.IN11
reader_data_in[4] => Equal5.IN11
reader_data_in[4] => Equal6.IN11
reader_data_in[4] => Equal7.IN11
reader_data_in[4] => Equal8.IN11
reader_data_in[4] => Equal11.IN11
reader_data_in[4] => Equal12.IN11
reader_data_in[4] => ascii2hex:asciitohex.ascii[4]
reader_data_in[4] => Custom64BitShifter:shifter_8bit.data_in[4]
reader_data_in[5] => Equal4.IN10
reader_data_in[5] => Equal5.IN10
reader_data_in[5] => Equal6.IN10
reader_data_in[5] => Equal7.IN10
reader_data_in[5] => Equal8.IN10
reader_data_in[5] => Equal11.IN10
reader_data_in[5] => Equal12.IN10
reader_data_in[5] => ascii2hex:asciitohex.ascii[5]
reader_data_in[5] => Custom64BitShifter:shifter_8bit.data_in[5]
reader_data_in[6] => Equal4.IN9
reader_data_in[6] => Equal5.IN9
reader_data_in[6] => Equal6.IN9
reader_data_in[6] => Equal7.IN9
reader_data_in[6] => Equal8.IN9
reader_data_in[6] => Equal11.IN9
reader_data_in[6] => Equal12.IN9
reader_data_in[6] => ascii2hex:asciitohex.ascii[6]
reader_data_in[6] => Custom64BitShifter:shifter_8bit.data_in[6]
reader_data_in[7] => Equal4.IN8
reader_data_in[7] => Equal5.IN8
reader_data_in[7] => Equal6.IN8
reader_data_in[7] => Equal7.IN8
reader_data_in[7] => Equal8.IN8
reader_data_in[7] => Equal11.IN8
reader_data_in[7] => Equal12.IN8
reader_data_in[7] => ascii2hex:asciitohex.ascii[7]
reader_data_in[7] => Custom64BitShifter:shifter_8bit.data_in[7]
reader_data_out[0] <= Reg:regout.data_out[0]
reader_data_out[1] <= Reg:regout.data_out[1]
reader_data_out[2] <= Reg:regout.data_out[2]
reader_data_out[3] <= Reg:regout.data_out[3]
reader_data_out[4] <= Reg:regout.data_out[4]
reader_data_out[5] <= Reg:regout.data_out[5]
reader_data_out[6] <= Reg:regout.data_out[6]
reader_data_out[7] <= Reg:regout.data_out[7]
reader_data_out[8] <= Reg:regout.data_out[8]
reader_data_out[9] <= Reg:regout.data_out[9]
reader_data_out[10] <= Reg:regout.data_out[10]
reader_data_out[11] <= Reg:regout.data_out[11]
reader_data_out[12] <= Reg:regout.data_out[12]
reader_data_out[13] <= Reg:regout.data_out[13]
reader_data_out[14] <= Reg:regout.data_out[14]
reader_data_out[15] <= Reg:regout.data_out[15]
reader_data_out[16] <= Reg:regout.data_out[16]
reader_data_out[17] <= Reg:regout.data_out[17]
reader_data_out[18] <= Reg:regout.data_out[18]
reader_data_out[19] <= Reg:regout.data_out[19]
reader_data_out[20] <= Reg:regout.data_out[20]
reader_data_out[21] <= Reg:regout.data_out[21]
reader_data_out[22] <= Reg:regout.data_out[22]
reader_data_out[23] <= Reg:regout.data_out[23]
reader_data_out[24] <= Reg:regout.data_out[24]
reader_data_out[25] <= Reg:regout.data_out[25]
reader_data_out[26] <= Reg:regout.data_out[26]
reader_data_out[27] <= Reg:regout.data_out[27]
reader_data_out[28] <= Reg:regout.data_out[28]
reader_data_out[29] <= Reg:regout.data_out[29]
reader_data_out[30] <= Reg:regout.data_out[30]
reader_data_out[31] <= Reg:regout.data_out[31]
reader_data_out[32] <= Reg:regout.data_out[32]
reader_data_out[33] <= Reg:regout.data_out[33]
reader_data_out[34] <= Reg:regout.data_out[34]
reader_data_out[35] <= Reg:regout.data_out[35]
reader_data_out[36] <= Reg:regout.data_out[36]
reader_data_out[37] <= Reg:regout.data_out[37]
reader_data_out[38] <= Reg:regout.data_out[38]
reader_data_out[39] <= Reg:regout.data_out[39]
reader_data_out[40] <= Reg:regout.data_out[40]
reader_data_out[41] <= Reg:regout.data_out[41]
reader_data_out[42] <= Reg:regout.data_out[42]
reader_data_out[43] <= Reg:regout.data_out[43]
reader_data_out[44] <= Reg:regout.data_out[44]
reader_data_out[45] <= Reg:regout.data_out[45]
reader_data_out[46] <= Reg:regout.data_out[46]
reader_data_out[47] <= Reg:regout.data_out[47]
reader_data_out[48] <= Reg:regout.data_out[48]
reader_data_out[49] <= Reg:regout.data_out[49]
reader_data_out[50] <= Reg:regout.data_out[50]
reader_data_out[51] <= Reg:regout.data_out[51]
reader_data_out[52] <= Reg:regout.data_out[52]
reader_data_out[53] <= Reg:regout.data_out[53]
reader_data_out[54] <= Reg:regout.data_out[54]
reader_data_out[55] <= Reg:regout.data_out[55]
reader_data_out[56] <= Reg:regout.data_out[56]
reader_data_out[57] <= Reg:regout.data_out[57]
reader_data_out[58] <= Reg:regout.data_out[58]
reader_data_out[59] <= Reg:regout.data_out[59]
reader_data_out[60] <= Reg:regout.data_out[60]
reader_data_out[61] <= Reg:regout.data_out[61]
reader_data_out[62] <= Reg:regout.data_out[62]
reader_data_out[63] <= Reg:regout.data_out[63]
reader_data_type[0] <= temp_type[0].DB_MAX_OUTPUT_PORT_TYPE
reader_data_type[1] <= temp_type[1].DB_MAX_OUTPUT_PORT_TYPE
reader_data_checkout <= PulseGenerator:checkout_pulse.pulse_out


|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|Custom64BitShifter:shifter_8bit
clock => trigger_buffer[0].CLK
clock => trigger_buffer[1].CLK
clock => temp_data_out[0].CLK
clock => temp_data_out[1].CLK
clock => temp_data_out[2].CLK
clock => temp_data_out[3].CLK
clock => temp_data_out[4].CLK
clock => temp_data_out[5].CLK
clock => temp_data_out[6].CLK
clock => temp_data_out[7].CLK
clock => temp_data_out[8].CLK
clock => temp_data_out[9].CLK
clock => temp_data_out[10].CLK
clock => temp_data_out[11].CLK
clock => temp_data_out[12].CLK
clock => temp_data_out[13].CLK
clock => temp_data_out[14].CLK
clock => temp_data_out[15].CLK
clock => temp_data_out[16].CLK
clock => temp_data_out[17].CLK
clock => temp_data_out[18].CLK
clock => temp_data_out[19].CLK
clock => temp_data_out[20].CLK
clock => temp_data_out[21].CLK
clock => temp_data_out[22].CLK
clock => temp_data_out[23].CLK
clock => temp_data_out[24].CLK
clock => temp_data_out[25].CLK
clock => temp_data_out[26].CLK
clock => temp_data_out[27].CLK
clock => temp_data_out[28].CLK
clock => temp_data_out[29].CLK
clock => temp_data_out[30].CLK
clock => temp_data_out[31].CLK
clock => temp_data_out[32].CLK
clock => temp_data_out[33].CLK
clock => temp_data_out[34].CLK
clock => temp_data_out[35].CLK
clock => temp_data_out[36].CLK
clock => temp_data_out[37].CLK
clock => temp_data_out[38].CLK
clock => temp_data_out[39].CLK
clock => temp_data_out[40].CLK
clock => temp_data_out[41].CLK
clock => temp_data_out[42].CLK
clock => temp_data_out[43].CLK
clock => temp_data_out[44].CLK
clock => temp_data_out[45].CLK
clock => temp_data_out[46].CLK
clock => temp_data_out[47].CLK
clock => temp_data_out[48].CLK
clock => temp_data_out[49].CLK
clock => temp_data_out[50].CLK
clock => temp_data_out[51].CLK
clock => temp_data_out[52].CLK
clock => temp_data_out[53].CLK
clock => temp_data_out[54].CLK
clock => temp_data_out[55].CLK
clock => temp_data_out[56].CLK
clock => temp_data_out[57].CLK
clock => temp_data_out[58].CLK
clock => temp_data_out[59].CLK
clock => temp_data_out[60].CLK
clock => temp_data_out[61].CLK
clock => temp_data_out[62].CLK
clock => temp_data_out[63].CLK
clock => shift_counter[0].CLK
clock => shift_counter[1].CLK
clock => shift_counter[2].CLK
clock => shift_counter[3].CLK
trigger_shift => trigger_buffer[0].DATAIN
max_shift => shift_counter.OUTPUTSELECT
max_shift => shift_counter.OUTPUTSELECT
max_shift => shift_counter.OUTPUTSELECT
max_shift => shift_counter.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => temp_data_out.OUTPUTSELECT
max_shift => trigger_buffer[1].ENA
max_shift => trigger_buffer[0].ENA
data_in[0] => temp_data_out.DATAB
data_in[1] => temp_data_out.DATAB
data_in[2] => temp_data_out.DATAB
data_in[3] => temp_data_out.DATAB
data_in[4] => temp_data_out.DATAB
data_in[5] => temp_data_out.DATAB
data_in[6] => temp_data_out.DATAB
data_in[7] => temp_data_out.DATAB
data_out[0] <= temp_data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp_data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp_data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp_data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp_data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp_data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp_data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp_data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp_data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp_data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= temp_data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= temp_data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= temp_data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= temp_data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= temp_data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= temp_data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= temp_data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= temp_data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= temp_data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= temp_data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= temp_data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= temp_data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= temp_data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= temp_data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= temp_data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= temp_data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= temp_data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= temp_data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= temp_data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= temp_data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= temp_data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= temp_data_out[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= temp_data_out[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= temp_data_out[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= temp_data_out[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= temp_data_out[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= temp_data_out[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= temp_data_out[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= temp_data_out[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= temp_data_out[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= temp_data_out[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= temp_data_out[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= temp_data_out[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= temp_data_out[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= temp_data_out[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= temp_data_out[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= temp_data_out[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= temp_data_out[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= temp_data_out[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= temp_data_out[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= temp_data_out[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= temp_data_out[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= temp_data_out[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= temp_data_out[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= temp_data_out[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= temp_data_out[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= temp_data_out[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= temp_data_out[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= temp_data_out[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= temp_data_out[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= temp_data_out[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= temp_data_out[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= temp_data_out[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= temp_data_out[63].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|Custom64BitShifter:shifter_4bit
clock => temp_data[0].CLK
clock => temp_data[1].CLK
clock => temp_data[2].CLK
clock => temp_data[3].CLK
clock => temp_data[4].CLK
clock => temp_data[5].CLK
clock => temp_data[6].CLK
clock => temp_data[7].CLK
clock => temp_data[8].CLK
clock => temp_data[9].CLK
clock => temp_data[10].CLK
clock => temp_data[11].CLK
clock => temp_data[12].CLK
clock => temp_data[13].CLK
clock => temp_data[14].CLK
clock => temp_data[15].CLK
clock => temp_data[16].CLK
clock => temp_data[17].CLK
clock => temp_data[18].CLK
clock => temp_data[19].CLK
clock => temp_data[20].CLK
clock => temp_data[21].CLK
clock => temp_data[22].CLK
clock => temp_data[23].CLK
clock => temp_data[24].CLK
clock => temp_data[25].CLK
clock => temp_data[26].CLK
clock => temp_data[27].CLK
clock => temp_data[28].CLK
clock => temp_data[29].CLK
clock => temp_data[30].CLK
clock => temp_data[31].CLK
clock => temp_data[32].CLK
clock => temp_data[33].CLK
clock => temp_data[34].CLK
clock => temp_data[35].CLK
clock => temp_data[36].CLK
clock => temp_data[37].CLK
clock => temp_data[38].CLK
clock => temp_data[39].CLK
clock => temp_data[40].CLK
clock => temp_data[41].CLK
clock => temp_data[42].CLK
clock => temp_data[43].CLK
clock => temp_data[44].CLK
clock => temp_data[45].CLK
clock => temp_data[46].CLK
clock => temp_data[47].CLK
clock => temp_data[48].CLK
clock => temp_data[49].CLK
clock => temp_data[50].CLK
clock => temp_data[51].CLK
clock => temp_data[52].CLK
clock => temp_data[53].CLK
clock => temp_data[54].CLK
clock => temp_data[55].CLK
clock => temp_data[56].CLK
clock => temp_data[57].CLK
clock => temp_data[58].CLK
clock => temp_data[59].CLK
clock => temp_data[60].CLK
clock => temp_data[61].CLK
clock => temp_data[62].CLK
clock => temp_data[63].CLK
enable => temp_data[63].ENA
enable => temp_data[62].ENA
enable => temp_data[61].ENA
enable => temp_data[60].ENA
enable => temp_data[59].ENA
enable => temp_data[58].ENA
enable => temp_data[57].ENA
enable => temp_data[56].ENA
enable => temp_data[55].ENA
enable => temp_data[54].ENA
enable => temp_data[53].ENA
enable => temp_data[52].ENA
enable => temp_data[51].ENA
enable => temp_data[50].ENA
enable => temp_data[49].ENA
enable => temp_data[48].ENA
enable => temp_data[47].ENA
enable => temp_data[46].ENA
enable => temp_data[45].ENA
enable => temp_data[44].ENA
enable => temp_data[43].ENA
enable => temp_data[42].ENA
enable => temp_data[41].ENA
enable => temp_data[40].ENA
enable => temp_data[39].ENA
enable => temp_data[38].ENA
enable => temp_data[37].ENA
enable => temp_data[36].ENA
enable => temp_data[35].ENA
enable => temp_data[34].ENA
enable => temp_data[33].ENA
enable => temp_data[32].ENA
enable => temp_data[31].ENA
enable => temp_data[30].ENA
enable => temp_data[29].ENA
enable => temp_data[28].ENA
enable => temp_data[27].ENA
enable => temp_data[26].ENA
enable => temp_data[25].ENA
enable => temp_data[24].ENA
enable => temp_data[23].ENA
enable => temp_data[22].ENA
enable => temp_data[21].ENA
enable => temp_data[20].ENA
enable => temp_data[19].ENA
enable => temp_data[18].ENA
enable => temp_data[17].ENA
enable => temp_data[16].ENA
enable => temp_data[15].ENA
enable => temp_data[14].ENA
enable => temp_data[13].ENA
enable => temp_data[12].ENA
enable => temp_data[11].ENA
enable => temp_data[10].ENA
enable => temp_data[9].ENA
enable => temp_data[8].ENA
enable => temp_data[7].ENA
enable => temp_data[6].ENA
enable => temp_data[5].ENA
enable => temp_data[4].ENA
enable => temp_data[3].ENA
enable => temp_data[2].ENA
enable => temp_data[1].ENA
enable => temp_data[0].ENA
clear => temp_data[0].ACLR
clear => temp_data[1].ACLR
clear => temp_data[2].ACLR
clear => temp_data[3].ACLR
clear => temp_data[4].ACLR
clear => temp_data[5].ACLR
clear => temp_data[6].ACLR
clear => temp_data[7].ACLR
clear => temp_data[8].ACLR
clear => temp_data[9].ACLR
clear => temp_data[10].ACLR
clear => temp_data[11].ACLR
clear => temp_data[12].ACLR
clear => temp_data[13].ACLR
clear => temp_data[14].ACLR
clear => temp_data[15].ACLR
clear => temp_data[16].ACLR
clear => temp_data[17].ACLR
clear => temp_data[18].ACLR
clear => temp_data[19].ACLR
clear => temp_data[20].ACLR
clear => temp_data[21].ACLR
clear => temp_data[22].ACLR
clear => temp_data[23].ACLR
clear => temp_data[24].ACLR
clear => temp_data[25].ACLR
clear => temp_data[26].ACLR
clear => temp_data[27].ACLR
clear => temp_data[28].ACLR
clear => temp_data[29].ACLR
clear => temp_data[30].ACLR
clear => temp_data[31].ACLR
clear => temp_data[32].ACLR
clear => temp_data[33].ACLR
clear => temp_data[34].ACLR
clear => temp_data[35].ACLR
clear => temp_data[36].ACLR
clear => temp_data[37].ACLR
clear => temp_data[38].ACLR
clear => temp_data[39].ACLR
clear => temp_data[40].ACLR
clear => temp_data[41].ACLR
clear => temp_data[42].ACLR
clear => temp_data[43].ACLR
clear => temp_data[44].ACLR
clear => temp_data[45].ACLR
clear => temp_data[46].ACLR
clear => temp_data[47].ACLR
clear => temp_data[48].ACLR
clear => temp_data[49].ACLR
clear => temp_data[50].ACLR
clear => temp_data[51].ACLR
clear => temp_data[52].ACLR
clear => temp_data[53].ACLR
clear => temp_data[54].ACLR
clear => temp_data[55].ACLR
clear => temp_data[56].ACLR
clear => temp_data[57].ACLR
clear => temp_data[58].ACLR
clear => temp_data[59].ACLR
clear => temp_data[60].ACLR
clear => temp_data[61].ACLR
clear => temp_data[62].ACLR
clear => temp_data[63].ACLR
data_in[0] => temp_data[0].DATAIN
data_in[1] => temp_data[1].DATAIN
data_in[2] => temp_data[2].DATAIN
data_in[3] => temp_data[3].DATAIN
data_in[4] => temp_data[4].DATAIN
data_in[5] => temp_data[5].DATAIN
data_in[6] => temp_data[6].DATAIN
data_in[7] => temp_data[7].DATAIN
data_in[8] => temp_data[8].DATAIN
data_in[9] => temp_data[9].DATAIN
data_in[10] => temp_data[10].DATAIN
data_in[11] => temp_data[11].DATAIN
data_in[12] => temp_data[12].DATAIN
data_in[13] => temp_data[13].DATAIN
data_in[14] => temp_data[14].DATAIN
data_in[15] => temp_data[15].DATAIN
data_in[16] => temp_data[16].DATAIN
data_in[17] => temp_data[17].DATAIN
data_in[18] => temp_data[18].DATAIN
data_in[19] => temp_data[19].DATAIN
data_in[20] => temp_data[20].DATAIN
data_in[21] => temp_data[21].DATAIN
data_in[22] => temp_data[22].DATAIN
data_in[23] => temp_data[23].DATAIN
data_in[24] => temp_data[24].DATAIN
data_in[25] => temp_data[25].DATAIN
data_in[26] => temp_data[26].DATAIN
data_in[27] => temp_data[27].DATAIN
data_in[28] => temp_data[28].DATAIN
data_in[29] => temp_data[29].DATAIN
data_in[30] => temp_data[30].DATAIN
data_in[31] => temp_data[31].DATAIN
data_in[32] => temp_data[32].DATAIN
data_in[33] => temp_data[33].DATAIN
data_in[34] => temp_data[34].DATAIN
data_in[35] => temp_data[35].DATAIN
data_in[36] => temp_data[36].DATAIN
data_in[37] => temp_data[37].DATAIN
data_in[38] => temp_data[38].DATAIN
data_in[39] => temp_data[39].DATAIN
data_in[40] => temp_data[40].DATAIN
data_in[41] => temp_data[41].DATAIN
data_in[42] => temp_data[42].DATAIN
data_in[43] => temp_data[43].DATAIN
data_in[44] => temp_data[44].DATAIN
data_in[45] => temp_data[45].DATAIN
data_in[46] => temp_data[46].DATAIN
data_in[47] => temp_data[47].DATAIN
data_in[48] => temp_data[48].DATAIN
data_in[49] => temp_data[49].DATAIN
data_in[50] => temp_data[50].DATAIN
data_in[51] => temp_data[51].DATAIN
data_in[52] => temp_data[52].DATAIN
data_in[53] => temp_data[53].DATAIN
data_in[54] => temp_data[54].DATAIN
data_in[55] => temp_data[55].DATAIN
data_in[56] => temp_data[56].DATAIN
data_in[57] => temp_data[57].DATAIN
data_in[58] => temp_data[58].DATAIN
data_in[59] => temp_data[59].DATAIN
data_in[60] => temp_data[60].DATAIN
data_in[61] => temp_data[61].DATAIN
data_in[62] => temp_data[62].DATAIN
data_in[63] => temp_data[63].DATAIN
data_out[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= temp_data[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= temp_data[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= temp_data[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= temp_data[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= temp_data[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= temp_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= temp_data[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= temp_data[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= temp_data[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= temp_data[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= temp_data[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= temp_data[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= temp_data[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= temp_data[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= temp_data[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= temp_data[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= temp_data[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= temp_data[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= temp_data[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= temp_data[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= temp_data[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= temp_data[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= temp_data[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= temp_data[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= temp_data[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= temp_data[35].DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= temp_data[36].DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= temp_data[37].DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= temp_data[38].DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= temp_data[39].DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= temp_data[40].DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= temp_data[41].DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= temp_data[42].DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= temp_data[43].DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= temp_data[44].DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= temp_data[45].DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= temp_data[46].DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= temp_data[47].DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= temp_data[48].DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= temp_data[49].DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= temp_data[50].DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= temp_data[51].DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= temp_data[52].DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= temp_data[53].DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= temp_data[54].DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= temp_data[55].DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= temp_data[56].DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= temp_data[57].DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= temp_data[58].DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= temp_data[59].DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= temp_data[60].DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= temp_data[61].DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= temp_data[62].DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= temp_data[63].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|Reg:regout
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in1[8] => data_out.DATAB
data_in1[9] => data_out.DATAB
data_in1[10] => data_out.DATAB
data_in1[11] => data_out.DATAB
data_in1[12] => data_out.DATAB
data_in1[13] => data_out.DATAB
data_in1[14] => data_out.DATAB
data_in1[15] => data_out.DATAB
data_in1[16] => data_out.DATAB
data_in1[17] => data_out.DATAB
data_in1[18] => data_out.DATAB
data_in1[19] => data_out.DATAB
data_in1[20] => data_out.DATAB
data_in1[21] => data_out.DATAB
data_in1[22] => data_out.DATAB
data_in1[23] => data_out.DATAB
data_in1[24] => data_out.DATAB
data_in1[25] => data_out.DATAB
data_in1[26] => data_out.DATAB
data_in1[27] => data_out.DATAB
data_in1[28] => data_out.DATAB
data_in1[29] => data_out.DATAB
data_in1[30] => data_out.DATAB
data_in1[31] => data_out.DATAB
data_in1[32] => data_out.DATAB
data_in1[33] => data_out.DATAB
data_in1[34] => data_out.DATAB
data_in1[35] => data_out.DATAB
data_in1[36] => data_out.DATAB
data_in1[37] => data_out.DATAB
data_in1[38] => data_out.DATAB
data_in1[39] => data_out.DATAB
data_in1[40] => data_out.DATAB
data_in1[41] => data_out.DATAB
data_in1[42] => data_out.DATAB
data_in1[43] => data_out.DATAB
data_in1[44] => data_out.DATAB
data_in1[45] => data_out.DATAB
data_in1[46] => data_out.DATAB
data_in1[47] => data_out.DATAB
data_in1[48] => data_out.DATAB
data_in1[49] => data_out.DATAB
data_in1[50] => data_out.DATAB
data_in1[51] => data_out.DATAB
data_in1[52] => data_out.DATAB
data_in1[53] => data_out.DATAB
data_in1[54] => data_out.DATAB
data_in1[55] => data_out.DATAB
data_in1[56] => data_out.DATAB
data_in1[57] => data_out.DATAB
data_in1[58] => data_out.DATAB
data_in1[59] => data_out.DATAB
data_in1[60] => data_out.DATAB
data_in1[61] => data_out.DATAB
data_in1[62] => data_out.DATAB
data_in1[63] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_in2[8] => data_out.DATAA
data_in2[9] => data_out.DATAA
data_in2[10] => data_out.DATAA
data_in2[11] => data_out.DATAA
data_in2[12] => data_out.DATAA
data_in2[13] => data_out.DATAA
data_in2[14] => data_out.DATAA
data_in2[15] => data_out.DATAA
data_in2[16] => data_out.DATAA
data_in2[17] => data_out.DATAA
data_in2[18] => data_out.DATAA
data_in2[19] => data_out.DATAA
data_in2[20] => data_out.DATAA
data_in2[21] => data_out.DATAA
data_in2[22] => data_out.DATAA
data_in2[23] => data_out.DATAA
data_in2[24] => data_out.DATAA
data_in2[25] => data_out.DATAA
data_in2[26] => data_out.DATAA
data_in2[27] => data_out.DATAA
data_in2[28] => data_out.DATAA
data_in2[29] => data_out.DATAA
data_in2[30] => data_out.DATAA
data_in2[31] => data_out.DATAA
data_in2[32] => data_out.DATAA
data_in2[33] => data_out.DATAA
data_in2[34] => data_out.DATAA
data_in2[35] => data_out.DATAA
data_in2[36] => data_out.DATAA
data_in2[37] => data_out.DATAA
data_in2[38] => data_out.DATAA
data_in2[39] => data_out.DATAA
data_in2[40] => data_out.DATAA
data_in2[41] => data_out.DATAA
data_in2[42] => data_out.DATAA
data_in2[43] => data_out.DATAA
data_in2[44] => data_out.DATAA
data_in2[45] => data_out.DATAA
data_in2[46] => data_out.DATAA
data_in2[47] => data_out.DATAA
data_in2[48] => data_out.DATAA
data_in2[49] => data_out.DATAA
data_in2[50] => data_out.DATAA
data_in2[51] => data_out.DATAA
data_in2[52] => data_out.DATAA
data_in2[53] => data_out.DATAA
data_in2[54] => data_out.DATAA
data_in2[55] => data_out.DATAA
data_in2[56] => data_out.DATAA
data_in2[57] => data_out.DATAA
data_in2[58] => data_out.DATAA
data_in2[59] => data_out.DATAA
data_in2[60] => data_out.DATAA
data_in2[61] => data_out.DATAA
data_in2[62] => data_out.DATAA
data_in2[63] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|MUX2Data:dataout_mux
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|ascii2hex:asciitohex
hex[0] <= hex.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= hex.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= hex.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= hex.DB_MAX_OUTPUT_PORT_TYPE
ascii[0] => Equal0.IN5
ascii[0] => Equal1.IN7
ascii[0] => Equal2.IN4
ascii[0] => Equal3.IN7
ascii[0] => Equal4.IN4
ascii[0] => Equal5.IN7
ascii[0] => Equal6.IN3
ascii[0] => Equal7.IN7
ascii[0] => Equal8.IN4
ascii[0] => Equal9.IN7
ascii[0] => Equal10.IN7
ascii[0] => Equal11.IN5
ascii[0] => Equal12.IN7
ascii[0] => Equal13.IN5
ascii[0] => Equal14.IN7
ascii[0] => Equal15.IN4
ascii[1] => Equal0.IN4
ascii[1] => Equal1.IN4
ascii[1] => Equal2.IN7
ascii[1] => Equal3.IN6
ascii[1] => Equal4.IN3
ascii[1] => Equal5.IN3
ascii[1] => Equal6.IN7
ascii[1] => Equal7.IN6
ascii[1] => Equal8.IN3
ascii[1] => Equal9.IN3
ascii[1] => Equal10.IN5
ascii[1] => Equal11.IN7
ascii[1] => Equal12.IN6
ascii[1] => Equal13.IN4
ascii[1] => Equal14.IN4
ascii[1] => Equal15.IN7
ascii[2] => Equal0.IN3
ascii[2] => Equal1.IN3
ascii[2] => Equal2.IN3
ascii[2] => Equal3.IN3
ascii[2] => Equal4.IN7
ascii[2] => Equal5.IN6
ascii[2] => Equal6.IN6
ascii[2] => Equal7.IN5
ascii[2] => Equal8.IN2
ascii[2] => Equal9.IN2
ascii[2] => Equal10.IN4
ascii[2] => Equal11.IN4
ascii[2] => Equal12.IN4
ascii[2] => Equal13.IN7
ascii[2] => Equal14.IN6
ascii[2] => Equal15.IN6
ascii[3] => Equal0.IN2
ascii[3] => Equal1.IN2
ascii[3] => Equal2.IN2
ascii[3] => Equal3.IN2
ascii[3] => Equal4.IN2
ascii[3] => Equal5.IN2
ascii[3] => Equal6.IN2
ascii[3] => Equal7.IN2
ascii[3] => Equal8.IN7
ascii[3] => Equal9.IN6
ascii[3] => Equal10.IN3
ascii[3] => Equal11.IN3
ascii[3] => Equal12.IN3
ascii[3] => Equal13.IN3
ascii[3] => Equal14.IN3
ascii[3] => Equal15.IN3
ascii[4] => Equal0.IN7
ascii[4] => Equal1.IN6
ascii[4] => Equal2.IN6
ascii[4] => Equal3.IN5
ascii[4] => Equal4.IN6
ascii[4] => Equal5.IN5
ascii[4] => Equal6.IN5
ascii[4] => Equal7.IN4
ascii[4] => Equal8.IN6
ascii[4] => Equal9.IN5
ascii[4] => Equal10.IN2
ascii[4] => Equal11.IN2
ascii[4] => Equal12.IN2
ascii[4] => Equal13.IN2
ascii[4] => Equal14.IN2
ascii[4] => Equal15.IN2
ascii[5] => Equal0.IN6
ascii[5] => Equal1.IN5
ascii[5] => Equal2.IN5
ascii[5] => Equal3.IN4
ascii[5] => Equal4.IN5
ascii[5] => Equal5.IN4
ascii[5] => Equal6.IN4
ascii[5] => Equal7.IN3
ascii[5] => Equal8.IN5
ascii[5] => Equal9.IN4
ascii[5] => Equal10.IN1
ascii[5] => Equal11.IN1
ascii[5] => Equal12.IN1
ascii[5] => Equal13.IN1
ascii[5] => Equal14.IN1
ascii[5] => Equal15.IN1
ascii[6] => Equal0.IN1
ascii[6] => Equal1.IN1
ascii[6] => Equal2.IN1
ascii[6] => Equal3.IN1
ascii[6] => Equal4.IN1
ascii[6] => Equal5.IN1
ascii[6] => Equal6.IN1
ascii[6] => Equal7.IN1
ascii[6] => Equal8.IN1
ascii[6] => Equal9.IN1
ascii[6] => Equal10.IN6
ascii[6] => Equal11.IN6
ascii[6] => Equal12.IN5
ascii[6] => Equal13.IN6
ascii[6] => Equal14.IN5
ascii[6] => Equal15.IN5
ascii[7] => Equal0.IN0
ascii[7] => Equal1.IN0
ascii[7] => Equal2.IN0
ascii[7] => Equal3.IN0
ascii[7] => Equal4.IN0
ascii[7] => Equal5.IN0
ascii[7] => Equal6.IN0
ascii[7] => Equal7.IN0
ascii[7] => Equal8.IN0
ascii[7] => Equal9.IN0
ascii[7] => Equal10.IN0
ascii[7] => Equal11.IN0
ascii[7] => Equal12.IN0
ascii[7] => Equal13.IN0
ascii[7] => Equal14.IN0
ascii[7] => Equal15.IN0


|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|PulseGenerator:regout_pulse
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst|PulseGenerator:checkout_pulse
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|uart_interpreter:uart_interpreter_inst
nreset => t[0].ACLR
nreset => t[1].ACLR
nreset => t[2].PRESET
nreset => t[3].ACLR
nreset => t[4].ACLR
nreset => t[5].PRESET
nreset => t[6].PRESET
nreset => t[7].ACLR
nreset => t[8].PRESET
nreset => t[9].PRESET
nreset => t[10].ACLR
nreset => t[11].ACLR
nreset => t[12].ACLR
nreset => t[13].ACLR
nreset => t[14].ACLR
nreset => t[15].ACLR
nreset => t[16].ACLR
nreset => t[17].ACLR
nreset => t[18].ACLR
nreset => t[19].ACLR
nreset => t[20].ACLR
nreset => t[21].ACLR
nreset => t[22].ACLR
nreset => t[23].ACLR
nreset => t[24].ACLR
nreset => t[25].ACLR
nreset => t[26].ACLR
nreset => t[27].ACLR
nreset => t[28].ACLR
nreset => t[29].ACLR
nreset => t[30].ACLR
nreset => t[31].ACLR
nreset => rx_buffer[0].PRESET
nreset => rx_buffer[1].PRESET
nreset => rx_buffer[2].PRESET
nreset => rx_buffer[3].PRESET
nreset => state_tx.ACLR
nreset => state_rx.ACLR
nreset => count_tx[0].ACLR
nreset => count_tx[1].ACLR
nreset => count_tx[2].ACLR
nreset => count_tx[3].ACLR
nreset => count_tx[4].ACLR
nreset => count_tx[5].ACLR
nreset => count_tx[6].ACLR
nreset => count_tx[7].ACLR
nreset => count_tx[8].ACLR
nreset => count_tx[9].ACLR
nreset => count_tx[10].ACLR
nreset => count_tx[11].ACLR
nreset => count_tx[12].ACLR
nreset => count_tx[13].ACLR
nreset => count_tx[14].ACLR
nreset => count_tx[15].ACLR
nreset => count_tx[16].ACLR
nreset => count_tx[17].ACLR
nreset => count_tx[18].ACLR
nreset => count_tx[19].ACLR
nreset => count_tx[20].ACLR
nreset => count_tx[21].ACLR
nreset => count_tx[22].ACLR
nreset => count_tx[23].ACLR
nreset => count_tx[24].ACLR
nreset => count_tx[25].ACLR
nreset => count_tx[26].ACLR
nreset => count_tx[27].ACLR
nreset => count_tx[28].ACLR
nreset => count_tx[29].ACLR
nreset => count_tx[30].ACLR
nreset => count_tx[31].ACLR
nreset => count_rx[0].ACLR
nreset => count_rx[1].ACLR
nreset => count_rx[2].ACLR
nreset => count_rx[3].ACLR
nreset => count_rx[4].ACLR
nreset => count_rx[5].ACLR
nreset => count_rx[6].ACLR
nreset => count_rx[7].ACLR
nreset => count_rx[8].ACLR
nreset => count_rx[9].ACLR
nreset => count_rx[10].ACLR
nreset => count_rx[11].ACLR
nreset => count_rx[12].ACLR
nreset => count_rx[13].ACLR
nreset => count_rx[14].ACLR
nreset => count_rx[15].ACLR
nreset => count_rx[16].ACLR
nreset => count_rx[17].ACLR
nreset => count_rx[18].ACLR
nreset => count_rx[19].ACLR
nreset => count_rx[20].ACLR
nreset => count_rx[21].ACLR
nreset => count_rx[22].ACLR
nreset => count_rx[23].ACLR
nreset => count_rx[24].ACLR
nreset => count_rx[25].ACLR
nreset => count_rx[26].ACLR
nreset => count_rx[27].ACLR
nreset => count_rx[28].ACLR
nreset => count_rx[29].ACLR
nreset => count_rx[30].ACLR
nreset => count_rx[31].ACLR
nreset => d[0].ACLR
nreset => d[1].ACLR
nreset => d[2].ACLR
nreset => d[3].ACLR
nreset => d[4].ACLR
nreset => d[5].ACLR
nreset => d[6].ACLR
nreset => d[7].ACLR
nreset => tx~reg0.PRESET
nreset => d_in_transmitted~reg0.ACLR
nreset => serial_end~reg0.PRESET
nreset => d_out[0]~reg0.ACLR
nreset => d_out[1]~reg0.ACLR
nreset => d_out[2]~reg0.ACLR
nreset => d_out[3]~reg0.ACLR
nreset => d_out[4]~reg0.ACLR
nreset => d_out[5]~reg0.ACLR
nreset => d_out[6]~reg0.ACLR
nreset => d_out[7]~reg0.ACLR
nreset => d_out_ready~reg0.ACLR
clk => t[0].CLK
clk => t[1].CLK
clk => t[2].CLK
clk => t[3].CLK
clk => t[4].CLK
clk => t[5].CLK
clk => t[6].CLK
clk => t[7].CLK
clk => t[8].CLK
clk => t[9].CLK
clk => t[10].CLK
clk => t[11].CLK
clk => t[12].CLK
clk => t[13].CLK
clk => t[14].CLK
clk => t[15].CLK
clk => t[16].CLK
clk => t[17].CLK
clk => t[18].CLK
clk => t[19].CLK
clk => t[20].CLK
clk => t[21].CLK
clk => t[22].CLK
clk => t[23].CLK
clk => t[24].CLK
clk => t[25].CLK
clk => t[26].CLK
clk => t[27].CLK
clk => t[28].CLK
clk => t[29].CLK
clk => t[30].CLK
clk => t[31].CLK
clk => rx_buffer[0].CLK
clk => rx_buffer[1].CLK
clk => rx_buffer[2].CLK
clk => rx_buffer[3].CLK
clk => state_tx.CLK
clk => state_rx.CLK
clk => count_tx[0].CLK
clk => count_tx[1].CLK
clk => count_tx[2].CLK
clk => count_tx[3].CLK
clk => count_tx[4].CLK
clk => count_tx[5].CLK
clk => count_tx[6].CLK
clk => count_tx[7].CLK
clk => count_tx[8].CLK
clk => count_tx[9].CLK
clk => count_tx[10].CLK
clk => count_tx[11].CLK
clk => count_tx[12].CLK
clk => count_tx[13].CLK
clk => count_tx[14].CLK
clk => count_tx[15].CLK
clk => count_tx[16].CLK
clk => count_tx[17].CLK
clk => count_tx[18].CLK
clk => count_tx[19].CLK
clk => count_tx[20].CLK
clk => count_tx[21].CLK
clk => count_tx[22].CLK
clk => count_tx[23].CLK
clk => count_tx[24].CLK
clk => count_tx[25].CLK
clk => count_tx[26].CLK
clk => count_tx[27].CLK
clk => count_tx[28].CLK
clk => count_tx[29].CLK
clk => count_tx[30].CLK
clk => count_tx[31].CLK
clk => count_rx[0].CLK
clk => count_rx[1].CLK
clk => count_rx[2].CLK
clk => count_rx[3].CLK
clk => count_rx[4].CLK
clk => count_rx[5].CLK
clk => count_rx[6].CLK
clk => count_rx[7].CLK
clk => count_rx[8].CLK
clk => count_rx[9].CLK
clk => count_rx[10].CLK
clk => count_rx[11].CLK
clk => count_rx[12].CLK
clk => count_rx[13].CLK
clk => count_rx[14].CLK
clk => count_rx[15].CLK
clk => count_rx[16].CLK
clk => count_rx[17].CLK
clk => count_rx[18].CLK
clk => count_rx[19].CLK
clk => count_rx[20].CLK
clk => count_rx[21].CLK
clk => count_rx[22].CLK
clk => count_rx[23].CLK
clk => count_rx[24].CLK
clk => count_rx[25].CLK
clk => count_rx[26].CLK
clk => count_rx[27].CLK
clk => count_rx[28].CLK
clk => count_rx[29].CLK
clk => count_rx[30].CLK
clk => count_rx[31].CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => tx~reg0.CLK
clk => d_in_transmitted~reg0.CLK
clk => serial_end~reg0.CLK
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => d_out[2]~reg0.CLK
clk => d_out[3]~reg0.CLK
clk => d_out[4]~reg0.CLK
clk => d_out[5]~reg0.CLK
clk => d_out[6]~reg0.CLK
clk => d_out[7]~reg0.CLK
clk => d_out_ready~reg0.CLK
rx => process_0.IN1
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => rx_buffer[0].DATAIN
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out_ready <= d_out_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_end <= serial_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_in[0] => tx.DATAB
d_in[1] => tx.DATAB
d_in[2] => tx.DATAB
d_in[3] => tx.DATAB
d_in[4] => tx.DATAB
d_in[5] => tx.DATAB
d_in[6] => tx.DATAB
d_in[7] => tx.DATAB
d_in_ready => state_tx.OUTPUTSELECT
d_in_ready => d_in_transmitted.OUTPUTSELECT
d_in_transmitted <= d_in_transmitted~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|SerialBlock:serialblock_inst|PulseGenerator:pulsegenerator_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => counter[5].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|XTEA:xteablock_inst
hex[0] => Equal0.IN3
hex[0] => Equal1.IN0
hex[0] => Equal2.IN3
hex[0] => Equal3.IN1
hex[0] => Equal4.IN3
hex[0] => Equal5.IN1
hex[0] => Equal6.IN3
hex[0] => Equal7.IN2
hex[0] => Equal8.IN3
hex[0] => Equal9.IN1
hex[0] => Equal10.IN3
hex[0] => Equal11.IN2
hex[0] => Equal12.IN3
hex[0] => Equal13.IN2
hex[0] => Equal14.IN3
hex[0] => Equal15.IN3
hex[1] => Equal0.IN2
hex[1] => Equal1.IN3
hex[1] => Equal2.IN0
hex[1] => Equal3.IN0
hex[1] => Equal4.IN2
hex[1] => Equal5.IN3
hex[1] => Equal6.IN1
hex[1] => Equal7.IN1
hex[1] => Equal8.IN2
hex[1] => Equal9.IN3
hex[1] => Equal10.IN1
hex[1] => Equal11.IN1
hex[1] => Equal12.IN2
hex[1] => Equal13.IN3
hex[1] => Equal14.IN2
hex[1] => Equal15.IN2
hex[2] => Equal0.IN1
hex[2] => Equal1.IN2
hex[2] => Equal2.IN2
hex[2] => Equal3.IN3
hex[2] => Equal4.IN0
hex[2] => Equal5.IN0
hex[2] => Equal6.IN0
hex[2] => Equal7.IN0
hex[2] => Equal8.IN1
hex[2] => Equal9.IN2
hex[2] => Equal10.IN2
hex[2] => Equal11.IN3
hex[2] => Equal12.IN1
hex[2] => Equal13.IN1
hex[2] => Equal14.IN1
hex[2] => Equal15.IN1
hex[3] => Equal0.IN0
hex[3] => Equal1.IN1
hex[3] => Equal2.IN1
hex[3] => Equal3.IN2
hex[3] => Equal4.IN1
hex[3] => Equal5.IN2
hex[3] => Equal6.IN2
hex[3] => Equal7.IN3
hex[3] => Equal8.IN0
hex[3] => Equal9.IN0
hex[3] => Equal10.IN0
hex[3] => Equal11.IN0
hex[3] => Equal12.IN0
hex[3] => Equal13.IN0
hex[3] => Equal14.IN0
hex[3] => Equal15.IN0
ascii[0] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[1] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[2] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[3] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[4] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[5] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[6] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[7] <= <GND>


|DummyTopLevel|MemoryBlock:memoryblock_inst
selector[0] => MUX8Data:mux1.selector[0]
selector[0] => MUX8Data:mux2.selector[0]
selector[1] => MUX8Data:mux1.selector[1]
selector[1] => MUX8Data:mux2.selector[1]
selector[2] => MUX8Data:mux1.selector[2]
selector[2] => MUX8Data:mux2.selector[2]
selector[3] => MUX2Data:mux3.selector
data_in1[0] => MUX8Data:mux1.data_in1[0]
data_in1[1] => MUX8Data:mux1.data_in1[1]
data_in1[2] => MUX8Data:mux1.data_in1[2]
data_in1[3] => MUX8Data:mux1.data_in1[3]
data_in1[4] => MUX8Data:mux1.data_in1[4]
data_in1[5] => MUX8Data:mux1.data_in1[5]
data_in1[6] => MUX8Data:mux1.data_in1[6]
data_in1[7] => MUX8Data:mux1.data_in1[7]
data_in2[0] => MUX8Data:mux1.data_in2[0]
data_in2[1] => MUX8Data:mux1.data_in2[1]
data_in2[2] => MUX8Data:mux1.data_in2[2]
data_in2[3] => MUX8Data:mux1.data_in2[3]
data_in2[4] => MUX8Data:mux1.data_in2[4]
data_in2[5] => MUX8Data:mux1.data_in2[5]
data_in2[6] => MUX8Data:mux1.data_in2[6]
data_in2[7] => MUX8Data:mux1.data_in2[7]
data_in3[0] => MUX8Data:mux1.data_in3[0]
data_in3[1] => MUX8Data:mux1.data_in3[1]
data_in3[2] => MUX8Data:mux1.data_in3[2]
data_in3[3] => MUX8Data:mux1.data_in3[3]
data_in3[4] => MUX8Data:mux1.data_in3[4]
data_in3[5] => MUX8Data:mux1.data_in3[5]
data_in3[6] => MUX8Data:mux1.data_in3[6]
data_in3[7] => MUX8Data:mux1.data_in3[7]
data_in4[0] => MUX8Data:mux1.data_in4[0]
data_in4[1] => MUX8Data:mux1.data_in4[1]
data_in4[2] => MUX8Data:mux1.data_in4[2]
data_in4[3] => MUX8Data:mux1.data_in4[3]
data_in4[4] => MUX8Data:mux1.data_in4[4]
data_in4[5] => MUX8Data:mux1.data_in4[5]
data_in4[6] => MUX8Data:mux1.data_in4[6]
data_in4[7] => MUX8Data:mux1.data_in4[7]
data_in5[0] => MUX8Data:mux1.data_in5[0]
data_in5[1] => MUX8Data:mux1.data_in5[1]
data_in5[2] => MUX8Data:mux1.data_in5[2]
data_in5[3] => MUX8Data:mux1.data_in5[3]
data_in5[4] => MUX8Data:mux1.data_in5[4]
data_in5[5] => MUX8Data:mux1.data_in5[5]
data_in5[6] => MUX8Data:mux1.data_in5[6]
data_in5[7] => MUX8Data:mux1.data_in5[7]
data_in6[0] => MUX8Data:mux1.data_in6[0]
data_in6[1] => MUX8Data:mux1.data_in6[1]
data_in6[2] => MUX8Data:mux1.data_in6[2]
data_in6[3] => MUX8Data:mux1.data_in6[3]
data_in6[4] => MUX8Data:mux1.data_in6[4]
data_in6[5] => MUX8Data:mux1.data_in6[5]
data_in6[6] => MUX8Data:mux1.data_in6[6]
data_in6[7] => MUX8Data:mux1.data_in6[7]
data_in7[0] => MUX8Data:mux1.data_in7[0]
data_in7[1] => MUX8Data:mux1.data_in7[1]
data_in7[2] => MUX8Data:mux1.data_in7[2]
data_in7[3] => MUX8Data:mux1.data_in7[3]
data_in7[4] => MUX8Data:mux1.data_in7[4]
data_in7[5] => MUX8Data:mux1.data_in7[5]
data_in7[6] => MUX8Data:mux1.data_in7[6]
data_in7[7] => MUX8Data:mux1.data_in7[7]
data_in8[0] => MUX8Data:mux1.data_in8[0]
data_in8[1] => MUX8Data:mux1.data_in8[1]
data_in8[2] => MUX8Data:mux1.data_in8[2]
data_in8[3] => MUX8Data:mux1.data_in8[3]
data_in8[4] => MUX8Data:mux1.data_in8[4]
data_in8[5] => MUX8Data:mux1.data_in8[5]
data_in8[6] => MUX8Data:mux1.data_in8[6]
data_in8[7] => MUX8Data:mux1.data_in8[7]
data_in9[0] => MUX8Data:mux2.data_in1[0]
data_in9[1] => MUX8Data:mux2.data_in1[1]
data_in9[2] => MUX8Data:mux2.data_in1[2]
data_in9[3] => MUX8Data:mux2.data_in1[3]
data_in9[4] => MUX8Data:mux2.data_in1[4]
data_in9[5] => MUX8Data:mux2.data_in1[5]
data_in9[6] => MUX8Data:mux2.data_in1[6]
data_in9[7] => MUX8Data:mux2.data_in1[7]
data_in10[0] => MUX8Data:mux2.data_in2[0]
data_in10[1] => MUX8Data:mux2.data_in2[1]
data_in10[2] => MUX8Data:mux2.data_in2[2]
data_in10[3] => MUX8Data:mux2.data_in2[3]
data_in10[4] => MUX8Data:mux2.data_in2[4]
data_in10[5] => MUX8Data:mux2.data_in2[5]
data_in10[6] => MUX8Data:mux2.data_in2[6]
data_in10[7] => MUX8Data:mux2.data_in2[7]
data_in11[0] => MUX8Data:mux2.data_in3[0]
data_in11[1] => MUX8Data:mux2.data_in3[1]
data_in11[2] => MUX8Data:mux2.data_in3[2]
data_in11[3] => MUX8Data:mux2.data_in3[3]
data_in11[4] => MUX8Data:mux2.data_in3[4]
data_in11[5] => MUX8Data:mux2.data_in3[5]
data_in11[6] => MUX8Data:mux2.data_in3[6]
data_in11[7] => MUX8Data:mux2.data_in3[7]
data_in12[0] => MUX8Data:mux2.data_in4[0]
data_in12[1] => MUX8Data:mux2.data_in4[1]
data_in12[2] => MUX8Data:mux2.data_in4[2]
data_in12[3] => MUX8Data:mux2.data_in4[3]
data_in12[4] => MUX8Data:mux2.data_in4[4]
data_in12[5] => MUX8Data:mux2.data_in4[5]
data_in12[6] => MUX8Data:mux2.data_in4[6]
data_in12[7] => MUX8Data:mux2.data_in4[7]
data_in13[0] => MUX8Data:mux2.data_in5[0]
data_in13[1] => MUX8Data:mux2.data_in5[1]
data_in13[2] => MUX8Data:mux2.data_in5[2]
data_in13[3] => MUX8Data:mux2.data_in5[3]
data_in13[4] => MUX8Data:mux2.data_in5[4]
data_in13[5] => MUX8Data:mux2.data_in5[5]
data_in13[6] => MUX8Data:mux2.data_in5[6]
data_in13[7] => MUX8Data:mux2.data_in5[7]
data_in14[0] => MUX8Data:mux2.data_in6[0]
data_in14[1] => MUX8Data:mux2.data_in6[1]
data_in14[2] => MUX8Data:mux2.data_in6[2]
data_in14[3] => MUX8Data:mux2.data_in6[3]
data_in14[4] => MUX8Data:mux2.data_in6[4]
data_in14[5] => MUX8Data:mux2.data_in6[5]
data_in14[6] => MUX8Data:mux2.data_in6[6]
data_in14[7] => MUX8Data:mux2.data_in6[7]
data_in15[0] => MUX8Data:mux2.data_in7[0]
data_in15[1] => MUX8Data:mux2.data_in7[1]
data_in15[2] => MUX8Data:mux2.data_in7[2]
data_in15[3] => MUX8Data:mux2.data_in7[3]
data_in15[4] => MUX8Data:mux2.data_in7[4]
data_in15[5] => MUX8Data:mux2.data_in7[5]
data_in15[6] => MUX8Data:mux2.data_in7[6]
data_in15[7] => MUX8Data:mux2.data_in7[7]
data_in16[0] => MUX8Data:mux2.data_in8[0]
data_in16[1] => MUX8Data:mux2.data_in8[1]
data_in16[2] => MUX8Data:mux2.data_in8[2]
data_in16[3] => MUX8Data:mux2.data_in8[3]
data_in16[4] => MUX8Data:mux2.data_in8[4]
data_in16[5] => MUX8Data:mux2.data_in8[5]
data_in16[6] => MUX8Data:mux2.data_in8[6]
data_in16[7] => MUX8Data:mux2.data_in8[7]
data_out[0] <= MUX2Data:mux3.data_out[0]
data_out[1] <= MUX2Data:mux3.data_out[1]
data_out[2] <= MUX2Data:mux3.data_out[2]
data_out[3] <= MUX2Data:mux3.data_out[3]
data_out[4] <= MUX2Data:mux3.data_out[4]
data_out[5] <= MUX2Data:mux3.data_out[5]
data_out[6] <= MUX2Data:mux3.data_out[6]
data_out[7] <= MUX2Data:mux3.data_out[7]


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX8Data:mux1
clock => temp_data[0].CLK
clock => temp_data[1].CLK
clock => temp_data[2].CLK
clock => temp_data[3].CLK
clock => temp_data[4].CLK
clock => temp_data[5].CLK
clock => temp_data[6].CLK
clock => temp_data[7].CLK
clock => temp_data[8].CLK
clock => temp_data[9].CLK
enable => temp_data[9].ENA
enable => temp_data[8].ENA
enable => temp_data[7].ENA
enable => temp_data[6].ENA
enable => temp_data[5].ENA
enable => temp_data[4].ENA
enable => temp_data[3].ENA
enable => temp_data[2].ENA
enable => temp_data[1].ENA
enable => temp_data[0].ENA
clear => temp_data[0].ACLR
clear => temp_data[1].ACLR
clear => temp_data[2].ACLR
clear => temp_data[3].ACLR
clear => temp_data[4].ACLR
clear => temp_data[5].ACLR
clear => temp_data[6].ACLR
clear => temp_data[7].ACLR
clear => temp_data[8].ACLR
clear => temp_data[9].ACLR
data_in[0] => temp_data[0].DATAIN
data_in[1] => temp_data[1].DATAIN
data_in[2] => temp_data[2].DATAIN
data_in[3] => temp_data[3].DATAIN
data_in[4] => temp_data[4].DATAIN
data_in[5] => temp_data[5].DATAIN
data_in[6] => temp_data[6].DATAIN
data_in[7] => temp_data[7].DATAIN
data_in[8] => temp_data[8].DATAIN
data_in[9] => temp_data[9].DATAIN
data_out[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX8Data:mux2
clock => temp_data[0].CLK
clock => temp_data[1].CLK
clock => temp_data[2].CLK
clock => temp_data[3].CLK
clock => temp_data[4].CLK
clock => temp_data[5].CLK
clock => temp_data[6].CLK
clock => temp_data[7].CLK
clock => temp_data[8].CLK
clock => temp_data[9].CLK
enable => temp_data[9].ENA
enable => temp_data[8].ENA
enable => temp_data[7].ENA
enable => temp_data[6].ENA
enable => temp_data[5].ENA
enable => temp_data[4].ENA
enable => temp_data[3].ENA
enable => temp_data[2].ENA
enable => temp_data[1].ENA
enable => temp_data[0].ENA
clear => temp_data[0].ACLR
clear => temp_data[1].ACLR
clear => temp_data[2].ACLR
clear => temp_data[3].ACLR
clear => temp_data[4].ACLR
clear => temp_data[5].ACLR
clear => temp_data[6].ACLR
clear => temp_data[7].ACLR
clear => temp_data[8].ACLR
clear => temp_data[9].ACLR
data_in[0] => temp_data[0].DATAIN
data_in[1] => temp_data[1].DATAIN
data_in[2] => temp_data[2].DATAIN
data_in[3] => temp_data[3].DATAIN
data_in[4] => temp_data[4].DATAIN
data_in[5] => temp_data[5].DATAIN
data_in[6] => temp_data[6].DATAIN
data_in[7] => temp_data[7].DATAIN
data_in[8] => temp_data[8].DATAIN
data_in[9] => temp_data[9].DATAIN
data_out[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MemoryBlock:memoryblock_inst|MUX2Data:mux3
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DummyTopLevel|ClockCounter:clockcounter_inst
clock => creset1.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => counter[5].ACLR
nreset => creset1.ENA
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
creset => result_signal.IN1
creset => result_signal.IN1
creset => creset1.DATAIN
count[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|PulseGenerator:senderpulse_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|PulseGenerator:xteapulse_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|PulseGenerator:countuppulse_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|AddressCounter:addresscounter_inst
clock => SRAM:sram00_inst.clock
clock => SRAM:sram01_inst.clock
clock => SRAM:sram10_inst.clock
clock => SRAM:sram11_inst.clock
clock => SRAM:sram20_inst.clock
clock => SRAM:sram21_inst.clock
clock => SRAM:sram30_inst.clock
clock => SRAM:sram31_inst.clock
enable_write => enable_row0.IN1
enable_write => enable_row1.IN1
enable_write => enable_row2.IN1
enable_write => enable_row3.IN1
memory_address[0] => SRAM:sram00_inst.memory_address[0]
memory_address[0] => SRAM:sram01_inst.memory_address[0]
memory_address[0] => SRAM:sram10_inst.memory_address[0]
memory_address[0] => SRAM:sram11_inst.memory_address[0]
memory_address[0] => SRAM:sram20_inst.memory_address[0]
memory_address[0] => SRAM:sram21_inst.memory_address[0]
memory_address[0] => SRAM:sram30_inst.memory_address[0]
memory_address[0] => SRAM:sram31_inst.memory_address[0]
memory_address[1] => SRAM:sram00_inst.memory_address[1]
memory_address[1] => SRAM:sram01_inst.memory_address[1]
memory_address[1] => SRAM:sram10_inst.memory_address[1]
memory_address[1] => SRAM:sram11_inst.memory_address[1]
memory_address[1] => SRAM:sram20_inst.memory_address[1]
memory_address[1] => SRAM:sram21_inst.memory_address[1]
memory_address[1] => SRAM:sram30_inst.memory_address[1]
memory_address[1] => SRAM:sram31_inst.memory_address[1]
memory_address[2] => SRAM:sram00_inst.memory_address[2]
memory_address[2] => SRAM:sram01_inst.memory_address[2]
memory_address[2] => SRAM:sram10_inst.memory_address[2]
memory_address[2] => SRAM:sram11_inst.memory_address[2]
memory_address[2] => SRAM:sram20_inst.memory_address[2]
memory_address[2] => SRAM:sram21_inst.memory_address[2]
memory_address[2] => SRAM:sram30_inst.memory_address[2]
memory_address[2] => SRAM:sram31_inst.memory_address[2]
memory_address[3] => SRAM:sram00_inst.memory_address[3]
memory_address[3] => SRAM:sram01_inst.memory_address[3]
memory_address[3] => SRAM:sram10_inst.memory_address[3]
memory_address[3] => SRAM:sram11_inst.memory_address[3]
memory_address[3] => SRAM:sram20_inst.memory_address[3]
memory_address[3] => SRAM:sram21_inst.memory_address[3]
memory_address[3] => SRAM:sram30_inst.memory_address[3]
memory_address[3] => SRAM:sram31_inst.memory_address[3]
memory_address[4] => SRAM:sram00_inst.memory_address[4]
memory_address[4] => SRAM:sram01_inst.memory_address[4]
memory_address[4] => SRAM:sram10_inst.memory_address[4]
memory_address[4] => SRAM:sram11_inst.memory_address[4]
memory_address[4] => SRAM:sram20_inst.memory_address[4]
memory_address[4] => SRAM:sram21_inst.memory_address[4]
memory_address[4] => SRAM:sram30_inst.memory_address[4]
memory_address[4] => SRAM:sram31_inst.memory_address[4]
memory_address[5] => SRAM:sram00_inst.memory_address[5]
memory_address[5] => SRAM:sram01_inst.memory_address[5]
memory_address[5] => SRAM:sram10_inst.memory_address[5]
memory_address[5] => SRAM:sram11_inst.memory_address[5]
memory_address[5] => SRAM:sram20_inst.memory_address[5]
memory_address[5] => SRAM:sram21_inst.memory_address[5]
memory_address[5] => SRAM:sram30_inst.memory_address[5]
memory_address[5] => SRAM:sram31_inst.memory_address[5]
memory_address[6] => SRAM:sram00_inst.memory_address[6]
memory_address[6] => SRAM:sram01_inst.memory_address[6]
memory_address[6] => SRAM:sram10_inst.memory_address[6]
memory_address[6] => SRAM:sram11_inst.memory_address[6]
memory_address[6] => SRAM:sram20_inst.memory_address[6]
memory_address[6] => SRAM:sram21_inst.memory_address[6]
memory_address[6] => SRAM:sram30_inst.memory_address[6]
memory_address[6] => SRAM:sram31_inst.memory_address[6]
memory_address[7] => SRAM:sram00_inst.memory_address[7]
memory_address[7] => SRAM:sram01_inst.memory_address[7]
memory_address[7] => SRAM:sram10_inst.memory_address[7]
memory_address[7] => SRAM:sram11_inst.memory_address[7]
memory_address[7] => SRAM:sram20_inst.memory_address[7]
memory_address[7] => SRAM:sram21_inst.memory_address[7]
memory_address[7] => SRAM:sram30_inst.memory_address[7]
memory_address[7] => SRAM:sram31_inst.memory_address[7]
memory_address[8] => MUX4Data:row_enable_mux.selector[0]
memory_address[8] => MUX4Data:lmemory_read_mux.selector[0]
memory_address[8] => MUX4Data:rmemory_read_mux.selector[0]
memory_address[9] => MUX4Data:row_enable_mux.selector[1]
memory_address[9] => MUX4Data:lmemory_read_mux.selector[1]
memory_address[9] => MUX4Data:rmemory_read_mux.selector[1]
memory_write[0] => SRAM:sram01_inst.memory_write[0]
memory_write[0] => SRAM:sram11_inst.memory_write[0]
memory_write[0] => SRAM:sram21_inst.memory_write[0]
memory_write[0] => SRAM:sram31_inst.memory_write[0]
memory_write[1] => SRAM:sram01_inst.memory_write[1]
memory_write[1] => SRAM:sram11_inst.memory_write[1]
memory_write[1] => SRAM:sram21_inst.memory_write[1]
memory_write[1] => SRAM:sram31_inst.memory_write[1]
memory_write[2] => SRAM:sram01_inst.memory_write[2]
memory_write[2] => SRAM:sram11_inst.memory_write[2]
memory_write[2] => SRAM:sram21_inst.memory_write[2]
memory_write[2] => SRAM:sram31_inst.memory_write[2]
memory_write[3] => SRAM:sram01_inst.memory_write[3]
memory_write[3] => SRAM:sram11_inst.memory_write[3]
memory_write[3] => SRAM:sram21_inst.memory_write[3]
memory_write[3] => SRAM:sram31_inst.memory_write[3]
memory_write[4] => SRAM:sram01_inst.memory_write[4]
memory_write[4] => SRAM:sram11_inst.memory_write[4]
memory_write[4] => SRAM:sram21_inst.memory_write[4]
memory_write[4] => SRAM:sram31_inst.memory_write[4]
memory_write[5] => SRAM:sram01_inst.memory_write[5]
memory_write[5] => SRAM:sram11_inst.memory_write[5]
memory_write[5] => SRAM:sram21_inst.memory_write[5]
memory_write[5] => SRAM:sram31_inst.memory_write[5]
memory_write[6] => SRAM:sram01_inst.memory_write[6]
memory_write[6] => SRAM:sram11_inst.memory_write[6]
memory_write[6] => SRAM:sram21_inst.memory_write[6]
memory_write[6] => SRAM:sram31_inst.memory_write[6]
memory_write[7] => SRAM:sram01_inst.memory_write[7]
memory_write[7] => SRAM:sram11_inst.memory_write[7]
memory_write[7] => SRAM:sram21_inst.memory_write[7]
memory_write[7] => SRAM:sram31_inst.memory_write[7]
memory_write[8] => SRAM:sram01_inst.memory_write[8]
memory_write[8] => SRAM:sram11_inst.memory_write[8]
memory_write[8] => SRAM:sram21_inst.memory_write[8]
memory_write[8] => SRAM:sram31_inst.memory_write[8]
memory_write[9] => SRAM:sram01_inst.memory_write[9]
memory_write[9] => SRAM:sram11_inst.memory_write[9]
memory_write[9] => SRAM:sram21_inst.memory_write[9]
memory_write[9] => SRAM:sram31_inst.memory_write[9]
memory_write[10] => SRAM:sram01_inst.memory_write[10]
memory_write[10] => SRAM:sram11_inst.memory_write[10]
memory_write[10] => SRAM:sram21_inst.memory_write[10]
memory_write[10] => SRAM:sram31_inst.memory_write[10]
memory_write[11] => SRAM:sram01_inst.memory_write[11]
memory_write[11] => SRAM:sram11_inst.memory_write[11]
memory_write[11] => SRAM:sram21_inst.memory_write[11]
memory_write[11] => SRAM:sram31_inst.memory_write[11]
memory_write[12] => SRAM:sram01_inst.memory_write[12]
memory_write[12] => SRAM:sram11_inst.memory_write[12]
memory_write[12] => SRAM:sram21_inst.memory_write[12]
memory_write[12] => SRAM:sram31_inst.memory_write[12]
memory_write[13] => SRAM:sram01_inst.memory_write[13]
memory_write[13] => SRAM:sram11_inst.memory_write[13]
memory_write[13] => SRAM:sram21_inst.memory_write[13]
memory_write[13] => SRAM:sram31_inst.memory_write[13]
memory_write[14] => SRAM:sram01_inst.memory_write[14]
memory_write[14] => SRAM:sram11_inst.memory_write[14]
memory_write[14] => SRAM:sram21_inst.memory_write[14]
memory_write[14] => SRAM:sram31_inst.memory_write[14]
memory_write[15] => SRAM:sram01_inst.memory_write[15]
memory_write[15] => SRAM:sram11_inst.memory_write[15]
memory_write[15] => SRAM:sram21_inst.memory_write[15]
memory_write[15] => SRAM:sram31_inst.memory_write[15]
memory_write[16] => SRAM:sram01_inst.memory_write[16]
memory_write[16] => SRAM:sram11_inst.memory_write[16]
memory_write[16] => SRAM:sram21_inst.memory_write[16]
memory_write[16] => SRAM:sram31_inst.memory_write[16]
memory_write[17] => SRAM:sram01_inst.memory_write[17]
memory_write[17] => SRAM:sram11_inst.memory_write[17]
memory_write[17] => SRAM:sram21_inst.memory_write[17]
memory_write[17] => SRAM:sram31_inst.memory_write[17]
memory_write[18] => SRAM:sram01_inst.memory_write[18]
memory_write[18] => SRAM:sram11_inst.memory_write[18]
memory_write[18] => SRAM:sram21_inst.memory_write[18]
memory_write[18] => SRAM:sram31_inst.memory_write[18]
memory_write[19] => SRAM:sram01_inst.memory_write[19]
memory_write[19] => SRAM:sram11_inst.memory_write[19]
memory_write[19] => SRAM:sram21_inst.memory_write[19]
memory_write[19] => SRAM:sram31_inst.memory_write[19]
memory_write[20] => SRAM:sram01_inst.memory_write[20]
memory_write[20] => SRAM:sram11_inst.memory_write[20]
memory_write[20] => SRAM:sram21_inst.memory_write[20]
memory_write[20] => SRAM:sram31_inst.memory_write[20]
memory_write[21] => SRAM:sram01_inst.memory_write[21]
memory_write[21] => SRAM:sram11_inst.memory_write[21]
memory_write[21] => SRAM:sram21_inst.memory_write[21]
memory_write[21] => SRAM:sram31_inst.memory_write[21]
memory_write[22] => SRAM:sram01_inst.memory_write[22]
memory_write[22] => SRAM:sram11_inst.memory_write[22]
memory_write[22] => SRAM:sram21_inst.memory_write[22]
memory_write[22] => SRAM:sram31_inst.memory_write[22]
memory_write[23] => SRAM:sram01_inst.memory_write[23]
memory_write[23] => SRAM:sram11_inst.memory_write[23]
memory_write[23] => SRAM:sram21_inst.memory_write[23]
memory_write[23] => SRAM:sram31_inst.memory_write[23]
memory_write[24] => SRAM:sram01_inst.memory_write[24]
memory_write[24] => SRAM:sram11_inst.memory_write[24]
memory_write[24] => SRAM:sram21_inst.memory_write[24]
memory_write[24] => SRAM:sram31_inst.memory_write[24]
memory_write[25] => SRAM:sram01_inst.memory_write[25]
memory_write[25] => SRAM:sram11_inst.memory_write[25]
memory_write[25] => SRAM:sram21_inst.memory_write[25]
memory_write[25] => SRAM:sram31_inst.memory_write[25]
memory_write[26] => SRAM:sram01_inst.memory_write[26]
memory_write[26] => SRAM:sram11_inst.memory_write[26]
memory_write[26] => SRAM:sram21_inst.memory_write[26]
memory_write[26] => SRAM:sram31_inst.memory_write[26]
memory_write[27] => SRAM:sram01_inst.memory_write[27]
memory_write[27] => SRAM:sram11_inst.memory_write[27]
memory_write[27] => SRAM:sram21_inst.memory_write[27]
memory_write[27] => SRAM:sram31_inst.memory_write[27]
memory_write[28] => SRAM:sram01_inst.memory_write[28]
memory_write[28] => SRAM:sram11_inst.memory_write[28]
memory_write[28] => SRAM:sram21_inst.memory_write[28]
memory_write[28] => SRAM:sram31_inst.memory_write[28]
memory_write[29] => SRAM:sram01_inst.memory_write[29]
memory_write[29] => SRAM:sram11_inst.memory_write[29]
memory_write[29] => SRAM:sram21_inst.memory_write[29]
memory_write[29] => SRAM:sram31_inst.memory_write[29]
memory_write[30] => SRAM:sram01_inst.memory_write[30]
memory_write[30] => SRAM:sram11_inst.memory_write[30]
memory_write[30] => SRAM:sram21_inst.memory_write[30]
memory_write[30] => SRAM:sram31_inst.memory_write[30]
memory_write[31] => SRAM:sram01_inst.memory_write[31]
memory_write[31] => SRAM:sram11_inst.memory_write[31]
memory_write[31] => SRAM:sram21_inst.memory_write[31]
memory_write[31] => SRAM:sram31_inst.memory_write[31]
memory_write[32] => SRAM:sram00_inst.memory_write[0]
memory_write[32] => SRAM:sram10_inst.memory_write[0]
memory_write[32] => SRAM:sram20_inst.memory_write[0]
memory_write[32] => SRAM:sram30_inst.memory_write[0]
memory_write[33] => SRAM:sram00_inst.memory_write[1]
memory_write[33] => SRAM:sram10_inst.memory_write[1]
memory_write[33] => SRAM:sram20_inst.memory_write[1]
memory_write[33] => SRAM:sram30_inst.memory_write[1]
memory_write[34] => SRAM:sram00_inst.memory_write[2]
memory_write[34] => SRAM:sram10_inst.memory_write[2]
memory_write[34] => SRAM:sram20_inst.memory_write[2]
memory_write[34] => SRAM:sram30_inst.memory_write[2]
memory_write[35] => SRAM:sram00_inst.memory_write[3]
memory_write[35] => SRAM:sram10_inst.memory_write[3]
memory_write[35] => SRAM:sram20_inst.memory_write[3]
memory_write[35] => SRAM:sram30_inst.memory_write[3]
memory_write[36] => SRAM:sram00_inst.memory_write[4]
memory_write[36] => SRAM:sram10_inst.memory_write[4]
memory_write[36] => SRAM:sram20_inst.memory_write[4]
memory_write[36] => SRAM:sram30_inst.memory_write[4]
memory_write[37] => SRAM:sram00_inst.memory_write[5]
memory_write[37] => SRAM:sram10_inst.memory_write[5]
memory_write[37] => SRAM:sram20_inst.memory_write[5]
memory_write[37] => SRAM:sram30_inst.memory_write[5]
memory_write[38] => SRAM:sram00_inst.memory_write[6]
memory_write[38] => SRAM:sram10_inst.memory_write[6]
memory_write[38] => SRAM:sram20_inst.memory_write[6]
memory_write[38] => SRAM:sram30_inst.memory_write[6]
memory_write[39] => SRAM:sram00_inst.memory_write[7]
memory_write[39] => SRAM:sram10_inst.memory_write[7]
memory_write[39] => SRAM:sram20_inst.memory_write[7]
memory_write[39] => SRAM:sram30_inst.memory_write[7]
memory_write[40] => SRAM:sram00_inst.memory_write[8]
memory_write[40] => SRAM:sram10_inst.memory_write[8]
memory_write[40] => SRAM:sram20_inst.memory_write[8]
memory_write[40] => SRAM:sram30_inst.memory_write[8]
memory_write[41] => SRAM:sram00_inst.memory_write[9]
memory_write[41] => SRAM:sram10_inst.memory_write[9]
memory_write[41] => SRAM:sram20_inst.memory_write[9]
memory_write[41] => SRAM:sram30_inst.memory_write[9]
memory_write[42] => SRAM:sram00_inst.memory_write[10]
memory_write[42] => SRAM:sram10_inst.memory_write[10]
memory_write[42] => SRAM:sram20_inst.memory_write[10]
memory_write[42] => SRAM:sram30_inst.memory_write[10]
memory_write[43] => SRAM:sram00_inst.memory_write[11]
memory_write[43] => SRAM:sram10_inst.memory_write[11]
memory_write[43] => SRAM:sram20_inst.memory_write[11]
memory_write[43] => SRAM:sram30_inst.memory_write[11]
memory_write[44] => SRAM:sram00_inst.memory_write[12]
memory_write[44] => SRAM:sram10_inst.memory_write[12]
memory_write[44] => SRAM:sram20_inst.memory_write[12]
memory_write[44] => SRAM:sram30_inst.memory_write[12]
memory_write[45] => SRAM:sram00_inst.memory_write[13]
memory_write[45] => SRAM:sram10_inst.memory_write[13]
memory_write[45] => SRAM:sram20_inst.memory_write[13]
memory_write[45] => SRAM:sram30_inst.memory_write[13]
memory_write[46] => SRAM:sram00_inst.memory_write[14]
memory_write[46] => SRAM:sram10_inst.memory_write[14]
memory_write[46] => SRAM:sram20_inst.memory_write[14]
memory_write[46] => SRAM:sram30_inst.memory_write[14]
memory_write[47] => SRAM:sram00_inst.memory_write[15]
memory_write[47] => SRAM:sram10_inst.memory_write[15]
memory_write[47] => SRAM:sram20_inst.memory_write[15]
memory_write[47] => SRAM:sram30_inst.memory_write[15]
memory_write[48] => SRAM:sram00_inst.memory_write[16]
memory_write[48] => SRAM:sram10_inst.memory_write[16]
memory_write[48] => SRAM:sram20_inst.memory_write[16]
memory_write[48] => SRAM:sram30_inst.memory_write[16]
memory_write[49] => SRAM:sram00_inst.memory_write[17]
memory_write[49] => SRAM:sram10_inst.memory_write[17]
memory_write[49] => SRAM:sram20_inst.memory_write[17]
memory_write[49] => SRAM:sram30_inst.memory_write[17]
memory_write[50] => SRAM:sram00_inst.memory_write[18]
memory_write[50] => SRAM:sram10_inst.memory_write[18]
memory_write[50] => SRAM:sram20_inst.memory_write[18]
memory_write[50] => SRAM:sram30_inst.memory_write[18]
memory_write[51] => SRAM:sram00_inst.memory_write[19]
memory_write[51] => SRAM:sram10_inst.memory_write[19]
memory_write[51] => SRAM:sram20_inst.memory_write[19]
memory_write[51] => SRAM:sram30_inst.memory_write[19]
memory_write[52] => SRAM:sram00_inst.memory_write[20]
memory_write[52] => SRAM:sram10_inst.memory_write[20]
memory_write[52] => SRAM:sram20_inst.memory_write[20]
memory_write[52] => SRAM:sram30_inst.memory_write[20]
memory_write[53] => SRAM:sram00_inst.memory_write[21]
memory_write[53] => SRAM:sram10_inst.memory_write[21]
memory_write[53] => SRAM:sram20_inst.memory_write[21]
memory_write[53] => SRAM:sram30_inst.memory_write[21]
memory_write[54] => SRAM:sram00_inst.memory_write[22]
memory_write[54] => SRAM:sram10_inst.memory_write[22]
memory_write[54] => SRAM:sram20_inst.memory_write[22]
memory_write[54] => SRAM:sram30_inst.memory_write[22]
memory_write[55] => SRAM:sram00_inst.memory_write[23]
memory_write[55] => SRAM:sram10_inst.memory_write[23]
memory_write[55] => SRAM:sram20_inst.memory_write[23]
memory_write[55] => SRAM:sram30_inst.memory_write[23]
memory_write[56] => SRAM:sram00_inst.memory_write[24]
memory_write[56] => SRAM:sram10_inst.memory_write[24]
memory_write[56] => SRAM:sram20_inst.memory_write[24]
memory_write[56] => SRAM:sram30_inst.memory_write[24]
memory_write[57] => SRAM:sram00_inst.memory_write[25]
memory_write[57] => SRAM:sram10_inst.memory_write[25]
memory_write[57] => SRAM:sram20_inst.memory_write[25]
memory_write[57] => SRAM:sram30_inst.memory_write[25]
memory_write[58] => SRAM:sram00_inst.memory_write[26]
memory_write[58] => SRAM:sram10_inst.memory_write[26]
memory_write[58] => SRAM:sram20_inst.memory_write[26]
memory_write[58] => SRAM:sram30_inst.memory_write[26]
memory_write[59] => SRAM:sram00_inst.memory_write[27]
memory_write[59] => SRAM:sram10_inst.memory_write[27]
memory_write[59] => SRAM:sram20_inst.memory_write[27]
memory_write[59] => SRAM:sram30_inst.memory_write[27]
memory_write[60] => SRAM:sram00_inst.memory_write[28]
memory_write[60] => SRAM:sram10_inst.memory_write[28]
memory_write[60] => SRAM:sram20_inst.memory_write[28]
memory_write[60] => SRAM:sram30_inst.memory_write[28]
memory_write[61] => SRAM:sram00_inst.memory_write[29]
memory_write[61] => SRAM:sram10_inst.memory_write[29]
memory_write[61] => SRAM:sram20_inst.memory_write[29]
memory_write[61] => SRAM:sram30_inst.memory_write[29]
memory_write[62] => SRAM:sram00_inst.memory_write[30]
memory_write[62] => SRAM:sram10_inst.memory_write[30]
memory_write[62] => SRAM:sram20_inst.memory_write[30]
memory_write[62] => SRAM:sram30_inst.memory_write[30]
memory_write[63] => SRAM:sram00_inst.memory_write[31]
memory_write[63] => SRAM:sram10_inst.memory_write[31]
memory_write[63] => SRAM:sram20_inst.memory_write[31]
memory_write[63] => SRAM:sram30_inst.memory_write[31]
memory_read[0] <= MUX4Data:rmemory_read_mux.data_out[0]
memory_read[1] <= MUX4Data:rmemory_read_mux.data_out[1]
memory_read[2] <= MUX4Data:rmemory_read_mux.data_out[2]
memory_read[3] <= MUX4Data:rmemory_read_mux.data_out[3]
memory_read[4] <= MUX4Data:rmemory_read_mux.data_out[4]
memory_read[5] <= MUX4Data:rmemory_read_mux.data_out[5]
memory_read[6] <= MUX4Data:rmemory_read_mux.data_out[6]
memory_read[7] <= MUX4Data:rmemory_read_mux.data_out[7]
memory_read[8] <= MUX4Data:rmemory_read_mux.data_out[8]
memory_read[9] <= MUX4Data:rmemory_read_mux.data_out[9]
memory_read[10] <= MUX4Data:rmemory_read_mux.data_out[10]
memory_read[11] <= MUX4Data:rmemory_read_mux.data_out[11]
memory_read[12] <= MUX4Data:rmemory_read_mux.data_out[12]
memory_read[13] <= MUX4Data:rmemory_read_mux.data_out[13]
memory_read[14] <= MUX4Data:rmemory_read_mux.data_out[14]
memory_read[15] <= MUX4Data:rmemory_read_mux.data_out[15]
memory_read[16] <= MUX4Data:rmemory_read_mux.data_out[16]
memory_read[17] <= MUX4Data:rmemory_read_mux.data_out[17]
memory_read[18] <= MUX4Data:rmemory_read_mux.data_out[18]
memory_read[19] <= MUX4Data:rmemory_read_mux.data_out[19]
memory_read[20] <= MUX4Data:rmemory_read_mux.data_out[20]
memory_read[21] <= MUX4Data:rmemory_read_mux.data_out[21]
memory_read[22] <= MUX4Data:rmemory_read_mux.data_out[22]
memory_read[23] <= MUX4Data:rmemory_read_mux.data_out[23]
memory_read[24] <= MUX4Data:rmemory_read_mux.data_out[24]
memory_read[25] <= MUX4Data:rmemory_read_mux.data_out[25]
memory_read[26] <= MUX4Data:rmemory_read_mux.data_out[26]
memory_read[27] <= MUX4Data:rmemory_read_mux.data_out[27]
memory_read[28] <= MUX4Data:rmemory_read_mux.data_out[28]
memory_read[29] <= MUX4Data:rmemory_read_mux.data_out[29]
memory_read[30] <= MUX4Data:rmemory_read_mux.data_out[30]
memory_read[31] <= MUX4Data:rmemory_read_mux.data_out[31]
memory_read[32] <= MUX4Data:lmemory_read_mux.data_out[0]
memory_read[33] <= MUX4Data:lmemory_read_mux.data_out[1]
memory_read[34] <= MUX4Data:lmemory_read_mux.data_out[2]
memory_read[35] <= MUX4Data:lmemory_read_mux.data_out[3]
memory_read[36] <= MUX4Data:lmemory_read_mux.data_out[4]
memory_read[37] <= MUX4Data:lmemory_read_mux.data_out[5]
memory_read[38] <= MUX4Data:lmemory_read_mux.data_out[6]
memory_read[39] <= MUX4Data:lmemory_read_mux.data_out[7]
memory_read[40] <= MUX4Data:lmemory_read_mux.data_out[8]
memory_read[41] <= MUX4Data:lmemory_read_mux.data_out[9]
memory_read[42] <= MUX4Data:lmemory_read_mux.data_out[10]
memory_read[43] <= MUX4Data:lmemory_read_mux.data_out[11]
memory_read[44] <= MUX4Data:lmemory_read_mux.data_out[12]
memory_read[45] <= MUX4Data:lmemory_read_mux.data_out[13]
memory_read[46] <= MUX4Data:lmemory_read_mux.data_out[14]
memory_read[47] <= MUX4Data:lmemory_read_mux.data_out[15]
memory_read[48] <= MUX4Data:lmemory_read_mux.data_out[16]
memory_read[49] <= MUX4Data:lmemory_read_mux.data_out[17]
memory_read[50] <= MUX4Data:lmemory_read_mux.data_out[18]
memory_read[51] <= MUX4Data:lmemory_read_mux.data_out[19]
memory_read[52] <= MUX4Data:lmemory_read_mux.data_out[20]
memory_read[53] <= MUX4Data:lmemory_read_mux.data_out[21]
memory_read[54] <= MUX4Data:lmemory_read_mux.data_out[22]
memory_read[55] <= MUX4Data:lmemory_read_mux.data_out[23]
memory_read[56] <= MUX4Data:lmemory_read_mux.data_out[24]
memory_read[57] <= MUX4Data:lmemory_read_mux.data_out[25]
memory_read[58] <= MUX4Data:lmemory_read_mux.data_out[26]
memory_read[59] <= MUX4Data:lmemory_read_mux.data_out[27]
memory_read[60] <= MUX4Data:lmemory_read_mux.data_out[28]
memory_read[61] <= MUX4Data:lmemory_read_mux.data_out[29]
memory_read[62] <= MUX4Data:lmemory_read_mux.data_out[30]
memory_read[63] <= MUX4Data:lmemory_read_mux.data_out[31]


|DummyTopLevel|AddressCounter:addresscounter_inst|MUX4Data:row_enable_mux
selector[0] => MUX4Data:mux1.selector[0]
selector[0] => MUX4Data:mux2.selector[0]
selector[1] => MUX4Data:mux1.selector[1]
selector[1] => MUX4Data:mux2.selector[1]
selector[2] => MUX2Data:mux3.selector
data_in1[0] => MUX4Data:mux1.data_in1[0]
data_in1[1] => MUX4Data:mux1.data_in1[1]
data_in1[2] => MUX4Data:mux1.data_in1[2]
data_in1[3] => MUX4Data:mux1.data_in1[3]
data_in1[4] => MUX4Data:mux1.data_in1[4]
data_in1[5] => MUX4Data:mux1.data_in1[5]
data_in1[6] => MUX4Data:mux1.data_in1[6]
data_in1[7] => MUX4Data:mux1.data_in1[7]
data_in2[0] => MUX4Data:mux1.data_in2[0]
data_in2[1] => MUX4Data:mux1.data_in2[1]
data_in2[2] => MUX4Data:mux1.data_in2[2]
data_in2[3] => MUX4Data:mux1.data_in2[3]
data_in2[4] => MUX4Data:mux1.data_in2[4]
data_in2[5] => MUX4Data:mux1.data_in2[5]
data_in2[6] => MUX4Data:mux1.data_in2[6]
data_in2[7] => MUX4Data:mux1.data_in2[7]
data_in3[0] => MUX4Data:mux1.data_in3[0]
data_in3[1] => MUX4Data:mux1.data_in3[1]
data_in3[2] => MUX4Data:mux1.data_in3[2]
data_in3[3] => MUX4Data:mux1.data_in3[3]
data_in3[4] => MUX4Data:mux1.data_in3[4]
data_in3[5] => MUX4Data:mux1.data_in3[5]
data_in3[6] => MUX4Data:mux1.data_in3[6]
data_in3[7] => MUX4Data:mux1.data_in3[7]
data_in4[0] => MUX4Data:mux1.data_in4[0]
data_in4[1] => MUX4Data:mux1.data_in4[1]
data_in4[2] => MUX4Data:mux1.data_in4[2]
data_in4[3] => MUX4Data:mux1.data_in4[3]
data_in4[4] => MUX4Data:mux1.data_in4[4]
data_in4[5] => MUX4Data:mux1.data_in4[5]
data_in4[6] => MUX4Data:mux1.data_in4[6]
data_in4[7] => MUX4Data:mux1.data_in4[7]
data_in5[0] => MUX4Data:mux2.data_in1[0]
data_in5[1] => MUX4Data:mux2.data_in1[1]
data_in5[2] => MUX4Data:mux2.data_in1[2]
data_in5[3] => MUX4Data:mux2.data_in1[3]
data_in5[4] => MUX4Data:mux2.data_in1[4]
data_in5[5] => MUX4Data:mux2.data_in1[5]
data_in5[6] => MUX4Data:mux2.data_in1[6]
data_in5[7] => MUX4Data:mux2.data_in1[7]
data_in6[0] => MUX4Data:mux2.data_in2[0]
data_in6[1] => MUX4Data:mux2.data_in2[1]
data_in6[2] => MUX4Data:mux2.data_in2[2]
data_in6[3] => MUX4Data:mux2.data_in2[3]
data_in6[4] => MUX4Data:mux2.data_in2[4]
data_in6[5] => MUX4Data:mux2.data_in2[5]
data_in6[6] => MUX4Data:mux2.data_in2[6]
data_in6[7] => MUX4Data:mux2.data_in2[7]
data_in7[0] => MUX4Data:mux2.data_in3[0]
data_in7[1] => MUX4Data:mux2.data_in3[1]
data_in7[2] => MUX4Data:mux2.data_in3[2]
data_in7[3] => MUX4Data:mux2.data_in3[3]
data_in7[4] => MUX4Data:mux2.data_in3[4]
data_in7[5] => MUX4Data:mux2.data_in3[5]
data_in7[6] => MUX4Data:mux2.data_in3[6]
data_in7[7] => MUX4Data:mux2.data_in3[7]
data_in8[0] => MUX4Data:mux2.data_in4[0]
data_in8[1] => MUX4Data:mux2.data_in4[1]
data_in8[2] => MUX4Data:mux2.data_in4[2]
data_in8[3] => MUX4Data:mux2.data_in4[3]
data_in8[4] => MUX4Data:mux2.data_in4[4]
data_in8[5] => MUX4Data:mux2.data_in4[5]
data_in8[6] => MUX4Data:mux2.data_in4[6]
data_in8[7] => MUX4Data:mux2.data_in4[7]
data_out[0] <= MUX2Data:mux3.data_out[0]
data_out[1] <= MUX2Data:mux3.data_out[1]
data_out[2] <= MUX2Data:mux3.data_out[2]
data_out[3] <= MUX2Data:mux3.data_out[3]
data_out[4] <= MUX2Data:mux3.data_out[4]
data_out[5] <= MUX2Data:mux3.data_out[5]
data_out[6] <= MUX2Data:mux3.data_out[6]
data_out[7] <= MUX2Data:mux3.data_out[7]


|DummyTopLevel|AddressCounter:addresscounter_inst|MUX4Data:row_enable_mux|MUX4Data:mux1
wren_a => altsyncram_rd81:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rd81:auto_generated.data_a[0]
data_a[1] => altsyncram_rd81:auto_generated.data_a[1]
data_a[2] => altsyncram_rd81:auto_generated.data_a[2]
data_a[3] => altsyncram_rd81:auto_generated.data_a[3]
data_a[4] => altsyncram_rd81:auto_generated.data_a[4]
data_a[5] => altsyncram_rd81:auto_generated.data_a[5]
data_a[6] => altsyncram_rd81:auto_generated.data_a[6]
data_a[7] => altsyncram_rd81:auto_generated.data_a[7]
data_a[8] => altsyncram_rd81:auto_generated.data_a[8]
data_a[9] => altsyncram_rd81:auto_generated.data_a[9]
data_a[10] => altsyncram_rd81:auto_generated.data_a[10]
data_a[11] => altsyncram_rd81:auto_generated.data_a[11]
data_a[12] => altsyncram_rd81:auto_generated.data_a[12]
data_a[13] => altsyncram_rd81:auto_generated.data_a[13]
data_a[14] => altsyncram_rd81:auto_generated.data_a[14]
data_a[15] => altsyncram_rd81:auto_generated.data_a[15]
data_a[16] => altsyncram_rd81:auto_generated.data_a[16]
data_a[17] => altsyncram_rd81:auto_generated.data_a[17]
data_a[18] => altsyncram_rd81:auto_generated.data_a[18]
data_a[19] => altsyncram_rd81:auto_generated.data_a[19]
data_a[20] => altsyncram_rd81:auto_generated.data_a[20]
data_a[21] => altsyncram_rd81:auto_generated.data_a[21]
data_a[22] => altsyncram_rd81:auto_generated.data_a[22]
data_a[23] => altsyncram_rd81:auto_generated.data_a[23]
data_a[24] => altsyncram_rd81:auto_generated.data_a[24]
data_a[25] => altsyncram_rd81:auto_generated.data_a[25]
data_a[26] => altsyncram_rd81:auto_generated.data_a[26]
data_a[27] => altsyncram_rd81:auto_generated.data_a[27]
data_a[28] => altsyncram_rd81:auto_generated.data_a[28]
data_a[29] => altsyncram_rd81:auto_generated.data_a[29]
data_a[30] => altsyncram_rd81:auto_generated.data_a[30]
data_a[31] => altsyncram_rd81:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rd81:auto_generated.address_a[0]
address_a[1] => altsyncram_rd81:auto_generated.address_a[1]
address_a[2] => altsyncram_rd81:auto_generated.address_a[2]
address_a[3] => altsyncram_rd81:auto_generated.address_a[3]
address_a[4] => altsyncram_rd81:auto_generated.address_a[4]
address_a[5] => altsyncram_rd81:auto_generated.address_a[5]
address_a[6] => altsyncram_rd81:auto_generated.address_a[6]
address_a[7] => altsyncram_rd81:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rd81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rd81:auto_generated.q_a[0]
q_a[1] <= altsyncram_rd81:auto_generated.q_a[1]
q_a[2] <= altsyncram_rd81:auto_generated.q_a[2]
q_a[3] <= altsyncram_rd81:auto_generated.q_a[3]
q_a[4] <= altsyncram_rd81:auto_generated.q_a[4]
q_a[5] <= altsyncram_rd81:auto_generated.q_a[5]
q_a[6] <= altsyncram_rd81:auto_generated.q_a[6]
q_a[7] <= altsyncram_rd81:auto_generated.q_a[7]
q_a[8] <= altsyncram_rd81:auto_generated.q_a[8]
q_a[9] <= altsyncram_rd81:auto_generated.q_a[9]
q_a[10] <= altsyncram_rd81:auto_generated.q_a[10]
q_a[11] <= altsyncram_rd81:auto_generated.q_a[11]
q_a[12] <= altsyncram_rd81:auto_generated.q_a[12]
q_a[13] <= altsyncram_rd81:auto_generated.q_a[13]
q_a[14] <= altsyncram_rd81:auto_generated.q_a[14]
q_a[15] <= altsyncram_rd81:auto_generated.q_a[15]
q_a[16] <= altsyncram_rd81:auto_generated.q_a[16]
q_a[17] <= altsyncram_rd81:auto_generated.q_a[17]
q_a[18] <= altsyncram_rd81:auto_generated.q_a[18]
q_a[19] <= altsyncram_rd81:auto_generated.q_a[19]
q_a[20] <= altsyncram_rd81:auto_generated.q_a[20]
q_a[21] <= altsyncram_rd81:auto_generated.q_a[21]
q_a[22] <= altsyncram_rd81:auto_generated.q_a[22]
q_a[23] <= altsyncram_rd81:auto_generated.q_a[23]
q_a[24] <= altsyncram_rd81:auto_generated.q_a[24]
q_a[25] <= altsyncram_rd81:auto_generated.q_a[25]
q_a[26] <= altsyncram_rd81:auto_generated.q_a[26]
q_a[27] <= altsyncram_rd81:auto_generated.q_a[27]
q_a[28] <= altsyncram_rd81:auto_generated.q_a[28]
q_a[29] <= altsyncram_rd81:auto_generated.q_a[29]
q_a[30] <= altsyncram_rd81:auto_generated.q_a[30]
q_a[31] <= altsyncram_rd81:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DummyTopLevel|AddressCounter:addresscounter_inst|MUX4Data:row_enable_mux|MUX4Data:mux1|altsyncram_rd81:auto_generated
clock => xtea_done_buffer.CLK
clock => dataxtea_enable~reg0.CLK
clock => max_textrom_index[0].CLK
clock => max_textrom_index[1].CLK
clock => max_textrom_index[2].CLK
clock => selector_datatext[0]~reg0.CLK
clock => selector_datatext[1]~reg0.CLK
clock => send_done_buffer.CLK
clock => cont_send_convert~reg0.CLK
clock => selector_datasend~reg0.CLK
clock => selector_dataread~reg0.CLK
clock => selector_dataidentifier~reg0.CLK
clock => store_datatype_buffer[0].CLK
clock => store_datatype_buffer[1].CLK
clock => store_checkout_buffer[0].CLK
clock => store_checkout_buffer[1].CLK
clock => store_checkout_buffer[2].CLK
clock => store_checkout_buffer[3].CLK
clock => store_checkout_buffer[4].CLK
clock => store_checkout_buffer[5].CLK
clock => store_checkout_buffer[6].CLK
clock => store_checkout_buffer[7].CLK
clock => maxadd_enable~reg0.CLK
clock => selector_datawrite~reg0.CLK
clock => ccounter_enable~reg0.CLK
clock => force_address[0]~reg0.CLK
clock => force_address[1]~reg0.CLK
clock => force_enable~reg0.CLK
clock => send_counter[0].CLK
clock => send_counter[1].CLK
clock => send_counter[2].CLK
clock => enable_write~reg0.CLK
clock => i_spulse_trigger.CLK
clock => i_xpulse_trigger.CLK
clock => i_countup_trigger.CLK
clock => i_ccounter_reset.CLK
clock => xtea_pulse_enable~reg0.CLK
clock => sender_pulse_enable~reg0.CLK
clock => leds[0]~reg0.CLK
clock => leds[1]~reg0.CLK
clock => leds[2]~reg0.CLK
clock => leds[3]~reg0.CLK
clock => controller_nstate~10.DATAIN
clock => controller_cstate~1.DATAIN
nreset => controller_cstate~3.DATAIN
enable => controller_nstate.sending_results.OUTPUTSELECT
enable => controller_nstate.reading_results.OUTPUTSELECT
enable => controller_nstate.storing_xtea.OUTPUTSELECT
enable => controller_nstate.processing_xtea.OUTPUTSELECT
enable => controller_nstate.starting_xtea.OUTPUTSELECT
enable => controller_nstate.setup_xtea.OUTPUTSELECT
enable => controller_nstate.sending_message.OUTPUTSELECT
enable => controller_nstate.reading_serial.OUTPUTSELECT
enable => controller_nstate.idle.OUTPUTSELECT
enable => selector_datatext[0]~reg0.ENA
enable => max_textrom_index[2].ENA
enable => max_textrom_index[1].ENA
enable => max_textrom_index[0].ENA
enable => dataxtea_enable~reg0.ENA
enable => xtea_done_buffer.ENA
enable => selector_datatext[1]~reg0.ENA
enable => send_done_buffer.ENA
enable => cont_send_convert~reg0.ENA
enable => selector_datasend~reg0.ENA
enable => selector_dataread~reg0.ENA
enable => selector_dataidentifier~reg0.ENA
enable => store_datatype_buffer[0].ENA
enable => store_datatype_buffer[1].ENA
enable => store_checkout_buffer[0].ENA
enable => store_checkout_buffer[1].ENA
enable => store_checkout_buffer[2].ENA
enable => store_checkout_buffer[3].ENA
enable => store_checkout_buffer[4].ENA
enable => store_checkout_buffer[5].ENA
enable => store_checkout_buffer[6].ENA
enable => store_checkout_buffer[7].ENA
enable => maxadd_enable~reg0.ENA
enable => selector_datawrite~reg0.ENA
enable => ccounter_enable~reg0.ENA
enable => force_address[0]~reg0.ENA
enable => force_address[1]~reg0.ENA
enable => force_enable~reg0.ENA
enable => send_counter[0].ENA
enable => send_counter[1].ENA
enable => send_counter[2].ENA
enable => enable_write~reg0.ENA
enable => i_spulse_trigger.ENA
enable => i_xpulse_trigger.ENA
enable => i_countup_trigger.ENA
enable => i_ccounter_reset.ENA
enable => xtea_pulse_enable~reg0.ENA
enable => sender_pulse_enable~reg0.ENA
enable => leds[0]~reg0.ENA
enable => leds[1]~reg0.ENA
enable => leds[2]~reg0.ENA
enable => leds[3]~reg0.ENA
leds[0] <= leds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= leds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= leds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reader_running => controller_nstate.DATAB
reader_running => controller_nstate.DATAB
sender_running => ~NO_FANOUT~
read_done => controller_nstate.DATAA
read_done => maxadd_enable.DATAA
read_done => controller_nstate.DATAA
send_done => fsm_controller.IN1
send_done => send_done_buffer.DATAB
cont_send_convert <= cont_send_convert~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_datatype[0] => store_datatype_buffer.DATAB
store_datatype[0] => Equal0.IN3
store_datatype[1] => store_datatype_buffer.DATAB
store_datatype[1] => Equal0.IN2
store_checkout => store_checkout_buffer.DATAB
force_enable <= force_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
force_address[0] <= force_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
force_address[1] <= force_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_atmax => controller_nstate.DATAB
address_atmax => i_countup_trigger.OUTPUTSELECT
address_atmax => controller_nstate.OUTPUTSELECT
address_atmax => controller_nstate.OUTPUTSELECT
address_atmax => force_enable.OUTPUTSELECT
address_atmax => force_address.OUTPUTSELECT
address_atmax => force_address.OUTPUTSELECT
address_atmax => controller_nstate.DATAB
address_atmax => controller_nstate.DATAB
maxadd_enable <= maxadd_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
xtea_done => fsm_controller.IN1
xtea_done => xtea_done_buffer.DATAB
dataxtea_enable <= dataxtea_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont_xtea_mode => Selector26.IN1
selector_datawrite <= selector_datawrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_dataread <= selector_dataread~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_datasend <= selector_datasend~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_datatext[0] <= selector_datatext[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_datatext[1] <= selector_datatext[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_dataidentifier <= selector_dataidentifier~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_pulse_enable <= sender_pulse_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_pulse_trigger <= i_spulse_trigger.DB_MAX_OUTPUT_PORT_TYPE
xtea_pulse_enable <= xtea_pulse_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
xtea_pulse_trigger <= i_xpulse_trigger.DB_MAX_OUTPUT_PORT_TYPE
countup_pulse_trigger <= i_countup_trigger.DB_MAX_OUTPUT_PORT_TYPE
ccounter_enable <= ccounter_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccounter_reset <= i_ccounter_reset.DB_MAX_OUTPUT_PORT_TYPE
ccounter_out[0] => LessThan1.IN12
ccounter_out[0] => Equal7.IN1
ccounter_out[1] => LessThan1.IN11
ccounter_out[1] => Equal7.IN5
ccounter_out[2] => LessThan1.IN10
ccounter_out[2] => Equal7.IN0
ccounter_out[3] => LessThan1.IN9
ccounter_out[3] => Equal7.IN4
ccounter_out[4] => LessThan1.IN8
ccounter_out[4] => Equal7.IN3
ccounter_out[5] => LessThan1.IN7
ccounter_out[5] => Equal7.IN2
rom_index_counter[0] <= send_counter[0].DB_MAX_OUTPUT_PORT_TYPE
rom_index_counter[1] <= send_counter[1].DB_MAX_OUTPUT_PORT_TYPE
rom_index_counter[2] <= send_counter[2].DB_MAX_OUTPUT_PORT_TYPE
error_format => controller_nstate.OUTPUTSELECT
error_format => controller_nstate.OUTPUTSELECT
error_format => enable_write.OUTPUTSELECT
error_format => maxadd_enable.OUTPUTSELECT
error_format => selector_datatext.OUTPUTSELECT
error_format => selector_datatext.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => controller_nstate.DATAA
error_format => Selector16.IN8
error_format => selector_datatext.OUTPUTSELECT
error_format => selector_datatext.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => fsm_controller.IN0
error_format => controller_nstate.DATAA
error_storage => selector_datatext.OUTPUTSELECT
error_storage => selector_datatext.OUTPUTSELECT
error_storage => max_textrom_index.OUTPUTSELECT
error_storage => max_textrom_index.OUTPUTSELECT
error_storage => max_textrom_index.OUTPUTSELECT
error_storage => fsm_controller.IN1
error_busy <= <GND>
convert_signal => controller_nstate.DATAA
convert_signal => controller_nstate.DATAA


|DummyTopLevel|AddressCounter:addresscounter_inst|MUX4Data:row_enable_mux|MUX4Data:mux2
wren_a => altsyncram_rd81:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rd81:auto_generated.data_a[0]
data_a[1] => altsyncram_rd81:auto_generated.data_a[1]
data_a[2] => altsyncram_rd81:auto_generated.data_a[2]
data_a[3] => altsyncram_rd81:auto_generated.data_a[3]
data_a[4] => altsyncram_rd81:auto_generated.data_a[4]
data_a[5] => altsyncram_rd81:auto_generated.data_a[5]
data_a[6] => altsyncram_rd81:auto_generated.data_a[6]
data_a[7] => altsyncram_rd81:auto_generated.data_a[7]
data_a[8] => altsyncram_rd81:auto_generated.data_a[8]
data_a[9] => altsyncram_rd81:auto_generated.data_a[9]
data_a[10] => altsyncram_rd81:auto_generated.data_a[10]
data_a[11] => altsyncram_rd81:auto_generated.data_a[11]
data_a[12] => altsyncram_rd81:auto_generated.data_a[12]
data_a[13] => altsyncram_rd81:auto_generated.data_a[13]
data_a[14] => altsyncram_rd81:auto_generated.data_a[14]
data_a[15] => altsyncram_rd81:auto_generated.data_a[15]
data_a[16] => altsyncram_rd81:auto_generated.data_a[16]
data_a[17] => altsyncram_rd81:auto_generated.data_a[17]
data_a[18] => altsyncram_rd81:auto_generated.data_a[18]
data_a[19] => altsyncram_rd81:auto_generated.data_a[19]
data_a[20] => altsyncram_rd81:auto_generated.data_a[20]
data_a[21] => altsyncram_rd81:auto_generated.data_a[21]
data_a[22] => altsyncram_rd81:auto_generated.data_a[22]
data_a[23] => altsyncram_rd81:auto_generated.data_a[23]
data_a[24] => altsyncram_rd81:auto_generated.data_a[24]
data_a[25] => altsyncram_rd81:auto_generated.data_a[25]
data_a[26] => altsyncram_rd81:auto_generated.data_a[26]
data_a[27] => altsyncram_rd81:auto_generated.data_a[27]
data_a[28] => altsyncram_rd81:auto_generated.data_a[28]
data_a[29] => altsyncram_rd81:auto_generated.data_a[29]
data_a[30] => altsyncram_rd81:auto_generated.data_a[30]
data_a[31] => altsyncram_rd81:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rd81:auto_generated.address_a[0]
address_a[1] => altsyncram_rd81:auto_generated.address_a[1]
address_a[2] => altsyncram_rd81:auto_generated.address_a[2]
address_a[3] => altsyncram_rd81:auto_generated.address_a[3]
address_a[4] => altsyncram_rd81:auto_generated.address_a[4]
address_a[5] => altsyncram_rd81:auto_generated.address_a[5]
address_a[6] => altsyncram_rd81:auto_generated.address_a[6]
address_a[7] => altsyncram_rd81:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rd81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rd81:auto_generated.q_a[0]
q_a[1] <= altsyncram_rd81:auto_generated.q_a[1]
q_a[2] <= altsyncram_rd81:auto_generated.q_a[2]
q_a[3] <= altsyncram_rd81:auto_generated.q_a[3]
q_a[4] <= altsyncram_rd81:auto_generated.q_a[4]
q_a[5] <= altsyncram_rd81:auto_generated.q_a[5]
q_a[6] <= altsyncram_rd81:auto_generated.q_a[6]
q_a[7] <= altsyncram_rd81:auto_generated.q_a[7]
q_a[8] <= altsyncram_rd81:auto_generated.q_a[8]
q_a[9] <= altsyncram_rd81:auto_generated.q_a[9]
q_a[10] <= altsyncram_rd81:auto_generated.q_a[10]
q_a[11] <= altsyncram_rd81:auto_generated.q_a[11]
q_a[12] <= altsyncram_rd81:auto_generated.q_a[12]
q_a[13] <= altsyncram_rd81:auto_generated.q_a[13]
q_a[14] <= altsyncram_rd81:auto_generated.q_a[14]
q_a[15] <= altsyncram_rd81:auto_generated.q_a[15]
q_a[16] <= altsyncram_rd81:auto_generated.q_a[16]
q_a[17] <= altsyncram_rd81:auto_generated.q_a[17]
q_a[18] <= altsyncram_rd81:auto_generated.q_a[18]
q_a[19] <= altsyncram_rd81:auto_generated.q_a[19]
q_a[20] <= altsyncram_rd81:auto_generated.q_a[20]
q_a[21] <= altsyncram_rd81:auto_generated.q_a[21]
q_a[22] <= altsyncram_rd81:auto_generated.q_a[22]
q_a[23] <= altsyncram_rd81:auto_generated.q_a[23]
q_a[24] <= altsyncram_rd81:auto_generated.q_a[24]
q_a[25] <= altsyncram_rd81:auto_generated.q_a[25]
q_a[26] <= altsyncram_rd81:auto_generated.q_a[26]
q_a[27] <= altsyncram_rd81:auto_generated.q_a[27]
q_a[28] <= altsyncram_rd81:auto_generated.q_a[28]
q_a[29] <= altsyncram_rd81:auto_generated.q_a[29]
q_a[30] <= altsyncram_rd81:auto_generated.q_a[30]
q_a[31] <= altsyncram_rd81:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DummyTopLevel|AddressCounter:addresscounter_inst|MUX4Data:row_enable_mux|MUX4Data:mux2|altsyncram_rd81:auto_generated
clock => xtea_done_buffer.CLK
clock => dataxtea_enable~reg0.CLK
clock => max_textrom_index[0].CLK
clock => max_textrom_index[1].CLK
clock => max_textrom_index[2].CLK
clock => selector_datatext[0]~reg0.CLK
clock => selector_datatext[1]~reg0.CLK
clock => send_done_buffer.CLK
clock => cont_send_convert~reg0.CLK
clock => selector_datasend~reg0.CLK
clock => selector_dataread~reg0.CLK
clock => selector_dataidentifier~reg0.CLK
clock => store_datatype_buffer[0].CLK
clock => store_datatype_buffer[1].CLK
clock => store_checkout_buffer[0].CLK
clock => store_checkout_buffer[1].CLK
clock => store_checkout_buffer[2].CLK
clock => store_checkout_buffer[3].CLK
clock => store_checkout_buffer[4].CLK
clock => store_checkout_buffer[5].CLK
clock => store_checkout_buffer[6].CLK
clock => store_checkout_buffer[7].CLK
clock => maxadd_enable~reg0.CLK
clock => selector_datawrite~reg0.CLK
clock => ccounter_enable~reg0.CLK
clock => force_address[0]~reg0.CLK
clock => force_address[1]~reg0.CLK
clock => force_enable~reg0.CLK
clock => send_counter[0].CLK
clock => send_counter[1].CLK
clock => send_counter[2].CLK
clock => enable_write~reg0.CLK
clock => i_spulse_trigger.CLK
clock => i_xpulse_trigger.CLK
clock => i_countup_trigger.CLK
clock => i_ccounter_reset.CLK
clock => xtea_pulse_enable~reg0.CLK
clock => sender_pulse_enable~reg0.CLK
clock => leds[0]~reg0.CLK
clock => leds[1]~reg0.CLK
clock => leds[2]~reg0.CLK
clock => leds[3]~reg0.CLK
clock => controller_nstate~10.DATAIN
clock => controller_cstate~1.DATAIN
nreset => controller_cstate~3.DATAIN
enable => controller_nstate.sending_results.OUTPUTSELECT
enable => controller_nstate.reading_results.OUTPUTSELECT
enable => controller_nstate.storing_xtea.OUTPUTSELECT
enable => controller_nstate.processing_xtea.OUTPUTSELECT
enable => controller_nstate.starting_xtea.OUTPUTSELECT
enable => controller_nstate.setup_xtea.OUTPUTSELECT
enable => controller_nstate.sending_message.OUTPUTSELECT
enable => controller_nstate.reading_serial.OUTPUTSELECT
enable => controller_nstate.idle.OUTPUTSELECT
enable => selector_datatext[0]~reg0.ENA
enable => max_textrom_index[2].ENA
enable => max_textrom_index[1].ENA
enable => max_textrom_index[0].ENA
enable => dataxtea_enable~reg0.ENA
enable => xtea_done_buffer.ENA
enable => selector_datatext[1]~reg0.ENA
enable => send_done_buffer.ENA
enable => cont_send_convert~reg0.ENA
enable => selector_datasend~reg0.ENA
enable => selector_dataread~reg0.ENA
enable => selector_dataidentifier~reg0.ENA
enable => store_datatype_buffer[0].ENA
enable => store_datatype_buffer[1].ENA
enable => store_checkout_buffer[0].ENA
enable => store_checkout_buffer[1].ENA
enable => store_checkout_buffer[2].ENA
enable => store_checkout_buffer[3].ENA
enable => store_checkout_buffer[4].ENA
enable => store_checkout_buffer[5].ENA
enable => store_checkout_buffer[6].ENA
enable => store_checkout_buffer[7].ENA
enable => maxadd_enable~reg0.ENA
enable => selector_datawrite~reg0.ENA
enable => ccounter_enable~reg0.ENA
enable => force_address[0]~reg0.ENA
enable => force_address[1]~reg0.ENA
enable => force_enable~reg0.ENA
enable => send_counter[0].ENA
enable => send_counter[1].ENA
enable => send_counter[2].ENA
enable => enable_write~reg0.ENA
enable => i_spulse_trigger.ENA
enable => i_xpulse_trigger.ENA
enable => i_countup_trigger.ENA
enable => i_ccounter_reset.ENA
enable => xtea_pulse_enable~reg0.ENA
enable => sender_pulse_enable~reg0.ENA
enable => leds[0]~reg0.ENA
enable => leds[1]~reg0.ENA
enable => leds[2]~reg0.ENA
enable => leds[3]~reg0.ENA
leds[0] <= leds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= leds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= leds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reader_running => controller_nstate.DATAB
reader_running => controller_nstate.DATAB
sender_running => ~NO_FANOUT~
read_done => controller_nstate.DATAA
read_done => maxadd_enable.DATAA
read_done => controller_nstate.DATAA
send_done => fsm_controller.IN1
send_done => send_done_buffer.DATAB
cont_send_convert <= cont_send_convert~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_datatype[0] => store_datatype_buffer.DATAB
store_datatype[0] => Equal0.IN3
store_datatype[1] => store_datatype_buffer.DATAB
store_datatype[1] => Equal0.IN2
store_checkout => store_checkout_buffer.DATAB
force_enable <= force_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
force_address[0] <= force_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
force_address[1] <= force_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_atmax => controller_nstate.DATAB
address_atmax => i_countup_trigger.OUTPUTSELECT
address_atmax => controller_nstate.OUTPUTSELECT
address_atmax => controller_nstate.OUTPUTSELECT
address_atmax => force_enable.OUTPUTSELECT
address_atmax => force_address.OUTPUTSELECT
address_atmax => force_address.OUTPUTSELECT
address_atmax => controller_nstate.DATAB
address_atmax => controller_nstate.DATAB
maxadd_enable <= maxadd_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
xtea_done => fsm_controller.IN1
xtea_done => xtea_done_buffer.DATAB
dataxtea_enable <= dataxtea_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont_xtea_mode => Selector26.IN1
selector_datawrite <= selector_datawrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_dataread <= selector_dataread~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_datasend <= selector_datasend~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_datatext[0] <= selector_datatext[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_datatext[1] <= selector_datatext[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_dataidentifier <= selector_dataidentifier~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_pulse_enable <= sender_pulse_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_pulse_trigger <= i_spulse_trigger.DB_MAX_OUTPUT_PORT_TYPE
xtea_pulse_enable <= xtea_pulse_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
xtea_pulse_trigger <= i_xpulse_trigger.DB_MAX_OUTPUT_PORT_TYPE
countup_pulse_trigger <= i_countup_trigger.DB_MAX_OUTPUT_PORT_TYPE
ccounter_enable <= ccounter_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccounter_reset <= i_ccounter_reset.DB_MAX_OUTPUT_PORT_TYPE
ccounter_out[0] => LessThan1.IN12
ccounter_out[0] => Equal7.IN1
ccounter_out[1] => LessThan1.IN11
ccounter_out[1] => Equal7.IN5
ccounter_out[2] => LessThan1.IN10
ccounter_out[2] => Equal7.IN0
ccounter_out[3] => LessThan1.IN9
ccounter_out[3] => Equal7.IN4
ccounter_out[4] => LessThan1.IN8
ccounter_out[4] => Equal7.IN3
ccounter_out[5] => LessThan1.IN7
ccounter_out[5] => Equal7.IN2
rom_index_counter[0] <= send_counter[0].DB_MAX_OUTPUT_PORT_TYPE
rom_index_counter[1] <= send_counter[1].DB_MAX_OUTPUT_PORT_TYPE
rom_index_counter[2] <= send_counter[2].DB_MAX_OUTPUT_PORT_TYPE
error_format => controller_nstate.OUTPUTSELECT
error_format => controller_nstate.OUTPUTSELECT
error_format => enable_write.OUTPUTSELECT
error_format => maxadd_enable.OUTPUTSELECT
error_format => selector_datatext.OUTPUTSELECT
error_format => selector_datatext.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => controller_nstate.DATAA
error_format => Selector16.IN8
error_format => selector_datatext.OUTPUTSELECT
error_format => selector_datatext.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => fsm_controller.IN0
error_format => controller_nstate.DATAA
error_storage => selector_datatext.OUTPUTSELECT
error_storage => selector_datatext.OUTPUTSELECT
error_storage => max_textrom_index.OUTPUTSELECT
error_storage => max_textrom_index.OUTPUTSELECT
error_storage => max_textrom_index.OUTPUTSELECT
error_storage => fsm_controller.IN1
error_busy <= <GND>
convert_signal => controller_nstate.DATAA
convert_signal => controller_nstate.DATAA


|DummyTopLevel|AddressCounter:addresscounter_inst|MUX4Data:row_enable_mux|MUX2Data:mux3
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DummyTopLevel|AddressCounter:addresscounter_inst|MUX4Data:lmemory_read_mux
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|AddressCounter:addresscounter_inst|MUX4Data:rmemory_read_mux
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|AddressCounter:addresscounter_inst|SRAM:sram00_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => counter[5].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|AddressCounter:addresscounter_inst|SRAM:sram01_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => counter[5].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|AddressCounter:addresscounter_inst|SRAM:sram10_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => counter[5].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|AddressCounter:addresscounter_inst|SRAM:sram11_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => counter[5].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|AddressCounter:addresscounter_inst|SRAM:sram20_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => counter[5].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|AddressCounter:addresscounter_inst|SRAM:sram21_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => counter[5].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|AddressCounter:addresscounter_inst|SRAM:sram30_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => counter[5].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|AddressCounter:addresscounter_inst|SRAM:sram31_inst
clock => pulse_reset1.CLK
clock => pulse_out~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
nreset => pulse_out~reg0.ACLR
nreset => counter[0].ACLR
nreset => counter[1].ACLR
nreset => counter[2].ACLR
nreset => counter[3].ACLR
nreset => counter[4].ACLR
nreset => counter[5].ACLR
nreset => pulse_reset1.ENA
pulse_enable => pulse_out~reg0.ENA
pulse_reset => result_signal.IN1
pulse_reset => result_signal.IN1
pulse_reset => pulse_reset1.DATAIN
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MUX2Data:datawrite_mux_inst
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|DEMUX2Data:dataread_demux_inst
selector[0] => MUX2Data:mux1.selector
selector[0] => MUX2Data:mux2.selector
selector[1] => MUX2Data:mux3.selector
data_in1[0] => MUX2Data:mux1.data_in1[0]
data_in1[1] => MUX2Data:mux1.data_in1[1]
data_in1[2] => MUX2Data:mux1.data_in1[2]
data_in1[3] => MUX2Data:mux1.data_in1[3]
data_in1[4] => MUX2Data:mux1.data_in1[4]
data_in1[5] => MUX2Data:mux1.data_in1[5]
data_in1[6] => MUX2Data:mux1.data_in1[6]
data_in1[7] => MUX2Data:mux1.data_in1[7]
data_in1[8] => MUX2Data:mux1.data_in1[8]
data_in1[9] => MUX2Data:mux1.data_in1[9]
data_in1[10] => MUX2Data:mux1.data_in1[10]
data_in1[11] => MUX2Data:mux1.data_in1[11]
data_in1[12] => MUX2Data:mux1.data_in1[12]
data_in1[13] => MUX2Data:mux1.data_in1[13]
data_in1[14] => MUX2Data:mux1.data_in1[14]
data_in1[15] => MUX2Data:mux1.data_in1[15]
data_in1[16] => MUX2Data:mux1.data_in1[16]
data_in1[17] => MUX2Data:mux1.data_in1[17]
data_in1[18] => MUX2Data:mux1.data_in1[18]
data_in1[19] => MUX2Data:mux1.data_in1[19]
data_in1[20] => MUX2Data:mux1.data_in1[20]
data_in1[21] => MUX2Data:mux1.data_in1[21]
data_in1[22] => MUX2Data:mux1.data_in1[22]
data_in1[23] => MUX2Data:mux1.data_in1[23]
data_in1[24] => MUX2Data:mux1.data_in1[24]
data_in1[25] => MUX2Data:mux1.data_in1[25]
data_in1[26] => MUX2Data:mux1.data_in1[26]
data_in1[27] => MUX2Data:mux1.data_in1[27]
data_in1[28] => MUX2Data:mux1.data_in1[28]
data_in1[29] => MUX2Data:mux1.data_in1[29]
data_in1[30] => MUX2Data:mux1.data_in1[30]
data_in1[31] => MUX2Data:mux1.data_in1[31]
data_in2[0] => MUX2Data:mux1.data_in2[0]
data_in2[1] => MUX2Data:mux1.data_in2[1]
data_in2[2] => MUX2Data:mux1.data_in2[2]
data_in2[3] => MUX2Data:mux1.data_in2[3]
data_in2[4] => MUX2Data:mux1.data_in2[4]
data_in2[5] => MUX2Data:mux1.data_in2[5]
data_in2[6] => MUX2Data:mux1.data_in2[6]
data_in2[7] => MUX2Data:mux1.data_in2[7]
data_in2[8] => MUX2Data:mux1.data_in2[8]
data_in2[9] => MUX2Data:mux1.data_in2[9]
data_in2[10] => MUX2Data:mux1.data_in2[10]
data_in2[11] => MUX2Data:mux1.data_in2[11]
data_in2[12] => MUX2Data:mux1.data_in2[12]
data_in2[13] => MUX2Data:mux1.data_in2[13]
data_in2[14] => MUX2Data:mux1.data_in2[14]
data_in2[15] => MUX2Data:mux1.data_in2[15]
data_in2[16] => MUX2Data:mux1.data_in2[16]
data_in2[17] => MUX2Data:mux1.data_in2[17]
data_in2[18] => MUX2Data:mux1.data_in2[18]
data_in2[19] => MUX2Data:mux1.data_in2[19]
data_in2[20] => MUX2Data:mux1.data_in2[20]
data_in2[21] => MUX2Data:mux1.data_in2[21]
data_in2[22] => MUX2Data:mux1.data_in2[22]
data_in2[23] => MUX2Data:mux1.data_in2[23]
data_in2[24] => MUX2Data:mux1.data_in2[24]
data_in2[25] => MUX2Data:mux1.data_in2[25]
data_in2[26] => MUX2Data:mux1.data_in2[26]
data_in2[27] => MUX2Data:mux1.data_in2[27]
data_in2[28] => MUX2Data:mux1.data_in2[28]
data_in2[29] => MUX2Data:mux1.data_in2[29]
data_in2[30] => MUX2Data:mux1.data_in2[30]
data_in2[31] => MUX2Data:mux1.data_in2[31]
data_in3[0] => MUX2Data:mux2.data_in1[0]
data_in3[1] => MUX2Data:mux2.data_in1[1]
data_in3[2] => MUX2Data:mux2.data_in1[2]
data_in3[3] => MUX2Data:mux2.data_in1[3]
data_in3[4] => MUX2Data:mux2.data_in1[4]
data_in3[5] => MUX2Data:mux2.data_in1[5]
data_in3[6] => MUX2Data:mux2.data_in1[6]
data_in3[7] => MUX2Data:mux2.data_in1[7]
data_in3[8] => MUX2Data:mux2.data_in1[8]
data_in3[9] => MUX2Data:mux2.data_in1[9]
data_in3[10] => MUX2Data:mux2.data_in1[10]
data_in3[11] => MUX2Data:mux2.data_in1[11]
data_in3[12] => MUX2Data:mux2.data_in1[12]
data_in3[13] => MUX2Data:mux2.data_in1[13]
data_in3[14] => MUX2Data:mux2.data_in1[14]
data_in3[15] => MUX2Data:mux2.data_in1[15]
data_in3[16] => MUX2Data:mux2.data_in1[16]
data_in3[17] => MUX2Data:mux2.data_in1[17]
data_in3[18] => MUX2Data:mux2.data_in1[18]
data_in3[19] => MUX2Data:mux2.data_in1[19]
data_in3[20] => MUX2Data:mux2.data_in1[20]
data_in3[21] => MUX2Data:mux2.data_in1[21]
data_in3[22] => MUX2Data:mux2.data_in1[22]
data_in3[23] => MUX2Data:mux2.data_in1[23]
data_in3[24] => MUX2Data:mux2.data_in1[24]
data_in3[25] => MUX2Data:mux2.data_in1[25]
data_in3[26] => MUX2Data:mux2.data_in1[26]
data_in3[27] => MUX2Data:mux2.data_in1[27]
data_in3[28] => MUX2Data:mux2.data_in1[28]
data_in3[29] => MUX2Data:mux2.data_in1[29]
data_in3[30] => MUX2Data:mux2.data_in1[30]
data_in3[31] => MUX2Data:mux2.data_in1[31]
data_in4[0] => MUX2Data:mux2.data_in2[0]
data_in4[1] => MUX2Data:mux2.data_in2[1]
data_in4[2] => MUX2Data:mux2.data_in2[2]
data_in4[3] => MUX2Data:mux2.data_in2[3]
data_in4[4] => MUX2Data:mux2.data_in2[4]
data_in4[5] => MUX2Data:mux2.data_in2[5]
data_in4[6] => MUX2Data:mux2.data_in2[6]
data_in4[7] => MUX2Data:mux2.data_in2[7]
data_in4[8] => MUX2Data:mux2.data_in2[8]
data_in4[9] => MUX2Data:mux2.data_in2[9]
data_in4[10] => MUX2Data:mux2.data_in2[10]
data_in4[11] => MUX2Data:mux2.data_in2[11]
data_in4[12] => MUX2Data:mux2.data_in2[12]
data_in4[13] => MUX2Data:mux2.data_in2[13]
data_in4[14] => MUX2Data:mux2.data_in2[14]
data_in4[15] => MUX2Data:mux2.data_in2[15]
data_in4[16] => MUX2Data:mux2.data_in2[16]
data_in4[17] => MUX2Data:mux2.data_in2[17]
data_in4[18] => MUX2Data:mux2.data_in2[18]
data_in4[19] => MUX2Data:mux2.data_in2[19]
data_in4[20] => MUX2Data:mux2.data_in2[20]
data_in4[21] => MUX2Data:mux2.data_in2[21]
data_in4[22] => MUX2Data:mux2.data_in2[22]
data_in4[23] => MUX2Data:mux2.data_in2[23]
data_in4[24] => MUX2Data:mux2.data_in2[24]
data_in4[25] => MUX2Data:mux2.data_in2[25]
data_in4[26] => MUX2Data:mux2.data_in2[26]
data_in4[27] => MUX2Data:mux2.data_in2[27]
data_in4[28] => MUX2Data:mux2.data_in2[28]
data_in4[29] => MUX2Data:mux2.data_in2[29]
data_in4[30] => MUX2Data:mux2.data_in2[30]
data_in4[31] => MUX2Data:mux2.data_in2[31]
data_out[0] <= MUX2Data:mux3.data_out[0]
data_out[1] <= MUX2Data:mux3.data_out[1]
data_out[2] <= MUX2Data:mux3.data_out[2]
data_out[3] <= MUX2Data:mux3.data_out[3]
data_out[4] <= MUX2Data:mux3.data_out[4]
data_out[5] <= MUX2Data:mux3.data_out[5]
data_out[6] <= MUX2Data:mux3.data_out[6]
data_out[7] <= MUX2Data:mux3.data_out[7]
data_out[8] <= MUX2Data:mux3.data_out[8]
data_out[9] <= MUX2Data:mux3.data_out[9]
data_out[10] <= MUX2Data:mux3.data_out[10]
data_out[11] <= MUX2Data:mux3.data_out[11]
data_out[12] <= MUX2Data:mux3.data_out[12]
data_out[13] <= MUX2Data:mux3.data_out[13]
data_out[14] <= MUX2Data:mux3.data_out[14]
data_out[15] <= MUX2Data:mux3.data_out[15]
data_out[16] <= MUX2Data:mux3.data_out[16]
data_out[17] <= MUX2Data:mux3.data_out[17]
data_out[18] <= MUX2Data:mux3.data_out[18]
data_out[19] <= MUX2Data:mux3.data_out[19]
data_out[20] <= MUX2Data:mux3.data_out[20]
data_out[21] <= MUX2Data:mux3.data_out[21]
data_out[22] <= MUX2Data:mux3.data_out[22]
data_out[23] <= MUX2Data:mux3.data_out[23]
data_out[24] <= MUX2Data:mux3.data_out[24]
data_out[25] <= MUX2Data:mux3.data_out[25]
data_out[26] <= MUX2Data:mux3.data_out[26]
data_out[27] <= MUX2Data:mux3.data_out[27]
data_out[28] <= MUX2Data:mux3.data_out[28]
data_out[29] <= MUX2Data:mux3.data_out[29]
data_out[30] <= MUX2Data:mux3.data_out[30]
data_out[31] <= MUX2Data:mux3.data_out[31]


|DummyTopLevel|DEMUX2Data:dataread_demux_inst|MUX2Data:mux1
nreset => t[0].ACLR
nreset => t[1].ACLR
nreset => t[2].PRESET
nreset => t[3].ACLR
nreset => t[4].ACLR
nreset => t[5].PRESET
nreset => t[6].PRESET
nreset => t[7].ACLR
nreset => t[8].PRESET
nreset => t[9].PRESET
nreset => t[10].ACLR
nreset => t[11].ACLR
nreset => t[12].ACLR
nreset => t[13].ACLR
nreset => t[14].ACLR
nreset => t[15].ACLR
nreset => t[16].ACLR
nreset => t[17].ACLR
nreset => t[18].ACLR
nreset => t[19].ACLR
nreset => t[20].ACLR
nreset => t[21].ACLR
nreset => t[22].ACLR
nreset => t[23].ACLR
nreset => t[24].ACLR
nreset => t[25].ACLR
nreset => t[26].ACLR
nreset => t[27].ACLR
nreset => t[28].ACLR
nreset => t[29].ACLR
nreset => t[30].ACLR
nreset => t[31].ACLR
nreset => rx_buffer[0].PRESET
nreset => rx_buffer[1].PRESET
nreset => rx_buffer[2].PRESET
nreset => rx_buffer[3].PRESET
nreset => state_tx.ACLR
nreset => state_rx.ACLR
nreset => count_tx[0].ACLR
nreset => count_tx[1].ACLR
nreset => count_tx[2].ACLR
nreset => count_tx[3].ACLR
nreset => count_tx[4].ACLR
nreset => count_tx[5].ACLR
nreset => count_tx[6].ACLR
nreset => count_tx[7].ACLR
nreset => count_tx[8].ACLR
nreset => count_tx[9].ACLR
nreset => count_tx[10].ACLR
nreset => count_tx[11].ACLR
nreset => count_tx[12].ACLR
nreset => count_tx[13].ACLR
nreset => count_tx[14].ACLR
nreset => count_tx[15].ACLR
nreset => count_tx[16].ACLR
nreset => count_tx[17].ACLR
nreset => count_tx[18].ACLR
nreset => count_tx[19].ACLR
nreset => count_tx[20].ACLR
nreset => count_tx[21].ACLR
nreset => count_tx[22].ACLR
nreset => count_tx[23].ACLR
nreset => count_tx[24].ACLR
nreset => count_tx[25].ACLR
nreset => count_tx[26].ACLR
nreset => count_tx[27].ACLR
nreset => count_tx[28].ACLR
nreset => count_tx[29].ACLR
nreset => count_tx[30].ACLR
nreset => count_tx[31].ACLR
nreset => count_rx[0].ACLR
nreset => count_rx[1].ACLR
nreset => count_rx[2].ACLR
nreset => count_rx[3].ACLR
nreset => count_rx[4].ACLR
nreset => count_rx[5].ACLR
nreset => count_rx[6].ACLR
nreset => count_rx[7].ACLR
nreset => count_rx[8].ACLR
nreset => count_rx[9].ACLR
nreset => count_rx[10].ACLR
nreset => count_rx[11].ACLR
nreset => count_rx[12].ACLR
nreset => count_rx[13].ACLR
nreset => count_rx[14].ACLR
nreset => count_rx[15].ACLR
nreset => count_rx[16].ACLR
nreset => count_rx[17].ACLR
nreset => count_rx[18].ACLR
nreset => count_rx[19].ACLR
nreset => count_rx[20].ACLR
nreset => count_rx[21].ACLR
nreset => count_rx[22].ACLR
nreset => count_rx[23].ACLR
nreset => count_rx[24].ACLR
nreset => count_rx[25].ACLR
nreset => count_rx[26].ACLR
nreset => count_rx[27].ACLR
nreset => count_rx[28].ACLR
nreset => count_rx[29].ACLR
nreset => count_rx[30].ACLR
nreset => count_rx[31].ACLR
nreset => d[0].ACLR
nreset => d[1].ACLR
nreset => d[2].ACLR
nreset => d[3].ACLR
nreset => d[4].ACLR
nreset => d[5].ACLR
nreset => d[6].ACLR
nreset => d[7].ACLR
nreset => tx~reg0.PRESET
nreset => d_in_transmitted~reg0.ACLR
nreset => serial_end~reg0.PRESET
nreset => d_out[0]~reg0.ACLR
nreset => d_out[1]~reg0.ACLR
nreset => d_out[2]~reg0.ACLR
nreset => d_out[3]~reg0.ACLR
nreset => d_out[4]~reg0.ACLR
nreset => d_out[5]~reg0.ACLR
nreset => d_out[6]~reg0.ACLR
nreset => d_out[7]~reg0.ACLR
nreset => d_out_ready~reg0.ACLR
clk => t[0].CLK
clk => t[1].CLK
clk => t[2].CLK
clk => t[3].CLK
clk => t[4].CLK
clk => t[5].CLK
clk => t[6].CLK
clk => t[7].CLK
clk => t[8].CLK
clk => t[9].CLK
clk => t[10].CLK
clk => t[11].CLK
clk => t[12].CLK
clk => t[13].CLK
clk => t[14].CLK
clk => t[15].CLK
clk => t[16].CLK
clk => t[17].CLK
clk => t[18].CLK
clk => t[19].CLK
clk => t[20].CLK
clk => t[21].CLK
clk => t[22].CLK
clk => t[23].CLK
clk => t[24].CLK
clk => t[25].CLK
clk => t[26].CLK
clk => t[27].CLK
clk => t[28].CLK
clk => t[29].CLK
clk => t[30].CLK
clk => t[31].CLK
clk => rx_buffer[0].CLK
clk => rx_buffer[1].CLK
clk => rx_buffer[2].CLK
clk => rx_buffer[3].CLK
clk => state_tx.CLK
clk => state_rx.CLK
clk => count_tx[0].CLK
clk => count_tx[1].CLK
clk => count_tx[2].CLK
clk => count_tx[3].CLK
clk => count_tx[4].CLK
clk => count_tx[5].CLK
clk => count_tx[6].CLK
clk => count_tx[7].CLK
clk => count_tx[8].CLK
clk => count_tx[9].CLK
clk => count_tx[10].CLK
clk => count_tx[11].CLK
clk => count_tx[12].CLK
clk => count_tx[13].CLK
clk => count_tx[14].CLK
clk => count_tx[15].CLK
clk => count_tx[16].CLK
clk => count_tx[17].CLK
clk => count_tx[18].CLK
clk => count_tx[19].CLK
clk => count_tx[20].CLK
clk => count_tx[21].CLK
clk => count_tx[22].CLK
clk => count_tx[23].CLK
clk => count_tx[24].CLK
clk => count_tx[25].CLK
clk => count_tx[26].CLK
clk => count_tx[27].CLK
clk => count_tx[28].CLK
clk => count_tx[29].CLK
clk => count_tx[30].CLK
clk => count_tx[31].CLK
clk => count_rx[0].CLK
clk => count_rx[1].CLK
clk => count_rx[2].CLK
clk => count_rx[3].CLK
clk => count_rx[4].CLK
clk => count_rx[5].CLK
clk => count_rx[6].CLK
clk => count_rx[7].CLK
clk => count_rx[8].CLK
clk => count_rx[9].CLK
clk => count_rx[10].CLK
clk => count_rx[11].CLK
clk => count_rx[12].CLK
clk => count_rx[13].CLK
clk => count_rx[14].CLK
clk => count_rx[15].CLK
clk => count_rx[16].CLK
clk => count_rx[17].CLK
clk => count_rx[18].CLK
clk => count_rx[19].CLK
clk => count_rx[20].CLK
clk => count_rx[21].CLK
clk => count_rx[22].CLK
clk => count_rx[23].CLK
clk => count_rx[24].CLK
clk => count_rx[25].CLK
clk => count_rx[26].CLK
clk => count_rx[27].CLK
clk => count_rx[28].CLK
clk => count_rx[29].CLK
clk => count_rx[30].CLK
clk => count_rx[31].CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => tx~reg0.CLK
clk => d_in_transmitted~reg0.CLK
clk => serial_end~reg0.CLK
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => d_out[2]~reg0.CLK
clk => d_out[3]~reg0.CLK
clk => d_out[4]~reg0.CLK
clk => d_out[5]~reg0.CLK
clk => d_out[6]~reg0.CLK
clk => d_out[7]~reg0.CLK
clk => d_out_ready~reg0.CLK
rx => process_0.IN1
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => rx_buffer[0].DATAIN
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out_ready <= d_out_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_end <= serial_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_in[0] => tx.DATAB
d_in[1] => tx.DATAB
d_in[2] => tx.DATAB
d_in[3] => tx.DATAB
d_in[4] => tx.DATAB
d_in[5] => tx.DATAB
d_in[6] => tx.DATAB
d_in[7] => tx.DATAB
d_in_ready => state_tx.OUTPUTSELECT
d_in_ready => d_in_transmitted.OUTPUTSELECT
d_in_transmitted <= d_in_transmitted~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|DEMUX2Data:dataread_demux_inst|MUX2Data:mux2
nreset => t[0].ACLR
nreset => t[1].ACLR
nreset => t[2].PRESET
nreset => t[3].ACLR
nreset => t[4].ACLR
nreset => t[5].PRESET
nreset => t[6].PRESET
nreset => t[7].ACLR
nreset => t[8].PRESET
nreset => t[9].PRESET
nreset => t[10].ACLR
nreset => t[11].ACLR
nreset => t[12].ACLR
nreset => t[13].ACLR
nreset => t[14].ACLR
nreset => t[15].ACLR
nreset => t[16].ACLR
nreset => t[17].ACLR
nreset => t[18].ACLR
nreset => t[19].ACLR
nreset => t[20].ACLR
nreset => t[21].ACLR
nreset => t[22].ACLR
nreset => t[23].ACLR
nreset => t[24].ACLR
nreset => t[25].ACLR
nreset => t[26].ACLR
nreset => t[27].ACLR
nreset => t[28].ACLR
nreset => t[29].ACLR
nreset => t[30].ACLR
nreset => t[31].ACLR
nreset => rx_buffer[0].PRESET
nreset => rx_buffer[1].PRESET
nreset => rx_buffer[2].PRESET
nreset => rx_buffer[3].PRESET
nreset => state_tx.ACLR
nreset => state_rx.ACLR
nreset => count_tx[0].ACLR
nreset => count_tx[1].ACLR
nreset => count_tx[2].ACLR
nreset => count_tx[3].ACLR
nreset => count_tx[4].ACLR
nreset => count_tx[5].ACLR
nreset => count_tx[6].ACLR
nreset => count_tx[7].ACLR
nreset => count_tx[8].ACLR
nreset => count_tx[9].ACLR
nreset => count_tx[10].ACLR
nreset => count_tx[11].ACLR
nreset => count_tx[12].ACLR
nreset => count_tx[13].ACLR
nreset => count_tx[14].ACLR
nreset => count_tx[15].ACLR
nreset => count_tx[16].ACLR
nreset => count_tx[17].ACLR
nreset => count_tx[18].ACLR
nreset => count_tx[19].ACLR
nreset => count_tx[20].ACLR
nreset => count_tx[21].ACLR
nreset => count_tx[22].ACLR
nreset => count_tx[23].ACLR
nreset => count_tx[24].ACLR
nreset => count_tx[25].ACLR
nreset => count_tx[26].ACLR
nreset => count_tx[27].ACLR
nreset => count_tx[28].ACLR
nreset => count_tx[29].ACLR
nreset => count_tx[30].ACLR
nreset => count_tx[31].ACLR
nreset => count_rx[0].ACLR
nreset => count_rx[1].ACLR
nreset => count_rx[2].ACLR
nreset => count_rx[3].ACLR
nreset => count_rx[4].ACLR
nreset => count_rx[5].ACLR
nreset => count_rx[6].ACLR
nreset => count_rx[7].ACLR
nreset => count_rx[8].ACLR
nreset => count_rx[9].ACLR
nreset => count_rx[10].ACLR
nreset => count_rx[11].ACLR
nreset => count_rx[12].ACLR
nreset => count_rx[13].ACLR
nreset => count_rx[14].ACLR
nreset => count_rx[15].ACLR
nreset => count_rx[16].ACLR
nreset => count_rx[17].ACLR
nreset => count_rx[18].ACLR
nreset => count_rx[19].ACLR
nreset => count_rx[20].ACLR
nreset => count_rx[21].ACLR
nreset => count_rx[22].ACLR
nreset => count_rx[23].ACLR
nreset => count_rx[24].ACLR
nreset => count_rx[25].ACLR
nreset => count_rx[26].ACLR
nreset => count_rx[27].ACLR
nreset => count_rx[28].ACLR
nreset => count_rx[29].ACLR
nreset => count_rx[30].ACLR
nreset => count_rx[31].ACLR
nreset => d[0].ACLR
nreset => d[1].ACLR
nreset => d[2].ACLR
nreset => d[3].ACLR
nreset => d[4].ACLR
nreset => d[5].ACLR
nreset => d[6].ACLR
nreset => d[7].ACLR
nreset => tx~reg0.PRESET
nreset => d_in_transmitted~reg0.ACLR
nreset => serial_end~reg0.PRESET
nreset => d_out[0]~reg0.ACLR
nreset => d_out[1]~reg0.ACLR
nreset => d_out[2]~reg0.ACLR
nreset => d_out[3]~reg0.ACLR
nreset => d_out[4]~reg0.ACLR
nreset => d_out[5]~reg0.ACLR
nreset => d_out[6]~reg0.ACLR
nreset => d_out[7]~reg0.ACLR
nreset => d_out_ready~reg0.ACLR
clk => t[0].CLK
clk => t[1].CLK
clk => t[2].CLK
clk => t[3].CLK
clk => t[4].CLK
clk => t[5].CLK
clk => t[6].CLK
clk => t[7].CLK
clk => t[8].CLK
clk => t[9].CLK
clk => t[10].CLK
clk => t[11].CLK
clk => t[12].CLK
clk => t[13].CLK
clk => t[14].CLK
clk => t[15].CLK
clk => t[16].CLK
clk => t[17].CLK
clk => t[18].CLK
clk => t[19].CLK
clk => t[20].CLK
clk => t[21].CLK
clk => t[22].CLK
clk => t[23].CLK
clk => t[24].CLK
clk => t[25].CLK
clk => t[26].CLK
clk => t[27].CLK
clk => t[28].CLK
clk => t[29].CLK
clk => t[30].CLK
clk => t[31].CLK
clk => rx_buffer[0].CLK
clk => rx_buffer[1].CLK
clk => rx_buffer[2].CLK
clk => rx_buffer[3].CLK
clk => state_tx.CLK
clk => state_rx.CLK
clk => count_tx[0].CLK
clk => count_tx[1].CLK
clk => count_tx[2].CLK
clk => count_tx[3].CLK
clk => count_tx[4].CLK
clk => count_tx[5].CLK
clk => count_tx[6].CLK
clk => count_tx[7].CLK
clk => count_tx[8].CLK
clk => count_tx[9].CLK
clk => count_tx[10].CLK
clk => count_tx[11].CLK
clk => count_tx[12].CLK
clk => count_tx[13].CLK
clk => count_tx[14].CLK
clk => count_tx[15].CLK
clk => count_tx[16].CLK
clk => count_tx[17].CLK
clk => count_tx[18].CLK
clk => count_tx[19].CLK
clk => count_tx[20].CLK
clk => count_tx[21].CLK
clk => count_tx[22].CLK
clk => count_tx[23].CLK
clk => count_tx[24].CLK
clk => count_tx[25].CLK
clk => count_tx[26].CLK
clk => count_tx[27].CLK
clk => count_tx[28].CLK
clk => count_tx[29].CLK
clk => count_tx[30].CLK
clk => count_tx[31].CLK
clk => count_rx[0].CLK
clk => count_rx[1].CLK
clk => count_rx[2].CLK
clk => count_rx[3].CLK
clk => count_rx[4].CLK
clk => count_rx[5].CLK
clk => count_rx[6].CLK
clk => count_rx[7].CLK
clk => count_rx[8].CLK
clk => count_rx[9].CLK
clk => count_rx[10].CLK
clk => count_rx[11].CLK
clk => count_rx[12].CLK
clk => count_rx[13].CLK
clk => count_rx[14].CLK
clk => count_rx[15].CLK
clk => count_rx[16].CLK
clk => count_rx[17].CLK
clk => count_rx[18].CLK
clk => count_rx[19].CLK
clk => count_rx[20].CLK
clk => count_rx[21].CLK
clk => count_rx[22].CLK
clk => count_rx[23].CLK
clk => count_rx[24].CLK
clk => count_rx[25].CLK
clk => count_rx[26].CLK
clk => count_rx[27].CLK
clk => count_rx[28].CLK
clk => count_rx[29].CLK
clk => count_rx[30].CLK
clk => count_rx[31].CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => tx~reg0.CLK
clk => d_in_transmitted~reg0.CLK
clk => serial_end~reg0.CLK
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => d_out[2]~reg0.CLK
clk => d_out[3]~reg0.CLK
clk => d_out[4]~reg0.CLK
clk => d_out[5]~reg0.CLK
clk => d_out[6]~reg0.CLK
clk => d_out[7]~reg0.CLK
clk => d_out_ready~reg0.CLK
rx => process_0.IN1
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => rx_buffer[0].DATAIN
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out_ready <= d_out_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_end <= serial_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_in[0] => tx.DATAB
d_in[1] => tx.DATAB
d_in[2] => tx.DATAB
d_in[3] => tx.DATAB
d_in[4] => tx.DATAB
d_in[5] => tx.DATAB
d_in[6] => tx.DATAB
d_in[7] => tx.DATAB
d_in_ready => state_tx.OUTPUTSELECT
d_in_ready => d_in_transmitted.OUTPUTSELECT
d_in_transmitted <= d_in_transmitted~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|DEMUX2Data:dataread_demux_inst|MUX2Data:mux3
nreset => t[0].ACLR
nreset => t[1].ACLR
nreset => t[2].PRESET
nreset => t[3].ACLR
nreset => t[4].ACLR
nreset => t[5].PRESET
nreset => t[6].PRESET
nreset => t[7].ACLR
nreset => t[8].PRESET
nreset => t[9].PRESET
nreset => t[10].ACLR
nreset => t[11].ACLR
nreset => t[12].ACLR
nreset => t[13].ACLR
nreset => t[14].ACLR
nreset => t[15].ACLR
nreset => t[16].ACLR
nreset => t[17].ACLR
nreset => t[18].ACLR
nreset => t[19].ACLR
nreset => t[20].ACLR
nreset => t[21].ACLR
nreset => t[22].ACLR
nreset => t[23].ACLR
nreset => t[24].ACLR
nreset => t[25].ACLR
nreset => t[26].ACLR
nreset => t[27].ACLR
nreset => t[28].ACLR
nreset => t[29].ACLR
nreset => t[30].ACLR
nreset => t[31].ACLR
nreset => rx_buffer[0].PRESET
nreset => rx_buffer[1].PRESET
nreset => rx_buffer[2].PRESET
nreset => rx_buffer[3].PRESET
nreset => state_tx.ACLR
nreset => state_rx.ACLR
nreset => count_tx[0].ACLR
nreset => count_tx[1].ACLR
nreset => count_tx[2].ACLR
nreset => count_tx[3].ACLR
nreset => count_tx[4].ACLR
nreset => count_tx[5].ACLR
nreset => count_tx[6].ACLR
nreset => count_tx[7].ACLR
nreset => count_tx[8].ACLR
nreset => count_tx[9].ACLR
nreset => count_tx[10].ACLR
nreset => count_tx[11].ACLR
nreset => count_tx[12].ACLR
nreset => count_tx[13].ACLR
nreset => count_tx[14].ACLR
nreset => count_tx[15].ACLR
nreset => count_tx[16].ACLR
nreset => count_tx[17].ACLR
nreset => count_tx[18].ACLR
nreset => count_tx[19].ACLR
nreset => count_tx[20].ACLR
nreset => count_tx[21].ACLR
nreset => count_tx[22].ACLR
nreset => count_tx[23].ACLR
nreset => count_tx[24].ACLR
nreset => count_tx[25].ACLR
nreset => count_tx[26].ACLR
nreset => count_tx[27].ACLR
nreset => count_tx[28].ACLR
nreset => count_tx[29].ACLR
nreset => count_tx[30].ACLR
nreset => count_tx[31].ACLR
nreset => count_rx[0].ACLR
nreset => count_rx[1].ACLR
nreset => count_rx[2].ACLR
nreset => count_rx[3].ACLR
nreset => count_rx[4].ACLR
nreset => count_rx[5].ACLR
nreset => count_rx[6].ACLR
nreset => count_rx[7].ACLR
nreset => count_rx[8].ACLR
nreset => count_rx[9].ACLR
nreset => count_rx[10].ACLR
nreset => count_rx[11].ACLR
nreset => count_rx[12].ACLR
nreset => count_rx[13].ACLR
nreset => count_rx[14].ACLR
nreset => count_rx[15].ACLR
nreset => count_rx[16].ACLR
nreset => count_rx[17].ACLR
nreset => count_rx[18].ACLR
nreset => count_rx[19].ACLR
nreset => count_rx[20].ACLR
nreset => count_rx[21].ACLR
nreset => count_rx[22].ACLR
nreset => count_rx[23].ACLR
nreset => count_rx[24].ACLR
nreset => count_rx[25].ACLR
nreset => count_rx[26].ACLR
nreset => count_rx[27].ACLR
nreset => count_rx[28].ACLR
nreset => count_rx[29].ACLR
nreset => count_rx[30].ACLR
nreset => count_rx[31].ACLR
nreset => d[0].ACLR
nreset => d[1].ACLR
nreset => d[2].ACLR
nreset => d[3].ACLR
nreset => d[4].ACLR
nreset => d[5].ACLR
nreset => d[6].ACLR
nreset => d[7].ACLR
nreset => tx~reg0.PRESET
nreset => d_in_transmitted~reg0.ACLR
nreset => serial_end~reg0.PRESET
nreset => d_out[0]~reg0.ACLR
nreset => d_out[1]~reg0.ACLR
nreset => d_out[2]~reg0.ACLR
nreset => d_out[3]~reg0.ACLR
nreset => d_out[4]~reg0.ACLR
nreset => d_out[5]~reg0.ACLR
nreset => d_out[6]~reg0.ACLR
nreset => d_out[7]~reg0.ACLR
nreset => d_out_ready~reg0.ACLR
clk => t[0].CLK
clk => t[1].CLK
clk => t[2].CLK
clk => t[3].CLK
clk => t[4].CLK
clk => t[5].CLK
clk => t[6].CLK
clk => t[7].CLK
clk => t[8].CLK
clk => t[9].CLK
clk => t[10].CLK
clk => t[11].CLK
clk => t[12].CLK
clk => t[13].CLK
clk => t[14].CLK
clk => t[15].CLK
clk => t[16].CLK
clk => t[17].CLK
clk => t[18].CLK
clk => t[19].CLK
clk => t[20].CLK
clk => t[21].CLK
clk => t[22].CLK
clk => t[23].CLK
clk => t[24].CLK
clk => t[25].CLK
clk => t[26].CLK
clk => t[27].CLK
clk => t[28].CLK
clk => t[29].CLK
clk => t[30].CLK
clk => t[31].CLK
clk => rx_buffer[0].CLK
clk => rx_buffer[1].CLK
clk => rx_buffer[2].CLK
clk => rx_buffer[3].CLK
clk => state_tx.CLK
clk => state_rx.CLK
clk => count_tx[0].CLK
clk => count_tx[1].CLK
clk => count_tx[2].CLK
clk => count_tx[3].CLK
clk => count_tx[4].CLK
clk => count_tx[5].CLK
clk => count_tx[6].CLK
clk => count_tx[7].CLK
clk => count_tx[8].CLK
clk => count_tx[9].CLK
clk => count_tx[10].CLK
clk => count_tx[11].CLK
clk => count_tx[12].CLK
clk => count_tx[13].CLK
clk => count_tx[14].CLK
clk => count_tx[15].CLK
clk => count_tx[16].CLK
clk => count_tx[17].CLK
clk => count_tx[18].CLK
clk => count_tx[19].CLK
clk => count_tx[20].CLK
clk => count_tx[21].CLK
clk => count_tx[22].CLK
clk => count_tx[23].CLK
clk => count_tx[24].CLK
clk => count_tx[25].CLK
clk => count_tx[26].CLK
clk => count_tx[27].CLK
clk => count_tx[28].CLK
clk => count_tx[29].CLK
clk => count_tx[30].CLK
clk => count_tx[31].CLK
clk => count_rx[0].CLK
clk => count_rx[1].CLK
clk => count_rx[2].CLK
clk => count_rx[3].CLK
clk => count_rx[4].CLK
clk => count_rx[5].CLK
clk => count_rx[6].CLK
clk => count_rx[7].CLK
clk => count_rx[8].CLK
clk => count_rx[9].CLK
clk => count_rx[10].CLK
clk => count_rx[11].CLK
clk => count_rx[12].CLK
clk => count_rx[13].CLK
clk => count_rx[14].CLK
clk => count_rx[15].CLK
clk => count_rx[16].CLK
clk => count_rx[17].CLK
clk => count_rx[18].CLK
clk => count_rx[19].CLK
clk => count_rx[20].CLK
clk => count_rx[21].CLK
clk => count_rx[22].CLK
clk => count_rx[23].CLK
clk => count_rx[24].CLK
clk => count_rx[25].CLK
clk => count_rx[26].CLK
clk => count_rx[27].CLK
clk => count_rx[28].CLK
clk => count_rx[29].CLK
clk => count_rx[30].CLK
clk => count_rx[31].CLK
clk => d[0].CLK
clk => d[1].CLK
clk => d[2].CLK
clk => d[3].CLK
clk => d[4].CLK
clk => d[5].CLK
clk => d[6].CLK
clk => d[7].CLK
clk => tx~reg0.CLK
clk => d_in_transmitted~reg0.CLK
clk => serial_end~reg0.CLK
clk => d_out[0]~reg0.CLK
clk => d_out[1]~reg0.CLK
clk => d_out[2]~reg0.CLK
clk => d_out[3]~reg0.CLK
clk => d_out[4]~reg0.CLK
clk => d_out[5]~reg0.CLK
clk => d_out[6]~reg0.CLK
clk => d_out[7]~reg0.CLK
clk => d_out_ready~reg0.CLK
rx => process_0.IN1
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => d.DATAB
rx => rx_buffer[0].DATAIN
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
rx => t.OUTPUTSELECT
d_out[0] <= d_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= d_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= d_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= d_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= d_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= d_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= d_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= d_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_out_ready <= d_out_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_end <= serial_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_in[0] => tx.DATAB
d_in[1] => tx.DATAB
d_in[2] => tx.DATAB
d_in[3] => tx.DATAB
d_in[4] => tx.DATAB
d_in[5] => tx.DATAB
d_in[6] => tx.DATAB
d_in[7] => tx.DATAB
d_in_ready => state_tx.OUTPUTSELECT
d_in_ready => d_in_transmitted.OUTPUTSELECT
d_in_transmitted <= d_in_transmitted~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|DEMUX4Data:dataxtea_demux_inst
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in1[8] => data_out.DATAB
data_in1[9] => data_out.DATAB
data_in1[10] => data_out.DATAB
data_in1[11] => data_out.DATAB
data_in1[12] => data_out.DATAB
data_in1[13] => data_out.DATAB
data_in1[14] => data_out.DATAB
data_in1[15] => data_out.DATAB
data_in1[16] => data_out.DATAB
data_in1[17] => data_out.DATAB
data_in1[18] => data_out.DATAB
data_in1[19] => data_out.DATAB
data_in1[20] => data_out.DATAB
data_in1[21] => data_out.DATAB
data_in1[22] => data_out.DATAB
data_in1[23] => data_out.DATAB
data_in1[24] => data_out.DATAB
data_in1[25] => data_out.DATAB
data_in1[26] => data_out.DATAB
data_in1[27] => data_out.DATAB
data_in1[28] => data_out.DATAB
data_in1[29] => data_out.DATAB
data_in1[30] => data_out.DATAB
data_in1[31] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_in2[8] => data_out.DATAA
data_in2[9] => data_out.DATAA
data_in2[10] => data_out.DATAA
data_in2[11] => data_out.DATAA
data_in2[12] => data_out.DATAA
data_in2[13] => data_out.DATAA
data_in2[14] => data_out.DATAA
data_in2[15] => data_out.DATAA
data_in2[16] => data_out.DATAA
data_in2[17] => data_out.DATAA
data_in2[18] => data_out.DATAA
data_in2[19] => data_out.DATAA
data_in2[20] => data_out.DATAA
data_in2[21] => data_out.DATAA
data_in2[22] => data_out.DATAA
data_in2[23] => data_out.DATAA
data_in2[24] => data_out.DATAA
data_in2[25] => data_out.DATAA
data_in2[26] => data_out.DATAA
data_in2[27] => data_out.DATAA
data_in2[28] => data_out.DATAA
data_in2[29] => data_out.DATAA
data_in2[30] => data_out.DATAA
data_in2[31] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|Reg:maxadd_reg
clock => temp_data[0].CLK
clock => temp_data[1].CLK
clock => temp_data[2].CLK
clock => temp_data[3].CLK
clock => temp_data[4].CLK
clock => temp_data[5].CLK
clock => temp_data[6].CLK
clock => temp_data[7].CLK
clock => temp_data[8].CLK
clock => temp_data[9].CLK
enable => temp_data[9].ENA
enable => temp_data[8].ENA
enable => temp_data[7].ENA
enable => temp_data[6].ENA
enable => temp_data[5].ENA
enable => temp_data[4].ENA
enable => temp_data[3].ENA
enable => temp_data[2].ENA
enable => temp_data[1].ENA
enable => temp_data[0].ENA
clear => temp_data[0].ACLR
clear => temp_data[1].ACLR
clear => temp_data[2].ACLR
clear => temp_data[3].ACLR
clear => temp_data[4].ACLR
clear => temp_data[5].ACLR
clear => temp_data[6].ACLR
clear => temp_data[7].ACLR
clear => temp_data[8].ACLR
clear => temp_data[9].ACLR
data_in[0] => temp_data[0].DATAIN
data_in[1] => temp_data[1].DATAIN
data_in[2] => temp_data[2].DATAIN
data_in[3] => temp_data[3].DATAIN
data_in[4] => temp_data[4].DATAIN
data_in[5] => temp_data[5].DATAIN
data_in[6] => temp_data[6].DATAIN
data_in[7] => temp_data[7].DATAIN
data_in[8] => temp_data[8].DATAIN
data_in[9] => temp_data[9].DATAIN
data_out[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|Reg:leftkey_reg
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in1[8] => data_out.DATAB
data_in1[9] => data_out.DATAB
data_in1[10] => data_out.DATAB
data_in1[11] => data_out.DATAB
data_in1[12] => data_out.DATAB
data_in1[13] => data_out.DATAB
data_in1[14] => data_out.DATAB
data_in1[15] => data_out.DATAB
data_in1[16] => data_out.DATAB
data_in1[17] => data_out.DATAB
data_in1[18] => data_out.DATAB
data_in1[19] => data_out.DATAB
data_in1[20] => data_out.DATAB
data_in1[21] => data_out.DATAB
data_in1[22] => data_out.DATAB
data_in1[23] => data_out.DATAB
data_in1[24] => data_out.DATAB
data_in1[25] => data_out.DATAB
data_in1[26] => data_out.DATAB
data_in1[27] => data_out.DATAB
data_in1[28] => data_out.DATAB
data_in1[29] => data_out.DATAB
data_in1[30] => data_out.DATAB
data_in1[31] => data_out.DATAB
data_in1[32] => data_out.DATAB
data_in1[33] => data_out.DATAB
data_in1[34] => data_out.DATAB
data_in1[35] => data_out.DATAB
data_in1[36] => data_out.DATAB
data_in1[37] => data_out.DATAB
data_in1[38] => data_out.DATAB
data_in1[39] => data_out.DATAB
data_in1[40] => data_out.DATAB
data_in1[41] => data_out.DATAB
data_in1[42] => data_out.DATAB
data_in1[43] => data_out.DATAB
data_in1[44] => data_out.DATAB
data_in1[45] => data_out.DATAB
data_in1[46] => data_out.DATAB
data_in1[47] => data_out.DATAB
data_in1[48] => data_out.DATAB
data_in1[49] => data_out.DATAB
data_in1[50] => data_out.DATAB
data_in1[51] => data_out.DATAB
data_in1[52] => data_out.DATAB
data_in1[53] => data_out.DATAB
data_in1[54] => data_out.DATAB
data_in1[55] => data_out.DATAB
data_in1[56] => data_out.DATAB
data_in1[57] => data_out.DATAB
data_in1[58] => data_out.DATAB
data_in1[59] => data_out.DATAB
data_in1[60] => data_out.DATAB
data_in1[61] => data_out.DATAB
data_in1[62] => data_out.DATAB
data_in1[63] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_in2[8] => data_out.DATAA
data_in2[9] => data_out.DATAA
data_in2[10] => data_out.DATAA
data_in2[11] => data_out.DATAA
data_in2[12] => data_out.DATAA
data_in2[13] => data_out.DATAA
data_in2[14] => data_out.DATAA
data_in2[15] => data_out.DATAA
data_in2[16] => data_out.DATAA
data_in2[17] => data_out.DATAA
data_in2[18] => data_out.DATAA
data_in2[19] => data_out.DATAA
data_in2[20] => data_out.DATAA
data_in2[21] => data_out.DATAA
data_in2[22] => data_out.DATAA
data_in2[23] => data_out.DATAA
data_in2[24] => data_out.DATAA
data_in2[25] => data_out.DATAA
data_in2[26] => data_out.DATAA
data_in2[27] => data_out.DATAA
data_in2[28] => data_out.DATAA
data_in2[29] => data_out.DATAA
data_in2[30] => data_out.DATAA
data_in2[31] => data_out.DATAA
data_in2[32] => data_out.DATAA
data_in2[33] => data_out.DATAA
data_in2[34] => data_out.DATAA
data_in2[35] => data_out.DATAA
data_in2[36] => data_out.DATAA
data_in2[37] => data_out.DATAA
data_in2[38] => data_out.DATAA
data_in2[39] => data_out.DATAA
data_in2[40] => data_out.DATAA
data_in2[41] => data_out.DATAA
data_in2[42] => data_out.DATAA
data_in2[43] => data_out.DATAA
data_in2[44] => data_out.DATAA
data_in2[45] => data_out.DATAA
data_in2[46] => data_out.DATAA
data_in2[47] => data_out.DATAA
data_in2[48] => data_out.DATAA
data_in2[49] => data_out.DATAA
data_in2[50] => data_out.DATAA
data_in2[51] => data_out.DATAA
data_in2[52] => data_out.DATAA
data_in2[53] => data_out.DATAA
data_in2[54] => data_out.DATAA
data_in2[55] => data_out.DATAA
data_in2[56] => data_out.DATAA
data_in2[57] => data_out.DATAA
data_in2[58] => data_out.DATAA
data_in2[59] => data_out.DATAA
data_in2[60] => data_out.DATAA
data_in2[61] => data_out.DATAA
data_in2[62] => data_out.DATAA
data_in2[63] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|Reg:rightkey_reg
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in1[8] => data_out.DATAB
data_in1[9] => data_out.DATAB
data_in1[10] => data_out.DATAB
data_in1[11] => data_out.DATAB
data_in1[12] => data_out.DATAB
data_in1[13] => data_out.DATAB
data_in1[14] => data_out.DATAB
data_in1[15] => data_out.DATAB
data_in1[16] => data_out.DATAB
data_in1[17] => data_out.DATAB
data_in1[18] => data_out.DATAB
data_in1[19] => data_out.DATAB
data_in1[20] => data_out.DATAB
data_in1[21] => data_out.DATAB
data_in1[22] => data_out.DATAB
data_in1[23] => data_out.DATAB
data_in1[24] => data_out.DATAB
data_in1[25] => data_out.DATAB
data_in1[26] => data_out.DATAB
data_in1[27] => data_out.DATAB
data_in1[28] => data_out.DATAB
data_in1[29] => data_out.DATAB
data_in1[30] => data_out.DATAB
data_in1[31] => data_out.DATAB
data_in1[32] => data_out.DATAB
data_in1[33] => data_out.DATAB
data_in1[34] => data_out.DATAB
data_in1[35] => data_out.DATAB
data_in1[36] => data_out.DATAB
data_in1[37] => data_out.DATAB
data_in1[38] => data_out.DATAB
data_in1[39] => data_out.DATAB
data_in1[40] => data_out.DATAB
data_in1[41] => data_out.DATAB
data_in1[42] => data_out.DATAB
data_in1[43] => data_out.DATAB
data_in1[44] => data_out.DATAB
data_in1[45] => data_out.DATAB
data_in1[46] => data_out.DATAB
data_in1[47] => data_out.DATAB
data_in1[48] => data_out.DATAB
data_in1[49] => data_out.DATAB
data_in1[50] => data_out.DATAB
data_in1[51] => data_out.DATAB
data_in1[52] => data_out.DATAB
data_in1[53] => data_out.DATAB
data_in1[54] => data_out.DATAB
data_in1[55] => data_out.DATAB
data_in1[56] => data_out.DATAB
data_in1[57] => data_out.DATAB
data_in1[58] => data_out.DATAB
data_in1[59] => data_out.DATAB
data_in1[60] => data_out.DATAB
data_in1[61] => data_out.DATAB
data_in1[62] => data_out.DATAB
data_in1[63] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_in2[8] => data_out.DATAA
data_in2[9] => data_out.DATAA
data_in2[10] => data_out.DATAA
data_in2[11] => data_out.DATAA
data_in2[12] => data_out.DATAA
data_in2[13] => data_out.DATAA
data_in2[14] => data_out.DATAA
data_in2[15] => data_out.DATAA
data_in2[16] => data_out.DATAA
data_in2[17] => data_out.DATAA
data_in2[18] => data_out.DATAA
data_in2[19] => data_out.DATAA
data_in2[20] => data_out.DATAA
data_in2[21] => data_out.DATAA
data_in2[22] => data_out.DATAA
data_in2[23] => data_out.DATAA
data_in2[24] => data_out.DATAA
data_in2[25] => data_out.DATAA
data_in2[26] => data_out.DATAA
data_in2[27] => data_out.DATAA
data_in2[28] => data_out.DATAA
data_in2[29] => data_out.DATAA
data_in2[30] => data_out.DATAA
data_in2[31] => data_out.DATAA
data_in2[32] => data_out.DATAA
data_in2[33] => data_out.DATAA
data_in2[34] => data_out.DATAA
data_in2[35] => data_out.DATAA
data_in2[36] => data_out.DATAA
data_in2[37] => data_out.DATAA
data_in2[38] => data_out.DATAA
data_in2[39] => data_out.DATAA
data_in2[40] => data_out.DATAA
data_in2[41] => data_out.DATAA
data_in2[42] => data_out.DATAA
data_in2[43] => data_out.DATAA
data_in2[44] => data_out.DATAA
data_in2[45] => data_out.DATAA
data_in2[46] => data_out.DATAA
data_in2[47] => data_out.DATAA
data_in2[48] => data_out.DATAA
data_in2[49] => data_out.DATAA
data_in2[50] => data_out.DATAA
data_in2[51] => data_out.DATAA
data_in2[52] => data_out.DATAA
data_in2[53] => data_out.DATAA
data_in2[54] => data_out.DATAA
data_in2[55] => data_out.DATAA
data_in2[56] => data_out.DATAA
data_in2[57] => data_out.DATAA
data_in2[58] => data_out.DATAA
data_in2[59] => data_out.DATAA
data_in2[60] => data_out.DATAA
data_in2[61] => data_out.DATAA
data_in2[62] => data_out.DATAA
data_in2[63] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|Reg:fullmode_reg
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in1[8] => data_out.DATAB
data_in1[9] => data_out.DATAB
data_in1[10] => data_out.DATAB
data_in1[11] => data_out.DATAB
data_in1[12] => data_out.DATAB
data_in1[13] => data_out.DATAB
data_in1[14] => data_out.DATAB
data_in1[15] => data_out.DATAB
data_in1[16] => data_out.DATAB
data_in1[17] => data_out.DATAB
data_in1[18] => data_out.DATAB
data_in1[19] => data_out.DATAB
data_in1[20] => data_out.DATAB
data_in1[21] => data_out.DATAB
data_in1[22] => data_out.DATAB
data_in1[23] => data_out.DATAB
data_in1[24] => data_out.DATAB
data_in1[25] => data_out.DATAB
data_in1[26] => data_out.DATAB
data_in1[27] => data_out.DATAB
data_in1[28] => data_out.DATAB
data_in1[29] => data_out.DATAB
data_in1[30] => data_out.DATAB
data_in1[31] => data_out.DATAB
data_in1[32] => data_out.DATAB
data_in1[33] => data_out.DATAB
data_in1[34] => data_out.DATAB
data_in1[35] => data_out.DATAB
data_in1[36] => data_out.DATAB
data_in1[37] => data_out.DATAB
data_in1[38] => data_out.DATAB
data_in1[39] => data_out.DATAB
data_in1[40] => data_out.DATAB
data_in1[41] => data_out.DATAB
data_in1[42] => data_out.DATAB
data_in1[43] => data_out.DATAB
data_in1[44] => data_out.DATAB
data_in1[45] => data_out.DATAB
data_in1[46] => data_out.DATAB
data_in1[47] => data_out.DATAB
data_in1[48] => data_out.DATAB
data_in1[49] => data_out.DATAB
data_in1[50] => data_out.DATAB
data_in1[51] => data_out.DATAB
data_in1[52] => data_out.DATAB
data_in1[53] => data_out.DATAB
data_in1[54] => data_out.DATAB
data_in1[55] => data_out.DATAB
data_in1[56] => data_out.DATAB
data_in1[57] => data_out.DATAB
data_in1[58] => data_out.DATAB
data_in1[59] => data_out.DATAB
data_in1[60] => data_out.DATAB
data_in1[61] => data_out.DATAB
data_in1[62] => data_out.DATAB
data_in1[63] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_in2[8] => data_out.DATAA
data_in2[9] => data_out.DATAA
data_in2[10] => data_out.DATAA
data_in2[11] => data_out.DATAA
data_in2[12] => data_out.DATAA
data_in2[13] => data_out.DATAA
data_in2[14] => data_out.DATAA
data_in2[15] => data_out.DATAA
data_in2[16] => data_out.DATAA
data_in2[17] => data_out.DATAA
data_in2[18] => data_out.DATAA
data_in2[19] => data_out.DATAA
data_in2[20] => data_out.DATAA
data_in2[21] => data_out.DATAA
data_in2[22] => data_out.DATAA
data_in2[23] => data_out.DATAA
data_in2[24] => data_out.DATAA
data_in2[25] => data_out.DATAA
data_in2[26] => data_out.DATAA
data_in2[27] => data_out.DATAA
data_in2[28] => data_out.DATAA
data_in2[29] => data_out.DATAA
data_in2[30] => data_out.DATAA
data_in2[31] => data_out.DATAA
data_in2[32] => data_out.DATAA
data_in2[33] => data_out.DATAA
data_in2[34] => data_out.DATAA
data_in2[35] => data_out.DATAA
data_in2[36] => data_out.DATAA
data_in2[37] => data_out.DATAA
data_in2[38] => data_out.DATAA
data_in2[39] => data_out.DATAA
data_in2[40] => data_out.DATAA
data_in2[41] => data_out.DATAA
data_in2[42] => data_out.DATAA
data_in2[43] => data_out.DATAA
data_in2[44] => data_out.DATAA
data_in2[45] => data_out.DATAA
data_in2[46] => data_out.DATAA
data_in2[47] => data_out.DATAA
data_in2[48] => data_out.DATAA
data_in2[49] => data_out.DATAA
data_in2[50] => data_out.DATAA
data_in2[51] => data_out.DATAA
data_in2[52] => data_out.DATAA
data_in2[53] => data_out.DATAA
data_in2[54] => data_out.DATAA
data_in2[55] => data_out.DATAA
data_in2[56] => data_out.DATAA
data_in2[57] => data_out.DATAA
data_in2[58] => data_out.DATAA
data_in2[59] => data_out.DATAA
data_in2[60] => data_out.DATAA
data_in2[61] => data_out.DATAA
data_in2[62] => data_out.DATAA
data_in2[63] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|Reg:dataxtea_reg
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in1[4] => data_out.DATAB
data_in1[5] => data_out.DATAB
data_in1[6] => data_out.DATAB
data_in1[7] => data_out.DATAB
data_in1[8] => data_out.DATAB
data_in1[9] => data_out.DATAB
data_in1[10] => data_out.DATAB
data_in1[11] => data_out.DATAB
data_in1[12] => data_out.DATAB
data_in1[13] => data_out.DATAB
data_in1[14] => data_out.DATAB
data_in1[15] => data_out.DATAB
data_in1[16] => data_out.DATAB
data_in1[17] => data_out.DATAB
data_in1[18] => data_out.DATAB
data_in1[19] => data_out.DATAB
data_in1[20] => data_out.DATAB
data_in1[21] => data_out.DATAB
data_in1[22] => data_out.DATAB
data_in1[23] => data_out.DATAB
data_in1[24] => data_out.DATAB
data_in1[25] => data_out.DATAB
data_in1[26] => data_out.DATAB
data_in1[27] => data_out.DATAB
data_in1[28] => data_out.DATAB
data_in1[29] => data_out.DATAB
data_in1[30] => data_out.DATAB
data_in1[31] => data_out.DATAB
data_in1[32] => data_out.DATAB
data_in1[33] => data_out.DATAB
data_in1[34] => data_out.DATAB
data_in1[35] => data_out.DATAB
data_in1[36] => data_out.DATAB
data_in1[37] => data_out.DATAB
data_in1[38] => data_out.DATAB
data_in1[39] => data_out.DATAB
data_in1[40] => data_out.DATAB
data_in1[41] => data_out.DATAB
data_in1[42] => data_out.DATAB
data_in1[43] => data_out.DATAB
data_in1[44] => data_out.DATAB
data_in1[45] => data_out.DATAB
data_in1[46] => data_out.DATAB
data_in1[47] => data_out.DATAB
data_in1[48] => data_out.DATAB
data_in1[49] => data_out.DATAB
data_in1[50] => data_out.DATAB
data_in1[51] => data_out.DATAB
data_in1[52] => data_out.DATAB
data_in1[53] => data_out.DATAB
data_in1[54] => data_out.DATAB
data_in1[55] => data_out.DATAB
data_in1[56] => data_out.DATAB
data_in1[57] => data_out.DATAB
data_in1[58] => data_out.DATAB
data_in1[59] => data_out.DATAB
data_in1[60] => data_out.DATAB
data_in1[61] => data_out.DATAB
data_in1[62] => data_out.DATAB
data_in1[63] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_in2[4] => data_out.DATAA
data_in2[5] => data_out.DATAA
data_in2[6] => data_out.DATAA
data_in2[7] => data_out.DATAA
data_in2[8] => data_out.DATAA
data_in2[9] => data_out.DATAA
data_in2[10] => data_out.DATAA
data_in2[11] => data_out.DATAA
data_in2[12] => data_out.DATAA
data_in2[13] => data_out.DATAA
data_in2[14] => data_out.DATAA
data_in2[15] => data_out.DATAA
data_in2[16] => data_out.DATAA
data_in2[17] => data_out.DATAA
data_in2[18] => data_out.DATAA
data_in2[19] => data_out.DATAA
data_in2[20] => data_out.DATAA
data_in2[21] => data_out.DATAA
data_in2[22] => data_out.DATAA
data_in2[23] => data_out.DATAA
data_in2[24] => data_out.DATAA
data_in2[25] => data_out.DATAA
data_in2[26] => data_out.DATAA
data_in2[27] => data_out.DATAA
data_in2[28] => data_out.DATAA
data_in2[29] => data_out.DATAA
data_in2[30] => data_out.DATAA
data_in2[31] => data_out.DATAA
data_in2[32] => data_out.DATAA
data_in2[33] => data_out.DATAA
data_in2[34] => data_out.DATAA
data_in2[35] => data_out.DATAA
data_in2[36] => data_out.DATAA
data_in2[37] => data_out.DATAA
data_in2[38] => data_out.DATAA
data_in2[39] => data_out.DATAA
data_in2[40] => data_out.DATAA
data_in2[41] => data_out.DATAA
data_in2[42] => data_out.DATAA
data_in2[43] => data_out.DATAA
data_in2[44] => data_out.DATAA
data_in2[45] => data_out.DATAA
data_in2[46] => data_out.DATAA
data_in2[47] => data_out.DATAA
data_in2[48] => data_out.DATAA
data_in2[49] => data_out.DATAA
data_in2[50] => data_out.DATAA
data_in2[51] => data_out.DATAA
data_in2[52] => data_out.DATAA
data_in2[53] => data_out.DATAA
data_in2[54] => data_out.DATAA
data_in2[55] => data_out.DATAA
data_in2[56] => data_out.DATAA
data_in2[57] => data_out.DATAA
data_in2[58] => data_out.DATAA
data_in2[59] => data_out.DATAA
data_in2[60] => data_out.DATAA
data_in2[61] => data_out.DATAA
data_in2[62] => data_out.DATAA
data_in2[63] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[36] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[37] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[38] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[39] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[40] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[41] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[42] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[43] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[44] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[45] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[46] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[47] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[48] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[49] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[50] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[51] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[52] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[53] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[54] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[55] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[56] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[57] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[58] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[59] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[60] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[61] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[62] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[63] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MUX2Data:mux2data_inst
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MUX2Data:datasend_mux_inst
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
selector => data_out.OUTPUTSELECT
data_in1[0] => data_out.DATAB
data_in1[1] => data_out.DATAB
data_in1[2] => data_out.DATAB
data_in1[3] => data_out.DATAB
data_in2[0] => data_out.DATAA
data_in2[1] => data_out.DATAA
data_in2[2] => data_out.DATAA
data_in2[3] => data_out.DATAA
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|MUX4Data:datatext_mux_inst
clock => ram~40.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => ram~39.CLK
clock => temp_data[0].CLK
clock => temp_data[1].CLK
clock => temp_data[2].CLK
clock => temp_data[3].CLK
clock => temp_data[4].CLK
clock => temp_data[5].CLK
clock => temp_data[6].CLK
clock => temp_data[7].CLK
clock => temp_data[8].CLK
clock => temp_data[9].CLK
clock => temp_data[10].CLK
clock => temp_data[11].CLK
clock => temp_data[12].CLK
clock => temp_data[13].CLK
clock => temp_data[14].CLK
clock => temp_data[15].CLK
clock => temp_data[16].CLK
clock => temp_data[17].CLK
clock => temp_data[18].CLK
clock => temp_data[19].CLK
clock => temp_data[20].CLK
clock => temp_data[21].CLK
clock => temp_data[22].CLK
clock => temp_data[23].CLK
clock => temp_data[24].CLK
clock => temp_data[25].CLK
clock => temp_data[26].CLK
clock => temp_data[27].CLK
clock => temp_data[28].CLK
clock => temp_data[29].CLK
clock => temp_data[30].CLK
clock => temp_data[31].CLK
clock => ram.CLK0
enable_write => ram~40.DATAIN
enable_write => ram.WE
memory_address[0] => ram~7.DATAIN
memory_address[0] => ram.WADDR
memory_address[0] => ram.RADDR
memory_address[1] => ram~6.DATAIN
memory_address[1] => ram.WADDR1
memory_address[1] => ram.RADDR1
memory_address[2] => ram~5.DATAIN
memory_address[2] => ram.WADDR2
memory_address[2] => ram.RADDR2
memory_address[3] => ram~4.DATAIN
memory_address[3] => ram.WADDR3
memory_address[3] => ram.RADDR3
memory_address[4] => ram~3.DATAIN
memory_address[4] => ram.WADDR4
memory_address[4] => ram.RADDR4
memory_address[5] => ram~2.DATAIN
memory_address[5] => ram.WADDR5
memory_address[5] => ram.RADDR5
memory_address[6] => ram~1.DATAIN
memory_address[6] => ram.WADDR6
memory_address[6] => ram.RADDR6
memory_address[7] => ram~0.DATAIN
memory_address[7] => ram.WADDR7
memory_address[7] => ram.RADDR7
memory_write[0] => ram~39.DATAIN
memory_write[0] => ram.DATAIN
memory_write[1] => ram~38.DATAIN
memory_write[1] => ram.DATAIN1
memory_write[2] => ram~37.DATAIN
memory_write[2] => ram.DATAIN2
memory_write[3] => ram~36.DATAIN
memory_write[3] => ram.DATAIN3
memory_write[4] => ram~35.DATAIN
memory_write[4] => ram.DATAIN4
memory_write[5] => ram~34.DATAIN
memory_write[5] => ram.DATAIN5
memory_write[6] => ram~33.DATAIN
memory_write[6] => ram.DATAIN6
memory_write[7] => ram~32.DATAIN
memory_write[7] => ram.DATAIN7
memory_write[8] => ram~31.DATAIN
memory_write[8] => ram.DATAIN8
memory_write[9] => ram~30.DATAIN
memory_write[9] => ram.DATAIN9
memory_write[10] => ram~29.DATAIN
memory_write[10] => ram.DATAIN10
memory_write[11] => ram~28.DATAIN
memory_write[11] => ram.DATAIN11
memory_write[12] => ram~27.DATAIN
memory_write[12] => ram.DATAIN12
memory_write[13] => ram~26.DATAIN
memory_write[13] => ram.DATAIN13
memory_write[14] => ram~25.DATAIN
memory_write[14] => ram.DATAIN14
memory_write[15] => ram~24.DATAIN
memory_write[15] => ram.DATAIN15
memory_write[16] => ram~23.DATAIN
memory_write[16] => ram.DATAIN16
memory_write[17] => ram~22.DATAIN
memory_write[17] => ram.DATAIN17
memory_write[18] => ram~21.DATAIN
memory_write[18] => ram.DATAIN18
memory_write[19] => ram~20.DATAIN
memory_write[19] => ram.DATAIN19
memory_write[20] => ram~19.DATAIN
memory_write[20] => ram.DATAIN20
memory_write[21] => ram~18.DATAIN
memory_write[21] => ram.DATAIN21
memory_write[22] => ram~17.DATAIN
memory_write[22] => ram.DATAIN22
memory_write[23] => ram~16.DATAIN
memory_write[23] => ram.DATAIN23
memory_write[24] => ram~15.DATAIN
memory_write[24] => ram.DATAIN24
memory_write[25] => ram~14.DATAIN
memory_write[25] => ram.DATAIN25
memory_write[26] => ram~13.DATAIN
memory_write[26] => ram.DATAIN26
memory_write[27] => ram~12.DATAIN
memory_write[27] => ram.DATAIN27
memory_write[28] => ram~11.DATAIN
memory_write[28] => ram.DATAIN28
memory_write[29] => ram~10.DATAIN
memory_write[29] => ram.DATAIN29
memory_write[30] => ram~9.DATAIN
memory_write[30] => ram.DATAIN30
memory_write[31] => ram~8.DATAIN
memory_write[31] => ram.DATAIN31
memory_read[0] <= temp_data[0].DB_MAX_OUTPUT_PORT_TYPE
memory_read[1] <= temp_data[1].DB_MAX_OUTPUT_PORT_TYPE
memory_read[2] <= temp_data[2].DB_MAX_OUTPUT_PORT_TYPE
memory_read[3] <= temp_data[3].DB_MAX_OUTPUT_PORT_TYPE
memory_read[4] <= temp_data[4].DB_MAX_OUTPUT_PORT_TYPE
memory_read[5] <= temp_data[5].DB_MAX_OUTPUT_PORT_TYPE
memory_read[6] <= temp_data[6].DB_MAX_OUTPUT_PORT_TYPE
memory_read[7] <= temp_data[7].DB_MAX_OUTPUT_PORT_TYPE
memory_read[8] <= temp_data[8].DB_MAX_OUTPUT_PORT_TYPE
memory_read[9] <= temp_data[9].DB_MAX_OUTPUT_PORT_TYPE
memory_read[10] <= temp_data[10].DB_MAX_OUTPUT_PORT_TYPE
memory_read[11] <= temp_data[11].DB_MAX_OUTPUT_PORT_TYPE
memory_read[12] <= temp_data[12].DB_MAX_OUTPUT_PORT_TYPE
memory_read[13] <= temp_data[13].DB_MAX_OUTPUT_PORT_TYPE
memory_read[14] <= temp_data[14].DB_MAX_OUTPUT_PORT_TYPE
memory_read[15] <= temp_data[15].DB_MAX_OUTPUT_PORT_TYPE
memory_read[16] <= temp_data[16].DB_MAX_OUTPUT_PORT_TYPE
memory_read[17] <= temp_data[17].DB_MAX_OUTPUT_PORT_TYPE
memory_read[18] <= temp_data[18].DB_MAX_OUTPUT_PORT_TYPE
memory_read[19] <= temp_data[19].DB_MAX_OUTPUT_PORT_TYPE
memory_read[20] <= temp_data[20].DB_MAX_OUTPUT_PORT_TYPE
memory_read[21] <= temp_data[21].DB_MAX_OUTPUT_PORT_TYPE
memory_read[22] <= temp_data[22].DB_MAX_OUTPUT_PORT_TYPE
memory_read[23] <= temp_data[23].DB_MAX_OUTPUT_PORT_TYPE
memory_read[24] <= temp_data[24].DB_MAX_OUTPUT_PORT_TYPE
memory_read[25] <= temp_data[25].DB_MAX_OUTPUT_PORT_TYPE
memory_read[26] <= temp_data[26].DB_MAX_OUTPUT_PORT_TYPE
memory_read[27] <= temp_data[27].DB_MAX_OUTPUT_PORT_TYPE
memory_read[28] <= temp_data[28].DB_MAX_OUTPUT_PORT_TYPE
memory_read[29] <= temp_data[29].DB_MAX_OUTPUT_PORT_TYPE
memory_read[30] <= temp_data[30].DB_MAX_OUTPUT_PORT_TYPE
memory_read[31] <= temp_data[31].DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|ClockDiv:clockdiv_inst
clock_in => internal_clock.CLK
clock_in => count[0].CLK
clock_in => count[1].CLK
clock_in => count[2].CLK
clock_in => count[3].CLK
clock_in => count[4].CLK
clock_in => count[5].CLK
clock_in => count[6].CLK
clock_in => count[7].CLK
clock_in => count[8].CLK
clock_in => count[9].CLK
clock_in => count[10].CLK
clock_in => count[11].CLK
clock_in => count[12].CLK
clock_in => count[13].CLK
clock_in => count[14].CLK
clock_in => count[15].CLK
clock_in => count[16].CLK
clock_in => count[17].CLK
clock_in => count[18].CLK
clock_in => count[19].CLK
clock_in => count[20].CLK
clock_in => count[21].CLK
clock_in => count[22].CLK
clock_in => count[23].CLK
clock_in => count[24].CLK
clock_in => count[25].CLK
clock_in => count[26].CLK
clock_in => count[27].CLK
clock_in => count[28].CLK
clock_in => count[29].CLK
clock_in => count[30].CLK
clock_out <= internal_clock.DB_MAX_OUTPUT_PORT_TYPE


|DummyTopLevel|Controller:controller_inst
clock => xtea_done_buffer.CLK
clock => dataxtea_enable~reg0.CLK
clock => max_textrom_index[0].CLK
clock => max_textrom_index[1].CLK
clock => max_textrom_index[2].CLK
clock => selector_datatext[0]~reg0.CLK
clock => selector_datatext[1]~reg0.CLK
clock => send_done_buffer.CLK
clock => cont_send_convert~reg0.CLK
clock => selector_datasend~reg0.CLK
clock => selector_dataread~reg0.CLK
clock => selector_dataidentifier~reg0.CLK
clock => store_datatype_buffer[0].CLK
clock => store_datatype_buffer[1].CLK
clock => store_checkout_buffer[0].CLK
clock => store_checkout_buffer[1].CLK
clock => store_checkout_buffer[2].CLK
clock => store_checkout_buffer[3].CLK
clock => store_checkout_buffer[4].CLK
clock => store_checkout_buffer[5].CLK
clock => store_checkout_buffer[6].CLK
clock => store_checkout_buffer[7].CLK
clock => maxadd_enable~reg0.CLK
clock => selector_datawrite~reg0.CLK
clock => ccounter_enable~reg0.CLK
clock => force_address[0]~reg0.CLK
clock => force_address[1]~reg0.CLK
clock => force_enable~reg0.CLK
clock => send_counter[0].CLK
clock => send_counter[1].CLK
clock => send_counter[2].CLK
clock => enable_write~reg0.CLK
clock => i_spulse_trigger.CLK
clock => i_xpulse_trigger.CLK
clock => i_countup_trigger.CLK
clock => i_ccounter_reset.CLK
clock => xtea_pulse_enable~reg0.CLK
clock => sender_pulse_enable~reg0.CLK
clock => controller_nstate~10.DATAIN
clock => controller_cstate~1.DATAIN
nreset => controller_cstate~3.DATAIN
enable => controller_nstate.sending_results.OUTPUTSELECT
enable => controller_nstate.reading_results.OUTPUTSELECT
enable => controller_nstate.storing_xtea.OUTPUTSELECT
enable => controller_nstate.processing_xtea.OUTPUTSELECT
enable => controller_nstate.starting_xtea.OUTPUTSELECT
enable => controller_nstate.setup_xtea.OUTPUTSELECT
enable => controller_nstate.sending_message.OUTPUTSELECT
enable => controller_nstate.reading_serial.OUTPUTSELECT
enable => controller_nstate.idle.OUTPUTSELECT
enable => selector_datatext[0]~reg0.ENA
enable => max_textrom_index[2].ENA
enable => max_textrom_index[1].ENA
enable => max_textrom_index[0].ENA
enable => dataxtea_enable~reg0.ENA
enable => xtea_done_buffer.ENA
enable => selector_datatext[1]~reg0.ENA
enable => send_done_buffer.ENA
enable => cont_send_convert~reg0.ENA
enable => selector_datasend~reg0.ENA
enable => selector_dataread~reg0.ENA
enable => selector_dataidentifier~reg0.ENA
enable => store_datatype_buffer[0].ENA
enable => store_datatype_buffer[1].ENA
enable => store_checkout_buffer[0].ENA
enable => store_checkout_buffer[1].ENA
enable => store_checkout_buffer[2].ENA
enable => store_checkout_buffer[3].ENA
enable => store_checkout_buffer[4].ENA
enable => store_checkout_buffer[5].ENA
enable => store_checkout_buffer[6].ENA
enable => store_checkout_buffer[7].ENA
enable => maxadd_enable~reg0.ENA
enable => selector_datawrite~reg0.ENA
enable => ccounter_enable~reg0.ENA
enable => force_address[0]~reg0.ENA
enable => force_address[1]~reg0.ENA
enable => force_enable~reg0.ENA
enable => send_counter[0].ENA
enable => send_counter[1].ENA
enable => send_counter[2].ENA
enable => enable_write~reg0.ENA
enable => i_spulse_trigger.ENA
enable => i_xpulse_trigger.ENA
enable => i_countup_trigger.ENA
enable => i_ccounter_reset.ENA
enable => xtea_pulse_enable~reg0.ENA
enable => sender_pulse_enable~reg0.ENA
reader_running => controller_nstate.DATAB
reader_running => controller_nstate.DATAB
sender_running => ~NO_FANOUT~
read_done => controller_nstate.DATAA
read_done => maxadd_enable.DATAA
read_done => controller_nstate.DATAA
send_done => fsm_controller.IN1
send_done => send_done_buffer.DATAB
cont_send_convert <= cont_send_convert~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_datatype[0] => store_datatype_buffer.DATAB
store_datatype[0] => Equal0.IN3
store_datatype[1] => store_datatype_buffer.DATAB
store_datatype[1] => Equal0.IN2
store_checkout => store_checkout_buffer.DATAB
force_enable <= force_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
force_address[0] <= force_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
force_address[1] <= force_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_atmax => controller_nstate.DATAB
address_atmax => controller_nstate.DATAB
address_atmax => i_countup_trigger.OUTPUTSELECT
address_atmax => force_enable.OUTPUTSELECT
address_atmax => force_address.OUTPUTSELECT
address_atmax => force_address.OUTPUTSELECT
address_atmax => controller_nstate.DATAB
address_atmax => controller_nstate.DATAB
maxadd_enable <= maxadd_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
xtea_done => fsm_controller.IN1
xtea_done => xtea_done_buffer.DATAB
dataxtea_enable <= dataxtea_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont_xtea_mode => Selector26.IN1
selector_datawrite <= selector_datawrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_dataread <= selector_dataread~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_datasend <= selector_datasend~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_datatext[0] <= selector_datatext[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_datatext[1] <= selector_datatext[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selector_dataidentifier <= selector_dataidentifier~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_pulse_enable <= sender_pulse_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
sender_pulse_trigger <= i_spulse_trigger.DB_MAX_OUTPUT_PORT_TYPE
xtea_pulse_enable <= xtea_pulse_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
xtea_pulse_trigger <= i_xpulse_trigger.DB_MAX_OUTPUT_PORT_TYPE
countup_pulse_trigger <= i_countup_trigger.DB_MAX_OUTPUT_PORT_TYPE
ccounter_enable <= ccounter_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccounter_reset <= i_ccounter_reset.DB_MAX_OUTPUT_PORT_TYPE
ccounter_out[0] => LessThan1.IN12
ccounter_out[0] => Equal7.IN1
ccounter_out[1] => LessThan1.IN11
ccounter_out[1] => Equal7.IN5
ccounter_out[2] => LessThan1.IN10
ccounter_out[2] => Equal7.IN0
ccounter_out[3] => LessThan1.IN9
ccounter_out[3] => Equal7.IN4
ccounter_out[4] => LessThan1.IN8
ccounter_out[4] => Equal7.IN3
ccounter_out[5] => LessThan1.IN7
ccounter_out[5] => Equal7.IN2
rom_index_counter[0] <= send_counter[0].DB_MAX_OUTPUT_PORT_TYPE
rom_index_counter[1] <= send_counter[1].DB_MAX_OUTPUT_PORT_TYPE
rom_index_counter[2] <= send_counter[2].DB_MAX_OUTPUT_PORT_TYPE
error_format => controller_nstate.OUTPUTSELECT
error_format => controller_nstate.OUTPUTSELECT
error_format => enable_write.OUTPUTSELECT
error_format => maxadd_enable.OUTPUTSELECT
error_format => selector_datatext.OUTPUTSELECT
error_format => selector_datatext.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => controller_nstate.DATAA
error_format => Selector16.IN8
error_format => selector_datatext.OUTPUTSELECT
error_format => selector_datatext.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => max_textrom_index.OUTPUTSELECT
error_format => fsm_controller.IN0
error_format => controller_nstate.DATAA
error_storage => selector_datatext.OUTPUTSELECT
error_storage => selector_datatext.OUTPUTSELECT
error_storage => max_textrom_index.OUTPUTSELECT
error_storage => max_textrom_index.OUTPUTSELECT
error_storage => max_textrom_index.OUTPUTSELECT
error_storage => fsm_controller.IN1
error_busy <= <GND>
convert_signal => ~NO_FANOUT~


