<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Embedded-System-Library (STM32F7xx): Src/MCU/STM32F7xx/Src/DSI.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Embedded-System-Library (STM32F7xx)
   &#160;<span id="projectnumber">2.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_d_s_i_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">DSI.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_d_s_i_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*******************************************************************</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span><span class="comment">//*******************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef _DSI_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define _DSI_H</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//*******************************************************************</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="lib_8h.html">lib.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_l_t_d_c_8h.html">LTDC.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*******************************************************************</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classc_hw_d_s_i.html">   26</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classc_hw_d_s_i.html">cHwDSI</a></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;{</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="comment">//---------------------------------------------------------------</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <a class="code" href="classc_hw_d_s_i.html">cHwDSI</a>( uint32_t startAddr )</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    : hwLTDC( startAddr )</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    {</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                        <span class="comment">// Enable clock and reset-cycle</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;                        RCC-&gt;APB2ENR  |=  RCC_APB2ENR_DSIEN;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;                        RCC-&gt;APB2RSTR |=  RCC_APB2RSTR_DSIRST;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                        RCC-&gt;APB2RSTR &amp;= ~RCC_APB2RSTR_DSIRST;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                }</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    </div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                <span class="comment">//-----------------------------------------------------------------</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                <span class="keywordtype">void</span> Init( WORD Hsize, WORD Vsize, <span class="keywordtype">bool</span> useLTDC )</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                        DSI-&gt;WCR   &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#ga4f8370f2494d02034c4f9804b016669f">DSI_WCR_DSIEN</a>;   <span class="comment">// Wrapper disable</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                        DSI-&gt;CR    &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#gac68ad8c3542ffce9e90f7c4d0200f08c">DSI_CR_EN</a>;       <span class="comment">// DSI disable</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                        DSI-&gt;PCTLR &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#ga68b6e369058fd1a2759aee05ea39e529">DSI_PCTLR_CKE</a>;   <span class="comment">// D-PHY clock disable</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                        DSI-&gt;PCTLR &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#ga18ce6e77e682454528715f30c6739a8a">DSI_PCTLR_DEN</a>;   <span class="comment">// Digital disable</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                        DSI-&gt;WRPCR &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#gacc3dfe78db82ea9b1365de4bf9d63c00">DSI_WRPCR_PLLEN</a>; <span class="comment">// PLL disable</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                        DSI-&gt;WRPCR &amp;= ~<a class="code" href="group___peripheral___registers___bits___definition.html#ga36c0de05d2c99f9fd998b424f41f65d5">DSI_WRPCR_REGEN</a>; <span class="comment">// Regulator disable</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                       </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                        <span class="comment">// Turn on the regulator and enable the DSI PLL</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                        <span class="comment">//---------------------------------------------</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                        DSI-&gt;WRPCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga36c0de05d2c99f9fd998b424f41f65d5">DSI_WRPCR_REGEN</a>; <span class="comment">// Regulator Enable</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                        <span class="comment">// TODO: timeout</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                        <span class="keywordflow">while</span>( !(DSI-&gt;WISR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga12edd1340d4eb79dc1d39174acd345ec">DSI_WISR_RRS</a>) ); <span class="comment">// Wait until the regulator is ready</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                        </div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                        <span class="comment">// Clear and set the PLL division factors </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                        <span class="comment">// WRPCR -  Wrapper Regulator and PLL Control Register </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                        <span class="comment">//</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                        <span class="comment">// Calculation: (see: Reference Manual, DocID028270, page 664 and 737)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                        <span class="comment">//   F_VCO = (CLKIN / IDF) * 2 * NDIV, </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;      <span class="comment">//   F_PHI = F_VCO /(2 * 2^ODF ) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                        <span class="comment">// =&gt;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                        <span class="comment">//   F_PHI = (_HSE_CLK / IDF) * NDIV /(2^ODF) * kHz</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                        <span class="comment">// </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                        <span class="comment">// here: _HSE_CLK = 25000, NDIV=100, IDF=5; ODF=0 </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                        <span class="comment">//       =&gt; F_PHI = 25E3/5*100/(2^0)*kHz = 500 MHz</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;          <span class="keywordtype">double</span> F_PHI = 500E6; <span class="comment">/*Hz*/</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                        </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                        DSI-&gt;WRPCR &amp;= ~( <a class="code" href="group___peripheral___registers___bits___definition.html#ga91c2161d5ff752208335074e81ec242f">DSI_WRPCR_PLL_NDIV</a> </div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                                                                 | <a class="code" href="group___peripheral___registers___bits___definition.html#gad31e3829ad6385c0cf3cce682b09f6ef">DSI_WRPCR_PLL_IDF</a> </div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                                                                 | <a class="code" href="group___peripheral___registers___bits___definition.html#ga224620f28630e51b8d8da756b2613e12">DSI_WRPCR_PLL_ODF</a> );</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                        DSI-&gt;WRPCR |=  ( (100 &lt;&lt;  2)   <span class="comment">// PLL N-Div</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                                                                 | (5   &lt;&lt; 11)   <span class="comment">// PLL IDF</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                                                                 | (0   &lt;&lt; 16)); <span class="comment">// PLL ODF</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                </div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                        DSI-&gt;WRPCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gacc3dfe78db82ea9b1365de4bf9d63c00">DSI_WRPCR_PLLEN</a>; <span class="comment">// PLL Enable</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                        <span class="comment">// TODO: timeout        </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                        <span class="keywordflow">while</span>( !(DSI-&gt;WISR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gade7d2a2069da112a2b36e176bd35bdc0">DSI_WISR_PLLLS</a>) ); <span class="comment">// Wait for the lock of the PLL</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                        </div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <span class="comment">// Set Host PHY</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                        <span class="comment">//-------------</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                        <span class="comment">// D-PHY clock and digital lane</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                        DSI-&gt;PCTLR  = ( <a class="code" href="group___peripheral___registers___bits___definition.html#ga68b6e369058fd1a2759aee05ea39e529">DSI_PCTLR_CKE</a>    <span class="comment">// Clock Enable</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                                                                | <a class="code" href="group___peripheral___registers___bits___definition.html#ga18ce6e77e682454528715f30c6739a8a">DSI_PCTLR_DEN</a> ); <span class="comment">// Digital Enable</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;          </div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                        <span class="comment">// Clock Lane Configuration</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                        DSI-&gt;CLCR  =  ( <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9072ddf9cb2ab01a5769a0f6bbe7664">DSI_CLCR_DPCC</a>    <span class="comment">// D-PHY Clock Control: High-Speed mode</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                      |!<a class="code" href="group___peripheral___registers___bits___definition.html#gaf26ff73875d53c3ac72854c71864e67c">DSI_CLCR_ACR</a> );  <span class="comment">// Automatic Clock lane Control: disabled</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                  <span class="comment">// Host PHY Configuration Register </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                        DSI-&gt;PCONFR  =  ( (10 &lt;&lt;8 )      <span class="comment">// Stop Wait Time: 10</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                        | 0x01 );        <span class="comment">// Number of Lanes: 2 </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                                                                        </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                        <span class="comment">// Set Clock configuration</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                        <span class="comment">//------------------------</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                        <span class="comment">// Clock Control register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      DSI-&gt;CCR  =  ( (0 &lt;&lt; 8)          <span class="comment">// Timeout Clock Division</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                     | (4 &lt;&lt; 0) );       <span class="comment">// TX Escape Clock Division</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;          </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                        <span class="comment">//  Wrapper PHY Configuration Register 0</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      DSI-&gt;WPCR[0] = (WORD)(1.0/(0.25E-9*F_PHI)); <span class="comment">// Unit Interval multiplied by 4</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                <span class="comment">// Disable all error interrupts</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                        DSI-&gt;IER[0] = 0;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                        DSI-&gt;IER[1] = 0;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                        <span class="comment">// Host mode Configuration Register </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      DSI-&gt;MCR = <a class="code" href="group___peripheral___registers___bits___definition.html#ga8e4112f3c3602dd72b83484ce4bae612">DSI_MCR_CMDM</a>; <span class="comment">// Command mode: Command</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                        </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                        <span class="comment">//  Wrapper     Configuration Register </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                        DSI-&gt;WCFGR  = ( <a class="code" href="group___peripheral___registers___bits___definition.html#gadab6a6ad815e53905bb24dc386b10343">DSI_WCFGR_DSIM</a>    <span class="comment">// Video transmission mode: Adapted Command mode</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                                                                | !<a class="code" href="group___peripheral___registers___bits___definition.html#ga8324bec90e6d5b151d9db4b5c302e55b">DSI_WCFGR_TESRC</a>  <span class="comment">// TE Source: DSI Link</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                                                                | !<a class="code" href="group___peripheral___registers___bits___definition.html#ga6a072a54fe0f7d5902f461a169a79364">DSI_WCFGR_TEPOL</a>  <span class="comment">// TE Polarity: rising edge</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                                                                | !<a class="code" href="group___peripheral___registers___bits___definition.html#gaeb0b204cc00e063cb458a4f120b4e438">DSI_WCFGR_AR</a>     <span class="comment">// Automatic Refresh: disable</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                                                                | !<a class="code" href="group___peripheral___registers___bits___definition.html#ga9eebbf467dc79404f30599e96583df10">DSI_WCFGR_VSPOL</a>  <span class="comment">// VSync Polarity: fallig edge</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                                                                | (0x05&lt;&lt;1) );      <span class="comment">// Color multiplexing used by DSI Host: 24 bit</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                                                                 </div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                        <span class="comment">// Host LTDC VCID Register </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                        DSI-&gt;LVCIDR = 0;                <span class="comment">// Virtual Channel ID</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  </div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                        <span class="comment">//  Host LTDC Polarity Configuration Register </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                        DSI-&gt;LPCR  =  (!<a class="code" href="group___peripheral___registers___bits___definition.html#ga3027390fb854b893c6bb6754a892781f">DSI_LPCR_DEP</a>    <span class="comment">// Data Enable Polarity: active high</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                      |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga127369d58058244ea3d016c3abd43836">DSI_LPCR_VSP</a>    <span class="comment">// VSYNC Polarity: shutdown pin active high</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                    |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga7707e575e587e64192cb6ca28607f8ae">DSI_LPCR_HSP</a> ); <span class="comment">// HSYNC Polarity: HSYNC pin active high</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                        <span class="comment">// Host LTDC Color Coding Register</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                        DSI-&gt;LCOLCR = ( !<a class="code" href="group___peripheral___registers___bits___definition.html#ga49bdbd63ebaf7995f7b0978b2c76d4fa">DSI_LCOLCR_LPE</a>  <span class="comment">// Loosely Packet Enable: disable</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                                                                | 0x05                   );<span class="comment">// Color Coding: 24 bit</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  </div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                        <span class="comment">// Host LTDC Command Configuration Register </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                        DSI-&gt;LCCR = Hsize; <span class="comment">// Command Size, max size for LTDC write memory command (pixel)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;   </div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                <span class="comment">// Host Command mode Configuration Register, </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                        <span class="comment">// select High-speed or Low-power mode:</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                        <span class="comment">// Enable Low-power command</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                        DSI-&gt;CMCR = ( <a class="code" href="group___peripheral___registers___bits___definition.html#ga042e16d076d9c62da41ee6d4906ca20d">DSI_CMCR_GSW0TX</a></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                                                        | <a class="code" href="group___peripheral___registers___bits___definition.html#gafa1f337a1e7ac088be31a9f2a61f4ad2">DSI_CMCR_GSW1TX</a> </div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                    |   <a class="code" href="group___peripheral___registers___bits___definition.html#ga584660cee46362755734bd0e9883284d">DSI_CMCR_GSW2TX</a> </div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                                                        | <a class="code" href="group___peripheral___registers___bits___definition.html#gaa903db3e77077ef3de1bc8582a28ade5">DSI_CMCR_GSR0TX</a>   </div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                                                        | <a class="code" href="group___peripheral___registers___bits___definition.html#gac4ae55af5054595b961da557b63c04f0">DSI_CMCR_GSR1TX</a>  </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                                                        | <a class="code" href="group___peripheral___registers___bits___definition.html#ga3e9e8011027f5265cb62aaf9cf4d0cd3">DSI_CMCR_GSR2TX</a>  </div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                                                        | <a class="code" href="group___peripheral___registers___bits___definition.html#ga7b26f5a7d0f486c7016e908731659da4">DSI_CMCR_GLWTX</a>      </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                                                        | <a class="code" href="group___peripheral___registers___bits___definition.html#ga7b26f5a7d0f486c7016e908731659da4">DSI_CMCR_GLWTX</a>  </div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                                                        | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4477c9a908c076ab54faa81d50b9bf2a">DSI_CMCR_DSW1TX</a> </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                                                        | <a class="code" href="group___peripheral___registers___bits___definition.html#gaaef15fba26b09dd5a2ec30c11aa37e85">DSI_CMCR_DSR0TX</a>   </div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                                                        | <a class="code" href="group___peripheral___registers___bits___definition.html#ga50cfd6e793d5c91d8116482fabd780af">DSI_CMCR_DLWTX</a>      </div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                                                        | 0   <span class="comment">// Maximum Read Packet Size: High-speed</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                                                        | 0); <span class="comment">// Acknowledge Request Enable: disable  </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                        <span class="keywordflow">if</span>( useLTDC )</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                        {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                hwLTDC.Init( Hsize, Vsize );</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                        }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                              </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                        <span class="comment">// DSI and wrapper enable</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                        DSI-&gt;CR  |= <a class="code" href="group___peripheral___registers___bits___definition.html#gac68ad8c3542ffce9e90f7c4d0200f08c">DSI_CR_EN</a>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                        DSI-&gt;WCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga4f8370f2494d02034c4f9804b016669f">DSI_WCR_DSIEN</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                        </div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                        <span class="comment">// Configure DSI PHY HS2LP and LP2HS timings</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                        <span class="comment">//------------------------------------------</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                        <span class="comment">// Host Clock Lane Timer Configuration Register</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                        <span class="comment">// </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <span class="comment">// see: https://www.keil.com/boards2/stmicroelectronics/stm32f746g_discovery, Keil.STM32F7xx_DFP.2.9.0.pack</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                        <span class="comment">//      &quot;But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="comment">//                         Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.&quot;</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                        DSI-&gt;CLTCR = ( (35 &lt;&lt;  0)    <span class="comment">// Low-Power to High-Speed Time</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                     | (35 &lt;&lt; 16) ); <span class="comment">// High-Speed to Low-Power Time</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  </div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                        <span class="comment">//  Host Data Lane Timer Configuration Register </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                        DSI-&gt;DLTCR = ( ( 0 &lt;&lt;  0 )   <span class="comment">// Maximum Read Time</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                                                         | (35 &lt;&lt; 16 )   <span class="comment">// Low-Power To High-Speed Time</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                                                         | (35 &lt;&lt; 24 ) );<span class="comment">// High-Speed To Low-Power Time</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                } <span class="comment">// end of init()</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">//---------------------------------------------------------------</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;          uint32_t startLTDC( WORD Hsize, WORD Vsize )</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;          {</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                        <span class="comment">// Host Command mode Configuration Register, </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                        <span class="comment">// select High-speed or Low-power mode</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                        <span class="comment">// Disable Low-power command</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                        DSI-&gt;CMCR = (!<a class="code" href="group___peripheral___registers___bits___definition.html#ga042e16d076d9c62da41ee6d4906ca20d">DSI_CMCR_GSW0TX</a></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                    |!<a class="code" href="group___peripheral___registers___bits___definition.html#gafa1f337a1e7ac088be31a9f2a61f4ad2">DSI_CMCR_GSW1TX</a> </div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga584660cee46362755734bd0e9883284d">DSI_CMCR_GSW2TX</a> </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#gaa903db3e77077ef3de1bc8582a28ade5">DSI_CMCR_GSR0TX</a>   </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#gac4ae55af5054595b961da557b63c04f0">DSI_CMCR_GSR1TX</a>  </div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga3e9e8011027f5265cb62aaf9cf4d0cd3">DSI_CMCR_GSR2TX</a>  </div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga7b26f5a7d0f486c7016e908731659da4">DSI_CMCR_GLWTX</a> </div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga7b26f5a7d0f486c7016e908731659da4">DSI_CMCR_GLWTX</a>  </div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga4477c9a908c076ab54faa81d50b9bf2a">DSI_CMCR_DSW1TX</a> </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#gaaef15fba26b09dd5a2ec30c11aa37e85">DSI_CMCR_DSR0TX</a>   </div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga50cfd6e793d5c91d8116482fabd780af">DSI_CMCR_DLWTX</a> </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                                                        | 0   <span class="comment">// Maximum Read Packet Size: High-speed</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                                                        | 0); <span class="comment">// Acknowledge Request Enable: disable</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                </div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                        <span class="comment">// Host Protocol Configuration Register </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                        DSI-&gt;PCR =  (!<a class="code" href="group___peripheral___registers___bits___definition.html#ga32ec2c9fcb4c6f81b7c4f3ae407d51fd">DSI_PCR_CRCRXE</a></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga7bbf08fa558692ff2b95dc46d68e2bee">DSI_PCR_ECCRXE</a></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                                                        | <a class="code" href="group___peripheral___registers___bits___definition.html#gab84237e059071fea54ad39e86ee273ac">DSI_PCR_BTAE</a></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#gabb7ba4a8879877d5bf8506dfe747cdfa">DSI_PCR_ETRXE</a></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                                                        |!<a class="code" href="group___peripheral___registers___bits___definition.html#ga2fda7155667fc35420e26d7ab723c4a1">DSI_PCR_ETTXE</a> );</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                        </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                        DisplayRefresh();</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                        </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                        <span class="keywordflow">return</span>( hwLTDC.LayerConfig(Hsize, Vsize) );</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                }</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="comment">//---------------------------------------------------------------</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                <span class="keyword">virtual</span> <span class="keywordtype">void</span> writeShort( uint8_t para0, uint8_t para1 )</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                {</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                        <span class="comment">// TODO: timeout        </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                        <span class="keywordflow">while</span>( !(DSI-&gt;GPSR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9921b82e80f4c9524d5145d58c76d41">DSI_GPSR_CMDFE</a>) ); <span class="comment">// Wait for Command FIFO Empty</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                        </div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                        <span class="comment">// Host Generic Header Configuration Register</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                        DSI-&gt;GHCR = ( 0x15                      <span class="comment">// data type: DCS Write Short Packet 1 Parameters </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                    | (              0 &lt;&lt;  6)   <span class="comment">// channel ID</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                    | ((uint32_t)para0 &lt;&lt;  8)   <span class="comment">// data</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                    | ((uint32_t)para1 &lt;&lt; 16) );<span class="comment">// data</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                }</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        </div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">//---------------------------------------------------------------</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                <span class="keyword">virtual</span> <span class="keywordtype">void</span> writeLong( uint8_t*para, uint32_t N )</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                        uint32_t n = 0;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                        <span class="comment">// TODO: timeout        </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                        <span class="keywordflow">while</span>( !(DSI-&gt;GPSR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9921b82e80f4c9524d5145d58c76d41">DSI_GPSR_CMDFE</a>) ); <span class="comment">// Wait for Command FIFO Empty</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                        <span class="comment">// TODO: Fehler,wenn N nicht durch 4 teilbar !!! Scheint aber nichts auszumachen ....</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                        <span class="comment">// Set the DCS code hexadecimal on payload byte 1, and the other parameters on the write FIFO command</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                        <span class="keywordflow">while</span>(n &lt; N)</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                        {</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                DSI-&gt;GPDR = (  (uint32_t)(*(para + n  ))</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                                                                | ((uint32_t)(*(para + n+1)) &lt;&lt;  8) </div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                                                                | ((uint32_t)(*(para + n+2)) &lt;&lt; 16) </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                                                                | ((uint32_t)(*(para + n+3)) &lt;&lt; 24) );</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                n += 4;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                        }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                        <span class="comment">// Host Generic Header Configuration Register</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                        DSI-&gt;GHCR = ( 0x39                 <span class="comment">// data type: DCS Write Long Packet</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                          | ( 0         &lt;&lt; 6)    <span class="comment">// Virtual channel ID </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                                      | ((N&amp;0xFFFF) &lt;&lt; 8) ); <span class="comment">// Word Count MSB+LSB</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                }</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="comment">//---------------------------------------------------------------</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                <span class="keywordtype">void</span> DisplayRefresh()</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                        DSI-&gt;WCR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gad51879d59c9b70933cfd38d61cbe3d32">DSI_WCR_LTDCEN</a>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                }</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <span class="keyword">private</span>:</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="comment">//---------------------------------------------------------------</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;          <a class="code" href="classc_hw_l_t_d_c.html">cHwLTDC</a> hwLTDC;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;          </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;};</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4f8370f2494d02034c4f9804b016669f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4f8370f2494d02034c4f9804b016669f">DSI_WCR_DSIEN</a></div><div class="ttdeci">#define DSI_WCR_DSIEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l20615">stm32f769xx.h:20615</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7b26f5a7d0f486c7016e908731659da4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7b26f5a7d0f486c7016e908731659da4">DSI_CMCR_GLWTX</a></div><div class="ttdeci">#define DSI_CMCR_GLWTX</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18826">stm32f769xx.h:18826</a></div></div>
<div class="ttc" id="classc_hw_d_s_i_html"><div class="ttname"><a href="classc_hw_d_s_i.html">cHwDSI</a></div><div class="ttdoc">... </div><div class="ttdef"><b>Definition:</b> <a href="_d_s_i_8h_source.html#l00026">DSI.h:26</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafa1f337a1e7ac088be31a9f2a61f4ad2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa1f337a1e7ac088be31a9f2a61f4ad2">DSI_CMCR_GSW1TX</a></div><div class="ttdeci">#define DSI_CMCR_GSW1TX</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18811">stm32f769xx.h:18811</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga68b6e369058fd1a2759aee05ea39e529"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga68b6e369058fd1a2759aee05ea39e529">DSI_PCTLR_CKE</a></div><div class="ttdeci">#define DSI_PCTLR_CKE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l19586">stm32f769xx.h:19586</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4477c9a908c076ab54faa81d50b9bf2a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4477c9a908c076ab54faa81d50b9bf2a">DSI_CMCR_DSW1TX</a></div><div class="ttdeci">#define DSI_CMCR_DSW1TX</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18832">stm32f769xx.h:18832</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga042e16d076d9c62da41ee6d4906ca20d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga042e16d076d9c62da41ee6d4906ca20d">DSI_CMCR_GSW0TX</a></div><div class="ttdeci">#define DSI_CMCR_GSW0TX</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18808">stm32f769xx.h:18808</a></div></div>
<div class="ttc" id="lib_8h_html"><div class="ttname"><a href="lib_8h.html">lib.h</a></div><div class="ttdoc">Library main include file. </div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabb7ba4a8879877d5bf8506dfe747cdfa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabb7ba4a8879877d5bf8506dfe747cdfa">DSI_PCR_ETRXE</a></div><div class="ttdeci">#define DSI_PCR_ETRXE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18255">stm32f769xx.h:18255</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa9921b82e80f4c9524d5145d58c76d41"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9921b82e80f4c9524d5145d58c76d41">DSI_GPSR_CMDFE</a></div><div class="ttdeci">#define DSI_GPSR_CMDFE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18984">stm32f769xx.h:18984</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad31e3829ad6385c0cf3cce682b09f6ef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad31e3829ad6385c0cf3cce682b09f6ef">DSI_WRPCR_PLL_IDF</a></div><div class="ttdeci">#define DSI_WRPCR_PLL_IDF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l21124">stm32f769xx.h:21124</a></div></div>
<div class="ttc" id="classc_hw_l_t_d_c_html"><div class="ttname"><a href="classc_hw_l_t_d_c.html">cHwLTDC</a></div><div class="ttdoc">... </div><div class="ttdef"><b>Definition:</b> <a href="_l_t_d_c_8h_source.html#l00022">LTDC.h:22</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8e4112f3c3602dd72b83484ce4bae612"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8e4112f3c3602dd72b83484ce4bae612">DSI_MCR_CMDM</a></div><div class="ttdeci">#define DSI_MCR_CMDM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18280">stm32f769xx.h:18280</a></div></div>
<div class="ttc" id="_l_t_d_c_8h_html"><div class="ttname"><a href="_l_t_d_c_8h.html">LTDC.h</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga12edd1340d4eb79dc1d39174acd345ec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga12edd1340d4eb79dc1d39174acd345ec">DSI_WISR_RRS</a></div><div class="ttdeci">#define DSI_WISR_RRS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l20655">stm32f769xx.h:20655</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3e9e8011027f5265cb62aaf9cf4d0cd3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e9e8011027f5265cb62aaf9cf4d0cd3">DSI_CMCR_GSR2TX</a></div><div class="ttdeci">#define DSI_CMCR_GSR2TX</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18823">stm32f769xx.h:18823</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab84237e059071fea54ad39e86ee273ac"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab84237e059071fea54ad39e86ee273ac">DSI_PCR_BTAE</a></div><div class="ttdeci">#define DSI_PCR_BTAE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18258">stm32f769xx.h:18258</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac68ad8c3542ffce9e90f7c4d0200f08c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac68ad8c3542ffce9e90f7c4d0200f08c">DSI_CR_EN</a></div><div class="ttdeci">#define DSI_CR_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18090">stm32f769xx.h:18090</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga18ce6e77e682454528715f30c6739a8a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga18ce6e77e682454528715f30c6739a8a">DSI_PCTLR_DEN</a></div><div class="ttdeci">#define DSI_PCTLR_DEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l19583">stm32f769xx.h:19583</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga49bdbd63ebaf7995f7b0978b2c76d4fa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga49bdbd63ebaf7995f7b0978b2c76d4fa">DSI_LCOLCR_LPE</a></div><div class="ttdeci">#define DSI_LCOLCR_LPE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18179">stm32f769xx.h:18179</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gade7d2a2069da112a2b36e176bd35bdc0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade7d2a2069da112a2b36e176bd35bdc0">DSI_WISR_PLLLS</a></div><div class="ttdeci">#define DSI_WISR_PLLLS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l20646">stm32f769xx.h:20646</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga91c2161d5ff752208335074e81ec242f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga91c2161d5ff752208335074e81ec242f">DSI_WRPCR_PLL_NDIV</a></div><div class="ttdeci">#define DSI_WRPCR_PLL_NDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l21099">stm32f769xx.h:21099</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3027390fb854b893c6bb6754a892781f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3027390fb854b893c6bb6754a892781f">DSI_LPCR_DEP</a></div><div class="ttdeci">#define DSI_LPCR_DEP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18184">stm32f769xx.h:18184</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac4ae55af5054595b961da557b63c04f0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac4ae55af5054595b961da557b63c04f0">DSI_CMCR_GSR1TX</a></div><div class="ttdeci">#define DSI_CMCR_GSR1TX</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18820">stm32f769xx.h:18820</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2fda7155667fc35420e26d7ab723c4a1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2fda7155667fc35420e26d7ab723c4a1">DSI_PCR_ETTXE</a></div><div class="ttdeci">#define DSI_PCR_ETTXE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18252">stm32f769xx.h:18252</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaaef15fba26b09dd5a2ec30c11aa37e85"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaef15fba26b09dd5a2ec30c11aa37e85">DSI_CMCR_DSR0TX</a></div><div class="ttdeci">#define DSI_CMCR_DSR0TX</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18835">stm32f769xx.h:18835</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga224620f28630e51b8d8da756b2613e12"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga224620f28630e51b8d8da756b2613e12">DSI_WRPCR_PLL_ODF</a></div><div class="ttdeci">#define DSI_WRPCR_PLL_ODF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l21140">stm32f769xx.h:21140</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7707e575e587e64192cb6ca28607f8ae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7707e575e587e64192cb6ca28607f8ae">DSI_LPCR_HSP</a></div><div class="ttdeci">#define DSI_LPCR_HSP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18190">stm32f769xx.h:18190</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf26ff73875d53c3ac72854c71864e67c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf26ff73875d53c3ac72854c71864e67c">DSI_CLCR_ACR</a></div><div class="ttdeci">#define DSI_CLCR_ACR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l19403">stm32f769xx.h:19403</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadab6a6ad815e53905bb24dc386b10343"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadab6a6ad815e53905bb24dc386b10343">DSI_WCFGR_DSIM</a></div><div class="ttdeci">#define DSI_WCFGR_DSIM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l20576">stm32f769xx.h:20576</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga584660cee46362755734bd0e9883284d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga584660cee46362755734bd0e9883284d">DSI_CMCR_GSW2TX</a></div><div class="ttdeci">#define DSI_CMCR_GSW2TX</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18814">stm32f769xx.h:18814</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga36c0de05d2c99f9fd998b424f41f65d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga36c0de05d2c99f9fd998b424f41f65d5">DSI_WRPCR_REGEN</a></div><div class="ttdeci">#define DSI_WRPCR_REGEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l21150">stm32f769xx.h:21150</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad51879d59c9b70933cfd38d61cbe3d32"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad51879d59c9b70933cfd38d61cbe3d32">DSI_WCR_LTDCEN</a></div><div class="ttdeci">#define DSI_WCR_LTDCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l20612">stm32f769xx.h:20612</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga32ec2c9fcb4c6f81b7c4f3ae407d51fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga32ec2c9fcb4c6f81b7c4f3ae407d51fd">DSI_PCR_CRCRXE</a></div><div class="ttdeci">#define DSI_PCR_CRCRXE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18264">stm32f769xx.h:18264</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa903db3e77077ef3de1bc8582a28ade5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa903db3e77077ef3de1bc8582a28ade5">DSI_CMCR_GSR0TX</a></div><div class="ttdeci">#define DSI_CMCR_GSR0TX</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18817">stm32f769xx.h:18817</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6a072a54fe0f7d5902f461a169a79364"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6a072a54fe0f7d5902f461a169a79364">DSI_WCFGR_TEPOL</a></div><div class="ttdeci">#define DSI_WCFGR_TEPOL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l20595">stm32f769xx.h:20595</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7bbf08fa558692ff2b95dc46d68e2bee"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7bbf08fa558692ff2b95dc46d68e2bee">DSI_PCR_ECCRXE</a></div><div class="ttdeci">#define DSI_PCR_ECCRXE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18261">stm32f769xx.h:18261</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaeb0b204cc00e063cb458a4f120b4e438"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeb0b204cc00e063cb458a4f120b4e438">DSI_WCFGR_AR</a></div><div class="ttdeci">#define DSI_WCFGR_AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l20598">stm32f769xx.h:20598</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga127369d58058244ea3d016c3abd43836"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga127369d58058244ea3d016c3abd43836">DSI_LPCR_VSP</a></div><div class="ttdeci">#define DSI_LPCR_VSP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18187">stm32f769xx.h:18187</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacc3dfe78db82ea9b1365de4bf9d63c00"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc3dfe78db82ea9b1365de4bf9d63c00">DSI_WRPCR_PLLEN</a></div><div class="ttdeci">#define DSI_WRPCR_PLLEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l21096">stm32f769xx.h:21096</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8324bec90e6d5b151d9db4b5c302e55b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8324bec90e6d5b151d9db4b5c302e55b">DSI_WCFGR_TESRC</a></div><div class="ttdeci">#define DSI_WCFGR_TESRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l20592">stm32f769xx.h:20592</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa9072ddf9cb2ab01a5769a0f6bbe7664"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9072ddf9cb2ab01a5769a0f6bbe7664">DSI_CLCR_DPCC</a></div><div class="ttdeci">#define DSI_CLCR_DPCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l19400">stm32f769xx.h:19400</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga50cfd6e793d5c91d8116482fabd780af"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50cfd6e793d5c91d8116482fabd780af">DSI_CMCR_DLWTX</a></div><div class="ttdeci">#define DSI_CMCR_DLWTX</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l18838">stm32f769xx.h:18838</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9eebbf467dc79404f30599e96583df10"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9eebbf467dc79404f30599e96583df10">DSI_WCFGR_VSPOL</a></div><div class="ttdeci">#define DSI_WCFGR_VSPOL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f769xx_8h_source.html#l20601">stm32f769xx.h:20601</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_413f4e031a85da0d68269c6fd2f76e1c.html">Src</a></li><li class="navelem"><a class="el" href="dir_9c07b6f6cc004f3a3b80dfa585542b38.html">MCU</a></li><li class="navelem"><a class="el" href="dir_b77c033deeca566f0847c68c68cc5034.html">STM32F7xx</a></li><li class="navelem"><a class="el" href="dir_1b447feb80553055b4e150da51ea04dd.html">Src</a></li><li class="navelem"><a class="el" href="_d_s_i_8h.html">DSI.h</a></li>
    <li class="footer">Generated on Tue Mar 31 2020 16:02:10 for Embedded-System-Library (STM32F7xx) by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
