
adm_c16.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004548  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  080046f8  080046f8  000146f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004858  08004858  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004858  08004858  00014858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004860  08004860  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004860  08004860  00014860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004864  08004864  00014864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004868  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000007b4  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000824  20000824  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_line   0000e9f1  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0000f9d2  00000000  00000000  0002ea91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002096  00000000  00000000  0003e463  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000c78  00000000  00000000  00040500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000dbf09  00000000  00000000  00041178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 00000b90  00000000  00000000  0011d088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00025134  00000000  00000000  0011dc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00142d4c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003dac  00000000  00000000  00142d9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080046e0 	.word	0x080046e0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	080046e0 	.word	0x080046e0

080001f0 <asm_svc>:
@ Prototipo en "C":
@   void asm_svc (void)
@
.thumb_func
    asm_svc:
        svc 0
 80001f0:	df00      	svc	0
        bx lr
 80001f2:	4770      	bx	lr

080001f4 <asm_sum>:
@ Valor de retorno:
@   r0: resultado de la suma de firstOperand y secondOperand
@
.thumb_func
    asm_sum:
        add r0, r1  @ r0 = r0 + r1
 80001f4:	4408      	add	r0, r1
        bx lr       @ vuelve adonde fue llamada (especificamente, si "pc"
 80001f6:	4770      	bx	lr

080001f8 <asm_zeros>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
    asm_zeros:
    	MOV R2, #0   						@ zero = 0
 80001f8:	f04f 0200 	mov.w	r2, #0

080001fc <asm_zeros_loop>:
    asm_zeros_loop:							@ loop
    	SUBS R1, R1, #1						@ longitud -= 1
 80001fc:	3901      	subs	r1, #1
        STR R2, [R0, R1, LSL #2]			@ *(vector + longitud * 4) = zero
 80001fe:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
        BNE asm_zeros_loop					@ if longitud > 0 -> repetir bucle
 8000202:	d1fb      	bne.n	80001fc <asm_zeros_loop>
		BX LR								@ retornar a la función llamadora (caller)
 8000204:	4770      	bx	lr

08000206 <asm_productoEscalar32>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
    asm_productoEscalar32:
    	push {R4}							@ se gurda R4 en el stack
 8000206:	b410      	push	{r4}

08000208 <asm_productoEscalar32_loop>:
    asm_productoEscalar32_loop:				@ loop
    	SUBS R2, R2, #1						@ longitud -= 1
 8000208:	3a01      	subs	r2, #1
    	LDR R4, [R0, R2, LSL #2]			@ var = *(vectorIn + longitud * 4)
 800020a:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
    	MUL R4, R4, R3						@ var = var * escalar
 800020e:	fb04 f403 	mul.w	r4, r4, r3
        STR R4, [R1, R2, LSL #2]			@ *(vectorOut + longitud * 4) = var
 8000212:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
        BNE asm_productoEscalar32_loop		@ if longitud > 0 -> repetir bucle
 8000216:	d1f7      	bne.n	8000208 <asm_productoEscalar32_loop>
        pop {R4}							@ se recupera el valor original de R4 desde el stack
 8000218:	bc10      	pop	{r4}
		BX LR								@ retornar a la función llamadora (caller)
 800021a:	4770      	bx	lr

0800021c <asm_productoEscalar16>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
	asm_productoEscalar16:
    	push {R4}							@ se gurda R4 en el stack
 800021c:	b410      	push	{r4}

0800021e <asm_productoEscalar16_loop>:
    asm_productoEscalar16_loop:				@ loop
		SUBS R2, R2, #1						@ longitud -= 1
 800021e:	3a01      	subs	r2, #1
		LDRH R4, [R0, R2, LSL #1]			@ var = *(vectorIn + longitud * 4)
 8000220:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
		MUL R4, R4, R3						@ var = var * escalar
 8000224:	fb04 f403 	mul.w	r4, r4, r3
		STRH R4, [R1, R2, LSL #1]			@ *(vectorOut + longitud * 4) = var
 8000228:	f821 4012 	strh.w	r4, [r1, r2, lsl #1]
		BNE asm_productoEscalar16_loop		@ if longitud > 0 -> repetir bucle
 800022c:	d1f7      	bne.n	800021e <asm_productoEscalar16_loop>
        pop {R4}							@ se recupera el valor original de R4 desde el stack
 800022e:	bc10      	pop	{r4}
		BX LR								@ retornar a la función llamadora (caller)
 8000230:	4770      	bx	lr

08000232 <asm_productoEscalar16Sat>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
    asm_productoEscalar16Sat:
    	push {R4}							@ se gurda R4 en el stack
 8000232:	b410      	push	{r4}

08000234 <asm_productoEscalar16Sat_loop>:
    asm_productoEscalar16Sat_loop:			@ loop
		SUBS R2, R2, #1						@ longitud -= 1
 8000234:	3a01      	subs	r2, #1
		LDRH R4, [R0, R2, LSL #1]			@ var = *(vectorIn + longitud * 4)
 8000236:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
		MUL R4, R4, R3						@ var = var * escalar
 800023a:	fb04 f403 	mul.w	r4, r4, r3
		USAT R4, #12, R4					@ saturación en el bit 12
 800023e:	f384 040c 	usat	r4, #12, r4
	    STRH R4, [R1, R2, LSL #1]			@ *(vectorOut + longitud * 4) = var
 8000242:	f821 4012 	strh.w	r4, [r1, r2, lsl #1]
	    BNE asm_productoEscalar16Sat_loop	@ if longitud > 0 -> repetir bucle
 8000246:	d1f5      	bne.n	8000234 <asm_productoEscalar16Sat_loop>
        pop {R4}							@ se recupera el valor original de R4 desde el stack
 8000248:	bc10      	pop	{r4}
		BX LR								@ retornar a la función llamadora (caller)
 800024a:	4770      	bx	lr

0800024c <asm_filtroVentana10>:
@
#define WINDOWSIZE 11

.thumb_func
	asm_filtroVentana10:
		PUSH {R4 - R9}						@ se resguardan registros en STACK
 800024c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
		SUB R2, R2, 1						@ longitudVectorIn--;
 8000250:	f1a2 0201 	sub.w	r2, r2, #1
		MOV R3, R2							@ i = longitudVectorIn;
 8000254:	4613      	mov	r3, r2

08000256 <asm_filtroVentana10_loop1>:

@ BEGIN LOOP EXTERNO --------------------------------------------------------------------
	asm_filtroVentana10_loop1:				@ loop externo
		MOV R4, 0							@ sum = 0;
 8000256:	f04f 0400 	mov.w	r4, #0
		MOV R9, #WINDOWSIZE					@ R9 = WINDOWSIZE
 800025a:	f04f 090b 	mov.w	r9, #11
		ADD R5, R3, R9, LSR #1				@ upperLimit = i + (WINDOWSIZE / 2);
 800025e:	eb03 0559 	add.w	r5, r3, r9, lsr #1
		SUB R6, R3, R9, LSR #1				@ lowerLimit = i - (WINDOWSIZE / 2);
 8000262:	eba3 0659 	sub.w	r6, r3, r9, lsr #1

@ BEGIN LOOP INTERNO --------------------------------------------------------------------
		MOV R7, R5							@ j = upperLimit;
 8000266:	462f      	mov	r7, r5

08000268 <asm_filtroVentana10_loop2>:
	asm_filtroVentana10_loop2:				@ loop interno
		@ IF TRUE
		CMP R7, #0							@ j - 0;
 8000268:	2f00      	cmp	r7, #0
		BLT asm_filtroVentana10_else		@ if(j < 0) --> else
 800026a:	db04      	blt.n	8000276 <asm_filtroVentana10_else>
		CMP R7, R2							@ j - longitudVectorIn;
 800026c:	4297      	cmp	r7, r2
		BGT asm_filtroVentana10_else		@ if(j > longitudVectorIn) --> else
 800026e:	dc02      	bgt.n	8000276 <asm_filtroVentana10_else>
		LDRH R8, [R0, R7, LSL 1]			@ R8 = vectorIn[j];
 8000270:	f830 8017 	ldrh.w	r8, [r0, r7, lsl #1]
		ADD R4, R4, R8						@ sum += R8; sum += vectorIn[j];
 8000274:	4444      	add	r4, r8

08000276 <asm_filtroVentana10_else>:
		@ ELSE
	asm_filtroVentana10_else:
		SUB R7, R7, #1						@ j--;
 8000276:	f1a7 0701 	sub.w	r7, r7, #1
		CMP R7, R6							@ j - lowerLimit;
 800027a:	42b7      	cmp	r7, r6
		BGE asm_filtroVentana10_loop2		@ if(j >= lowerLimit) --> loop2 again
 800027c:	daf4      	bge.n	8000268 <asm_filtroVentana10_loop2>
@ END LOOP INTERNO --------------------------------------------------------------------

		SDIV R4, R4, R9						@ sum = sum / WINDOWSIZE;
 800027e:	fb94 f4f9 	sdiv	r4, r4, r9
		STRH R4, [R1, R3, LSL 1]			@ vectorOut[i] = sum / WINDOWSIZE;
 8000282:	f821 4013 	strh.w	r4, [r1, r3, lsl #1]

		SUBS R3, R3, #1						@ i--; Y se activan banderas
 8000286:	3b01      	subs	r3, #1
		BPL asm_filtroVentana10_loop1		@ se repite loop
 8000288:	d5e5      	bpl.n	8000256 <asm_filtroVentana10_loop1>
@ END LOOP EXTERNO --------------------------------------------------------------------

		POP {R4 - R9}						@ se recuperan registros desde STACK
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
		BX LR								@ retornar a la función llamadora (caller)
 800028e:	4770      	bx	lr

08000290 <asm_pack32to16>:

.thumb_func
	asm_pack32to16:

	asm_pack32to16_loop:					@ loop
		SUBS R2, R2, #1						@ longitud--;
 8000290:	3a01      	subs	r2, #1
		LDR R3, [R0, R2, LSL #2]			@ aux = *(vectorIn + longitud * 4)
 8000292:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
		ASR	R3, #MAXSIZEBITS				@ aux >> MAXSIZEBITS;
 8000296:	ea4f 4323 	mov.w	r3, r3, asr #16
		STRH R3, [R1, R2, LSL #1]			@ *(vectorOut + longitud * 2) = aux
 800029a:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
		BNE asm_pack32to16_loop				@ if(longitud > 0) -> repetir bucle
 800029e:	d1f7      	bne.n	8000290 <asm_pack32to16>

		BX LR								@ retornar a la función llamadora (caller)
 80002a0:	4770      	bx	lr

080002a2 <asm_max>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
	asm_max:
		LDR R2, [R0]						@ max = vectorIn[0];
 80002a2:	6802      	ldr	r2, [r0, #0]

080002a4 <asm_max_loop>:

	asm_max_loop: 							@ loop
		SUBS R1, R1, #1						@ longitud--;
 80002a4:	3901      	subs	r1, #1
		LDR R3, [R0, R1, LSL #2]			@ var = *(vectorIn + longitud * 4)
 80002a6:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
		CMP R3, R2							@ var - longitud;
 80002aa:	4293      	cmp	r3, r2
		BLE asm_max_else					@ if(vectorIn[longitud] <= max) --> else
 80002ac:	dd00      	ble.n	80002b0 <asm_max_else>
		MOV R2, R3							@ max = vectorIn[longitud - 1];
 80002ae:	461a      	mov	r2, r3

080002b0 <asm_max_else>:

	asm_max_else:
		CMP R1, #0							@ longitud - 0; Y se activan banderas
 80002b0:	2900      	cmp	r1, #0
		BNE asm_max_loop					@ if(longitud > 0) --> repetir bucle
 80002b2:	d1f7      	bne.n	80002a4 <asm_max_loop>
		MOV R0, R2							@ return max;
 80002b4:	4610      	mov	r0, r2

		BX LR								@ retornar a la función llamadora (caller)
 80002b6:	4770      	bx	lr

080002b8 <asm_downsampleM>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
	asm_downsampleM:
		PUSH {R4 - R6}						@ se resguardan registros en STACK
 80002b8:	b470      	push	{r4, r5, r6}
		MOV R4, #0							@ index = 0;
 80002ba:	f04f 0400 	mov.w	r4, #0
		MOV R5, #1							@ i = 1;
 80002be:	f04f 0501 	mov.w	r5, #1

080002c2 <asm_downsampleM_loop1>:

	asm_downsampleM_loop1:					@ loop1
		UDIV R6, R5, R3						@ resultado1 = i / N;
 80002c2:	fbb5 f6f3 	udiv	r6, r5, r3
		MUL R6, R6, R3						@ resultado2 = resultado1 * N;
 80002c6:	fb06 f603 	mul.w	r6, r6, r3
		SUBS R6, R5, R6						@ resto = i - resultado2; // Resto
 80002ca:	1bae      	subs	r6, r5, r6
		BEQ asm_downsampleM_else			@ if(resto == 0) --> else
 80002cc:	d009      	beq.n	80002e2 <asm_downsampleM_else>

		SUB R5, R5, #1						@ i--;
 80002ce:	f1a5 0501 	sub.w	r5, r5, #1
		LDR R6, [R0, R5, LSL #2]			@ R6 = *(vectorIn + i)
 80002d2:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
		ADD R5, #1							@ i++;
 80002d6:	f105 0501 	add.w	r5, r5, #1
		STR R6, [R1, R4, LSL #2]			@ *(vectorOut + index) = R6;
 80002da:	f841 6024 	str.w	r6, [r1, r4, lsl #2]
		ADD R4, #1							@ index++;
 80002de:	f104 0401 	add.w	r4, r4, #1

080002e2 <asm_downsampleM_else>:

	asm_downsampleM_else:					@ else
		ADD R5, #1							@ i++;
 80002e2:	f105 0501 	add.w	r5, r5, #1
		CMP R2, R5							@ longitud - i;
 80002e6:	42aa      	cmp	r2, r5
		BHS asm_downsampleM_loop1			@ if(longitud >= i) --> repetir loop1
 80002e8:	d2eb      	bcs.n	80002c2 <asm_downsampleM_loop1>

080002ea <asm_downsampleM_loop2>:

	asm_downsampleM_loop2:					@ loop2
		MOV R5, #0							@ R5 = 0;
 80002ea:	f04f 0500 	mov.w	r5, #0
		STR R5, [R1, R4, LSL #2]			@ *(vectorOut + index) = R5;
 80002ee:	f841 5024 	str.w	r5, [r1, r4, lsl #2]
		ADD R4, #1							@ index++;
 80002f2:	f104 0401 	add.w	r4, r4, #1
		CMP R2, R4							@ longitud - index;
 80002f6:	42a2      	cmp	r2, r4
		BHI asm_downsampleM_loop2			@ if(longitud > index) --> repetir loop2
 80002f8:	d8f7      	bhi.n	80002ea <asm_downsampleM_loop2>

		POP {R4 - R6}						@ se recuperan registros desde STACK
 80002fa:	bc70      	pop	{r4, r5, r6}
		BX LR								@ retornar a la función llamadora (caller)
 80002fc:	4770      	bx	lr

080002fe <asm_invertir>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
	asm_invertir:
		PUSH {R4 - R6}						@ se resguardan registros en STACK
 80002fe:	b470      	push	{r4, r5, r6}
		MOV R2, #0							@ i = 0;
 8000300:	f04f 0200 	mov.w	r2, #0
		MOV R3, R1, LSR #1					@ R3 = longitud / 2;
 8000304:	ea4f 0351 	mov.w	r3, r1, lsr #1

08000308 <asm_invertir_loop>:

	asm_invertir_loop:						@ loop
		LDRH R4, [R0, R2, LSL #1]			@ aux1 = *(vector + i)
 8000308:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
		SUB R5, R1, R2						@ R5 = longitud - i;
 800030c:	eba1 0502 	sub.w	r5, r1, r2
		SUB R5, R5, #1						@ R5--;
 8000310:	f1a5 0501 	sub.w	r5, r5, #1
		LDRH R6, [R0, R5, LSL #1]			@ aux2 = *(vector + (longitud - i));
 8000314:	f830 6015 	ldrh.w	r6, [r0, r5, lsl #1]
		STRH R6, [R0, R2, LSL #1]			@ *(vector + i) = aux2;
 8000318:	f820 6012 	strh.w	r6, [r0, r2, lsl #1]
		STRH R4, [R0, R5, LSL #1]			@ *(vector + (longitud - i)) = aux1;
 800031c:	f820 4015 	strh.w	r4, [r0, r5, lsl #1]

		ADD R2, #1							@ i++;
 8000320:	f102 0201 	add.w	r2, r2, #1
		CMP R3, R2							@ (longitud / 2) - i;
 8000324:	4293      	cmp	r3, r2
		BHI asm_invertir_loop				@ if(longitud > i) --> repetir bucle
 8000326:	d8ef      	bhi.n	8000308 <asm_invertir_loop>

		POP {R4 - R6}						@ se recuperan registros desde STACK
 8000328:	bc70      	pop	{r4, r5, r6}
		BX LR								@ retornar a la función llamadora (caller)
 800032a:	4770      	bx	lr

0800032c <asm_eco>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
	asm_eco:
		PUSH {R4 - R9}					@ se resguardan registros en STACK
 800032c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
		LDRH R4, [SP, #24]				@ se obtiene el quinto parámetro. Se toma 24 biytes arriba porque
 8000330:	f8bd 4018 	ldrh.w	r4, [sp, #24]
										@ se haN guardado R4 A R9 en el stack.
		MUL R5, R3, R4					@ delay_samples = sampling * delay_ms;
 8000334:	fb03 f504 	mul.w	r5, r3, r4
		MOV R6, #1000					@ R6  = 1000;
 8000338:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
		UDIV R5, R5, R6					@ delay_samples = delay_samples / 1000;
 800033c:	fbb5 f5f6 	udiv	r5, r5, r6

08000340 <asm_eco_loop>:

	asm_eco_loop:						@ loop
		SUB R2, R2, #1					@ bufferSize--;
 8000340:	f1a2 0201 	sub.w	r2, r2, #1
		CMP R2, R5						@ bufferSize - delay_samples;
 8000344:	42aa      	cmp	r2, r5
		BLO asm_eco_else				@ if(bufferSize < delay_samples) --> ir al else
 8000346:	d30e      	bcc.n	8000366 <asm_eco_else>
		MOV R6, R2						@ R6 = bufferSize;
 8000348:	4616      	mov	r6, r2
		SUB R6, R6, #1					@ R6 = 	bufferSize - 1;
 800034a:	f1a6 0601 	sub.w	r6, r6, #1
		MOV R7, R6						@ R7 = bufferSize - 1;
 800034e:	4637      	mov	r7, r6
		SUB R7, R7, R5					@ R7 = bufferSize - 1 - delay_samples;
 8000350:	eba7 0705 	sub.w	r7, r7, r5
		LDRH R8, [R0, R6, LSL #1]		@ R8 = vectorIn[bufferSize - 1];
 8000354:	f830 8016 	ldrh.w	r8, [r0, r6, lsl #1]
		LDRH R9, [R0, R7, LSL #1]		@ R9 = vectorIn[bufferSize - 1 - delay_samples;
 8000358:	f830 9017 	ldrh.w	r9, [r0, r7, lsl #1]
		ADD R8, R8, R9, LSR #1			@ R8 = vectorIn[bufferSize - 1] + vectorIn[bufferSize - 1 - delay_samples] / 2;
 800035c:	eb08 0859 	add.w	r8, r8, r9, lsr #1
		STRH R8, [R1, R6, LSL #1]		@ vectorOut[bufferSize - 1] = R8;
 8000360:	f821 8016 	strh.w	r8, [r1, r6, lsl #1]
		B asm_eco_end_if				@ cuando termina el if, se va al final
 8000364:	e006      	b.n	8000374 <asm_eco_end_if>

08000366 <asm_eco_else>:

	asm_eco_else:
		MOV R6, R2						@ R6 = bufferSize;
 8000366:	4616      	mov	r6, r2
		SUB R6, R6, #1					@ R6 = 	bufferSize - 1;
 8000368:	f1a6 0601 	sub.w	r6, r6, #1
		LDRH R7, [R0, R6, LSL #1]		@ R7 = vectorIn[bufferSize - 1];
 800036c:	f830 7016 	ldrh.w	r7, [r0, r6, lsl #1]
		STRH R7, [R1, R6, LSL #1]		@ vectorOut[bufferSize - 1] = R7;
 8000370:	f821 7016 	strh.w	r7, [r1, r6, lsl #1]

08000374 <asm_eco_end_if>:

	asm_eco_end_if:
		CMP R2, #0						@ bufferSize - 0;
 8000374:	2a00      	cmp	r2, #0
		BNE asm_eco_loop				@ if(bufferSize > 0) --> repetir bucle
 8000376:	d1e3      	bne.n	8000340 <asm_eco_loop>

		POP {R4 - R9}					@ se recuperan registros desde STACK
 8000378:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
		BX LR							@ retornar a la función llamadora (caller)
 800037c:	4770      	bx	lr

0800037e <asm_corr>:
	...

08000380 <memchr>:
 8000380:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000384:	2a10      	cmp	r2, #16
 8000386:	db2b      	blt.n	80003e0 <memchr+0x60>
 8000388:	f010 0f07 	tst.w	r0, #7
 800038c:	d008      	beq.n	80003a0 <memchr+0x20>
 800038e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000392:	3a01      	subs	r2, #1
 8000394:	428b      	cmp	r3, r1
 8000396:	d02d      	beq.n	80003f4 <memchr+0x74>
 8000398:	f010 0f07 	tst.w	r0, #7
 800039c:	b342      	cbz	r2, 80003f0 <memchr+0x70>
 800039e:	d1f6      	bne.n	800038e <memchr+0xe>
 80003a0:	b4f0      	push	{r4, r5, r6, r7}
 80003a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80003a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80003aa:	f022 0407 	bic.w	r4, r2, #7
 80003ae:	f07f 0700 	mvns.w	r7, #0
 80003b2:	2300      	movs	r3, #0
 80003b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80003b8:	3c08      	subs	r4, #8
 80003ba:	ea85 0501 	eor.w	r5, r5, r1
 80003be:	ea86 0601 	eor.w	r6, r6, r1
 80003c2:	fa85 f547 	uadd8	r5, r5, r7
 80003c6:	faa3 f587 	sel	r5, r3, r7
 80003ca:	fa86 f647 	uadd8	r6, r6, r7
 80003ce:	faa5 f687 	sel	r6, r5, r7
 80003d2:	b98e      	cbnz	r6, 80003f8 <memchr+0x78>
 80003d4:	d1ee      	bne.n	80003b4 <memchr+0x34>
 80003d6:	bcf0      	pop	{r4, r5, r6, r7}
 80003d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003dc:	f002 0207 	and.w	r2, r2, #7
 80003e0:	b132      	cbz	r2, 80003f0 <memchr+0x70>
 80003e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003e6:	3a01      	subs	r2, #1
 80003e8:	ea83 0301 	eor.w	r3, r3, r1
 80003ec:	b113      	cbz	r3, 80003f4 <memchr+0x74>
 80003ee:	d1f8      	bne.n	80003e2 <memchr+0x62>
 80003f0:	2000      	movs	r0, #0
 80003f2:	4770      	bx	lr
 80003f4:	3801      	subs	r0, #1
 80003f6:	4770      	bx	lr
 80003f8:	2d00      	cmp	r5, #0
 80003fa:	bf06      	itte	eq
 80003fc:	4635      	moveq	r5, r6
 80003fe:	3803      	subeq	r0, #3
 8000400:	3807      	subne	r0, #7
 8000402:	f015 0f01 	tst.w	r5, #1
 8000406:	d107      	bne.n	8000418 <memchr+0x98>
 8000408:	3001      	adds	r0, #1
 800040a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800040e:	bf02      	ittt	eq
 8000410:	3001      	addeq	r0, #1
 8000412:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000416:	3001      	addeq	r0, #1
 8000418:	bcf0      	pop	{r4, r5, r6, r7}
 800041a:	3801      	subs	r0, #1
 800041c:	4770      	bx	lr
 800041e:	bf00      	nop

08000420 <__aeabi_uldivmod>:
 8000420:	b953      	cbnz	r3, 8000438 <__aeabi_uldivmod+0x18>
 8000422:	b94a      	cbnz	r2, 8000438 <__aeabi_uldivmod+0x18>
 8000424:	2900      	cmp	r1, #0
 8000426:	bf08      	it	eq
 8000428:	2800      	cmpeq	r0, #0
 800042a:	bf1c      	itt	ne
 800042c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000430:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000434:	f000 b974 	b.w	8000720 <__aeabi_idiv0>
 8000438:	f1ad 0c08 	sub.w	ip, sp, #8
 800043c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000440:	f000 f806 	bl	8000450 <__udivmoddi4>
 8000444:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000448:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800044c:	b004      	add	sp, #16
 800044e:	4770      	bx	lr

08000450 <__udivmoddi4>:
 8000450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000454:	9d08      	ldr	r5, [sp, #32]
 8000456:	4604      	mov	r4, r0
 8000458:	468e      	mov	lr, r1
 800045a:	2b00      	cmp	r3, #0
 800045c:	d14d      	bne.n	80004fa <__udivmoddi4+0xaa>
 800045e:	428a      	cmp	r2, r1
 8000460:	4694      	mov	ip, r2
 8000462:	d969      	bls.n	8000538 <__udivmoddi4+0xe8>
 8000464:	fab2 f282 	clz	r2, r2
 8000468:	b152      	cbz	r2, 8000480 <__udivmoddi4+0x30>
 800046a:	fa01 f302 	lsl.w	r3, r1, r2
 800046e:	f1c2 0120 	rsb	r1, r2, #32
 8000472:	fa20 f101 	lsr.w	r1, r0, r1
 8000476:	fa0c fc02 	lsl.w	ip, ip, r2
 800047a:	ea41 0e03 	orr.w	lr, r1, r3
 800047e:	4094      	lsls	r4, r2
 8000480:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000484:	0c21      	lsrs	r1, r4, #16
 8000486:	fbbe f6f8 	udiv	r6, lr, r8
 800048a:	fa1f f78c 	uxth.w	r7, ip
 800048e:	fb08 e316 	mls	r3, r8, r6, lr
 8000492:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000496:	fb06 f107 	mul.w	r1, r6, r7
 800049a:	4299      	cmp	r1, r3
 800049c:	d90a      	bls.n	80004b4 <__udivmoddi4+0x64>
 800049e:	eb1c 0303 	adds.w	r3, ip, r3
 80004a2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80004a6:	f080 811f 	bcs.w	80006e8 <__udivmoddi4+0x298>
 80004aa:	4299      	cmp	r1, r3
 80004ac:	f240 811c 	bls.w	80006e8 <__udivmoddi4+0x298>
 80004b0:	3e02      	subs	r6, #2
 80004b2:	4463      	add	r3, ip
 80004b4:	1a5b      	subs	r3, r3, r1
 80004b6:	b2a4      	uxth	r4, r4
 80004b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80004bc:	fb08 3310 	mls	r3, r8, r0, r3
 80004c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004c4:	fb00 f707 	mul.w	r7, r0, r7
 80004c8:	42a7      	cmp	r7, r4
 80004ca:	d90a      	bls.n	80004e2 <__udivmoddi4+0x92>
 80004cc:	eb1c 0404 	adds.w	r4, ip, r4
 80004d0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004d4:	f080 810a 	bcs.w	80006ec <__udivmoddi4+0x29c>
 80004d8:	42a7      	cmp	r7, r4
 80004da:	f240 8107 	bls.w	80006ec <__udivmoddi4+0x29c>
 80004de:	4464      	add	r4, ip
 80004e0:	3802      	subs	r0, #2
 80004e2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004e6:	1be4      	subs	r4, r4, r7
 80004e8:	2600      	movs	r6, #0
 80004ea:	b11d      	cbz	r5, 80004f4 <__udivmoddi4+0xa4>
 80004ec:	40d4      	lsrs	r4, r2
 80004ee:	2300      	movs	r3, #0
 80004f0:	e9c5 4300 	strd	r4, r3, [r5]
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	428b      	cmp	r3, r1
 80004fc:	d909      	bls.n	8000512 <__udivmoddi4+0xc2>
 80004fe:	2d00      	cmp	r5, #0
 8000500:	f000 80ef 	beq.w	80006e2 <__udivmoddi4+0x292>
 8000504:	2600      	movs	r6, #0
 8000506:	e9c5 0100 	strd	r0, r1, [r5]
 800050a:	4630      	mov	r0, r6
 800050c:	4631      	mov	r1, r6
 800050e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000512:	fab3 f683 	clz	r6, r3
 8000516:	2e00      	cmp	r6, #0
 8000518:	d14a      	bne.n	80005b0 <__udivmoddi4+0x160>
 800051a:	428b      	cmp	r3, r1
 800051c:	d302      	bcc.n	8000524 <__udivmoddi4+0xd4>
 800051e:	4282      	cmp	r2, r0
 8000520:	f200 80f9 	bhi.w	8000716 <__udivmoddi4+0x2c6>
 8000524:	1a84      	subs	r4, r0, r2
 8000526:	eb61 0303 	sbc.w	r3, r1, r3
 800052a:	2001      	movs	r0, #1
 800052c:	469e      	mov	lr, r3
 800052e:	2d00      	cmp	r5, #0
 8000530:	d0e0      	beq.n	80004f4 <__udivmoddi4+0xa4>
 8000532:	e9c5 4e00 	strd	r4, lr, [r5]
 8000536:	e7dd      	b.n	80004f4 <__udivmoddi4+0xa4>
 8000538:	b902      	cbnz	r2, 800053c <__udivmoddi4+0xec>
 800053a:	deff      	udf	#255	; 0xff
 800053c:	fab2 f282 	clz	r2, r2
 8000540:	2a00      	cmp	r2, #0
 8000542:	f040 8092 	bne.w	800066a <__udivmoddi4+0x21a>
 8000546:	eba1 010c 	sub.w	r1, r1, ip
 800054a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800054e:	fa1f fe8c 	uxth.w	lr, ip
 8000552:	2601      	movs	r6, #1
 8000554:	0c20      	lsrs	r0, r4, #16
 8000556:	fbb1 f3f7 	udiv	r3, r1, r7
 800055a:	fb07 1113 	mls	r1, r7, r3, r1
 800055e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000562:	fb0e f003 	mul.w	r0, lr, r3
 8000566:	4288      	cmp	r0, r1
 8000568:	d908      	bls.n	800057c <__udivmoddi4+0x12c>
 800056a:	eb1c 0101 	adds.w	r1, ip, r1
 800056e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000572:	d202      	bcs.n	800057a <__udivmoddi4+0x12a>
 8000574:	4288      	cmp	r0, r1
 8000576:	f200 80cb 	bhi.w	8000710 <__udivmoddi4+0x2c0>
 800057a:	4643      	mov	r3, r8
 800057c:	1a09      	subs	r1, r1, r0
 800057e:	b2a4      	uxth	r4, r4
 8000580:	fbb1 f0f7 	udiv	r0, r1, r7
 8000584:	fb07 1110 	mls	r1, r7, r0, r1
 8000588:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800058c:	fb0e fe00 	mul.w	lr, lr, r0
 8000590:	45a6      	cmp	lr, r4
 8000592:	d908      	bls.n	80005a6 <__udivmoddi4+0x156>
 8000594:	eb1c 0404 	adds.w	r4, ip, r4
 8000598:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800059c:	d202      	bcs.n	80005a4 <__udivmoddi4+0x154>
 800059e:	45a6      	cmp	lr, r4
 80005a0:	f200 80bb 	bhi.w	800071a <__udivmoddi4+0x2ca>
 80005a4:	4608      	mov	r0, r1
 80005a6:	eba4 040e 	sub.w	r4, r4, lr
 80005aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80005ae:	e79c      	b.n	80004ea <__udivmoddi4+0x9a>
 80005b0:	f1c6 0720 	rsb	r7, r6, #32
 80005b4:	40b3      	lsls	r3, r6
 80005b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80005ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80005be:	fa20 f407 	lsr.w	r4, r0, r7
 80005c2:	fa01 f306 	lsl.w	r3, r1, r6
 80005c6:	431c      	orrs	r4, r3
 80005c8:	40f9      	lsrs	r1, r7
 80005ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80005ce:	fa00 f306 	lsl.w	r3, r0, r6
 80005d2:	fbb1 f8f9 	udiv	r8, r1, r9
 80005d6:	0c20      	lsrs	r0, r4, #16
 80005d8:	fa1f fe8c 	uxth.w	lr, ip
 80005dc:	fb09 1118 	mls	r1, r9, r8, r1
 80005e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80005e4:	fb08 f00e 	mul.w	r0, r8, lr
 80005e8:	4288      	cmp	r0, r1
 80005ea:	fa02 f206 	lsl.w	r2, r2, r6
 80005ee:	d90b      	bls.n	8000608 <__udivmoddi4+0x1b8>
 80005f0:	eb1c 0101 	adds.w	r1, ip, r1
 80005f4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80005f8:	f080 8088 	bcs.w	800070c <__udivmoddi4+0x2bc>
 80005fc:	4288      	cmp	r0, r1
 80005fe:	f240 8085 	bls.w	800070c <__udivmoddi4+0x2bc>
 8000602:	f1a8 0802 	sub.w	r8, r8, #2
 8000606:	4461      	add	r1, ip
 8000608:	1a09      	subs	r1, r1, r0
 800060a:	b2a4      	uxth	r4, r4
 800060c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000610:	fb09 1110 	mls	r1, r9, r0, r1
 8000614:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000618:	fb00 fe0e 	mul.w	lr, r0, lr
 800061c:	458e      	cmp	lr, r1
 800061e:	d908      	bls.n	8000632 <__udivmoddi4+0x1e2>
 8000620:	eb1c 0101 	adds.w	r1, ip, r1
 8000624:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000628:	d26c      	bcs.n	8000704 <__udivmoddi4+0x2b4>
 800062a:	458e      	cmp	lr, r1
 800062c:	d96a      	bls.n	8000704 <__udivmoddi4+0x2b4>
 800062e:	3802      	subs	r0, #2
 8000630:	4461      	add	r1, ip
 8000632:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000636:	fba0 9402 	umull	r9, r4, r0, r2
 800063a:	eba1 010e 	sub.w	r1, r1, lr
 800063e:	42a1      	cmp	r1, r4
 8000640:	46c8      	mov	r8, r9
 8000642:	46a6      	mov	lr, r4
 8000644:	d356      	bcc.n	80006f4 <__udivmoddi4+0x2a4>
 8000646:	d053      	beq.n	80006f0 <__udivmoddi4+0x2a0>
 8000648:	b15d      	cbz	r5, 8000662 <__udivmoddi4+0x212>
 800064a:	ebb3 0208 	subs.w	r2, r3, r8
 800064e:	eb61 010e 	sbc.w	r1, r1, lr
 8000652:	fa01 f707 	lsl.w	r7, r1, r7
 8000656:	fa22 f306 	lsr.w	r3, r2, r6
 800065a:	40f1      	lsrs	r1, r6
 800065c:	431f      	orrs	r7, r3
 800065e:	e9c5 7100 	strd	r7, r1, [r5]
 8000662:	2600      	movs	r6, #0
 8000664:	4631      	mov	r1, r6
 8000666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	40d8      	lsrs	r0, r3
 8000670:	fa0c fc02 	lsl.w	ip, ip, r2
 8000674:	fa21 f303 	lsr.w	r3, r1, r3
 8000678:	4091      	lsls	r1, r2
 800067a:	4301      	orrs	r1, r0
 800067c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000680:	fa1f fe8c 	uxth.w	lr, ip
 8000684:	fbb3 f0f7 	udiv	r0, r3, r7
 8000688:	fb07 3610 	mls	r6, r7, r0, r3
 800068c:	0c0b      	lsrs	r3, r1, #16
 800068e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000692:	fb00 f60e 	mul.w	r6, r0, lr
 8000696:	429e      	cmp	r6, r3
 8000698:	fa04 f402 	lsl.w	r4, r4, r2
 800069c:	d908      	bls.n	80006b0 <__udivmoddi4+0x260>
 800069e:	eb1c 0303 	adds.w	r3, ip, r3
 80006a2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80006a6:	d22f      	bcs.n	8000708 <__udivmoddi4+0x2b8>
 80006a8:	429e      	cmp	r6, r3
 80006aa:	d92d      	bls.n	8000708 <__udivmoddi4+0x2b8>
 80006ac:	3802      	subs	r0, #2
 80006ae:	4463      	add	r3, ip
 80006b0:	1b9b      	subs	r3, r3, r6
 80006b2:	b289      	uxth	r1, r1
 80006b4:	fbb3 f6f7 	udiv	r6, r3, r7
 80006b8:	fb07 3316 	mls	r3, r7, r6, r3
 80006bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006c0:	fb06 f30e 	mul.w	r3, r6, lr
 80006c4:	428b      	cmp	r3, r1
 80006c6:	d908      	bls.n	80006da <__udivmoddi4+0x28a>
 80006c8:	eb1c 0101 	adds.w	r1, ip, r1
 80006cc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80006d0:	d216      	bcs.n	8000700 <__udivmoddi4+0x2b0>
 80006d2:	428b      	cmp	r3, r1
 80006d4:	d914      	bls.n	8000700 <__udivmoddi4+0x2b0>
 80006d6:	3e02      	subs	r6, #2
 80006d8:	4461      	add	r1, ip
 80006da:	1ac9      	subs	r1, r1, r3
 80006dc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80006e0:	e738      	b.n	8000554 <__udivmoddi4+0x104>
 80006e2:	462e      	mov	r6, r5
 80006e4:	4628      	mov	r0, r5
 80006e6:	e705      	b.n	80004f4 <__udivmoddi4+0xa4>
 80006e8:	4606      	mov	r6, r0
 80006ea:	e6e3      	b.n	80004b4 <__udivmoddi4+0x64>
 80006ec:	4618      	mov	r0, r3
 80006ee:	e6f8      	b.n	80004e2 <__udivmoddi4+0x92>
 80006f0:	454b      	cmp	r3, r9
 80006f2:	d2a9      	bcs.n	8000648 <__udivmoddi4+0x1f8>
 80006f4:	ebb9 0802 	subs.w	r8, r9, r2
 80006f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80006fc:	3801      	subs	r0, #1
 80006fe:	e7a3      	b.n	8000648 <__udivmoddi4+0x1f8>
 8000700:	4646      	mov	r6, r8
 8000702:	e7ea      	b.n	80006da <__udivmoddi4+0x28a>
 8000704:	4620      	mov	r0, r4
 8000706:	e794      	b.n	8000632 <__udivmoddi4+0x1e2>
 8000708:	4640      	mov	r0, r8
 800070a:	e7d1      	b.n	80006b0 <__udivmoddi4+0x260>
 800070c:	46d0      	mov	r8, sl
 800070e:	e77b      	b.n	8000608 <__udivmoddi4+0x1b8>
 8000710:	3b02      	subs	r3, #2
 8000712:	4461      	add	r1, ip
 8000714:	e732      	b.n	800057c <__udivmoddi4+0x12c>
 8000716:	4630      	mov	r0, r6
 8000718:	e709      	b.n	800052e <__udivmoddi4+0xde>
 800071a:	4464      	add	r4, ip
 800071c:	3802      	subs	r0, #2
 800071e:	e742      	b.n	80005a6 <__udivmoddi4+0x156>

08000720 <__aeabi_idiv0>:
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop

08000724 <asm_eco_tester>:
	asm_invertir(myVec, myVecSize);
}


/* EJERCICIO 10.1 ------------------------------------------------------------*/
void asm_eco_tester(void) {
 8000724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000728:	b089      	sub	sp, #36	; 0x24
 800072a:	af02      	add	r7, sp, #8
 800072c:	466b      	mov	r3, sp
 800072e:	461e      	mov	r6, r3

	const uint16_t bufferSize = 4096;
 8000730:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000734:	81fb      	strh	r3, [r7, #14]
	const uint16_t samplingRate = 44100;
 8000736:	f64a 4344 	movw	r3, #44100	; 0xac44
 800073a:	823b      	strh	r3, [r7, #16]
	const uint16_t delay_ms = 20;
 800073c:	2314      	movs	r3, #20
 800073e:	827b      	strh	r3, [r7, #18]

	int16_t myVecIn[bufferSize];
 8000740:	89fb      	ldrh	r3, [r7, #14]
 8000742:	3b01      	subs	r3, #1
 8000744:	617b      	str	r3, [r7, #20]
 8000746:	89fb      	ldrh	r3, [r7, #14]
 8000748:	2200      	movs	r2, #0
 800074a:	469a      	mov	sl, r3
 800074c:	4693      	mov	fp, r2
 800074e:	f04f 0200 	mov.w	r2, #0
 8000752:	f04f 0300 	mov.w	r3, #0
 8000756:	ea4f 130b 	mov.w	r3, fp, lsl #4
 800075a:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 800075e:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8000762:	89fb      	ldrh	r3, [r7, #14]
 8000764:	2200      	movs	r2, #0
 8000766:	4698      	mov	r8, r3
 8000768:	4691      	mov	r9, r2
 800076a:	f04f 0200 	mov.w	r2, #0
 800076e:	f04f 0300 	mov.w	r3, #0
 8000772:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8000776:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 800077a:	ea4f 1208 	mov.w	r2, r8, lsl #4
 800077e:	89fb      	ldrh	r3, [r7, #14]
 8000780:	005b      	lsls	r3, r3, #1
 8000782:	3307      	adds	r3, #7
 8000784:	08db      	lsrs	r3, r3, #3
 8000786:	00db      	lsls	r3, r3, #3
 8000788:	ebad 0d03 	sub.w	sp, sp, r3
 800078c:	ab02      	add	r3, sp, #8
 800078e:	3301      	adds	r3, #1
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	005b      	lsls	r3, r3, #1
 8000794:	60bb      	str	r3, [r7, #8]
	int16_t myVecOut[bufferSize];
 8000796:	89fb      	ldrh	r3, [r7, #14]
 8000798:	3b01      	subs	r3, #1
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	89fb      	ldrh	r3, [r7, #14]
 800079e:	2200      	movs	r2, #0
 80007a0:	461c      	mov	r4, r3
 80007a2:	4615      	mov	r5, r2
 80007a4:	f04f 0200 	mov.w	r2, #0
 80007a8:	f04f 0300 	mov.w	r3, #0
 80007ac:	012b      	lsls	r3, r5, #4
 80007ae:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80007b2:	0122      	lsls	r2, r4, #4
 80007b4:	89fb      	ldrh	r3, [r7, #14]
 80007b6:	2200      	movs	r2, #0
 80007b8:	4618      	mov	r0, r3
 80007ba:	4611      	mov	r1, r2
 80007bc:	f04f 0200 	mov.w	r2, #0
 80007c0:	f04f 0300 	mov.w	r3, #0
 80007c4:	010b      	lsls	r3, r1, #4
 80007c6:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 80007ca:	0102      	lsls	r2, r0, #4
 80007cc:	89fb      	ldrh	r3, [r7, #14]
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	3307      	adds	r3, #7
 80007d2:	08db      	lsrs	r3, r3, #3
 80007d4:	00db      	lsls	r3, r3, #3
 80007d6:	ebad 0d03 	sub.w	sp, sp, r3
 80007da:	ab02      	add	r3, sp, #8
 80007dc:	3301      	adds	r3, #1
 80007de:	085b      	lsrs	r3, r3, #1
 80007e0:	005b      	lsls	r3, r3, #1
 80007e2:	603b      	str	r3, [r7, #0]

	srand(0);
 80007e4:	2000      	movs	r0, #0
 80007e6:	f002 ff15 	bl	8003614 <srand>

	for(uint16_t i = 0; i < bufferSize; i++) {
 80007ea:	2300      	movs	r3, #0
 80007ec:	81bb      	strh	r3, [r7, #12]
 80007ee:	e013      	b.n	8000818 <asm_eco_tester+0xf4>

		myVecIn[i] = rand() % 65536 - 32768;
 80007f0:	f002 ff3e 	bl	8003670 <rand>
 80007f4:	4603      	mov	r3, r0
 80007f6:	425a      	negs	r2, r3
 80007f8:	b29b      	uxth	r3, r3
 80007fa:	b292      	uxth	r2, r2
 80007fc:	bf58      	it	pl
 80007fe:	4253      	negpl	r3, r2
 8000800:	b29b      	uxth	r3, r3
 8000802:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8000806:	b29b      	uxth	r3, r3
 8000808:	89ba      	ldrh	r2, [r7, #12]
 800080a:	b219      	sxth	r1, r3
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint16_t i = 0; i < bufferSize; i++) {
 8000812:	89bb      	ldrh	r3, [r7, #12]
 8000814:	3301      	adds	r3, #1
 8000816:	81bb      	strh	r3, [r7, #12]
 8000818:	89ba      	ldrh	r2, [r7, #12]
 800081a:	89fb      	ldrh	r3, [r7, #14]
 800081c:	429a      	cmp	r2, r3
 800081e:	d3e7      	bcc.n	80007f0 <asm_eco_tester+0xcc>
	}

	asm_eco(myVecIn, myVecOut, bufferSize, samplingRate, delay_ms);
 8000820:	8a39      	ldrh	r1, [r7, #16]
 8000822:	89fa      	ldrh	r2, [r7, #14]
 8000824:	8a7b      	ldrh	r3, [r7, #18]
 8000826:	9300      	str	r3, [sp, #0]
 8000828:	460b      	mov	r3, r1
 800082a:	6839      	ldr	r1, [r7, #0]
 800082c:	68b8      	ldr	r0, [r7, #8]
 800082e:	f7ff fd7d 	bl	800032c <asm_eco>
 8000832:	46b5      	mov	sp, r6
}
 8000834:	bf00      	nop
 8000836:	371c      	adds	r7, #28
 8000838:	46bd      	mov	sp, r7
 800083a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800083e <PrivilegiosSVC>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void PrivilegiosSVC (void)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	b088      	sub	sp, #32
 8000842:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8000844:	f3ef 8314 	mrs	r3, CONTROL
 8000848:	607b      	str	r3, [r7, #4]
  return(result);
 800084a:	687b      	ldr	r3, [r7, #4]
    // bit 1: Mapeo del stack pointer(sp). MSP=0, PSP=1.
    // bit 0: Modo de ejecucion en Thread. Privilegiado=0, No privilegiado=1.
    //        Recordar que este valor solo se usa en modo Thread. Las
    //        interrupciones siempre se ejecutan en modo Handler con total
    //        privilegio.
    uint32_t x = __get_CONTROL ();
 800084c:	61fb      	str	r3, [r7, #28]

    // Actividad de debug: Ver registro "control" y valor de variable "x".
    //__BKPT (0);

    x |= 1;
 800084e:	69fb      	ldr	r3, [r7, #28]
 8000850:	f043 0301 	orr.w	r3, r3, #1
 8000854:	61fb      	str	r3, [r7, #28]
 8000856:	69fb      	ldr	r3, [r7, #28]
 8000858:	60bb      	str	r3, [r7, #8]
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 800085a:	68bb      	ldr	r3, [r7, #8]
 800085c:	f383 8814 	msr	CONTROL, r3
}
 8000860:	bf00      	nop
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8000862:	f3ef 8314 	mrs	r3, CONTROL
 8000866:	60fb      	str	r3, [r7, #12]
  return(result);
 8000868:	68fb      	ldr	r3, [r7, #12]
    // bit 0 a modo No privilegiado.
    __set_CONTROL (x);

    // En este punto se estaria ejecutando en modo No privilegiado.
    // Lectura del registro "control" para confirmar.
    x = __get_CONTROL ();
 800086a:	61fb      	str	r3, [r7, #28]

    // Actividad de debug: Ver registro "control" y valor de variable "x".
    //__BKPT (0);

    x &= ~1u;
 800086c:	69fb      	ldr	r3, [r7, #28]
 800086e:	f023 0301 	bic.w	r3, r3, #1
 8000872:	61fb      	str	r3, [r7, #28]
 8000874:	69fb      	ldr	r3, [r7, #28]
 8000876:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8000878:	693b      	ldr	r3, [r7, #16]
 800087a:	f383 8814 	msr	CONTROL, r3
}
 800087e:	bf00      	nop
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8000880:	f3ef 8314 	mrs	r3, CONTROL
 8000884:	617b      	str	r3, [r7, #20]
  return(result);
 8000886:	697b      	ldr	r3, [r7, #20]
    // Se intenta volver a modo Privilegiado (bit 0, valor 0).
    __set_CONTROL (x);

    // Confirma que esta operacion es ignorada por estar ejecutandose en modo
    // Thread no privilegiado.
    x = __get_CONTROL ();
 8000888:	61fb      	str	r3, [r7, #28]
    // Para esto se invoca por software a la interrupcion SVC (Supervisor Call)
    // utilizando la instruccion "svc".
    // No hay intrinsics para realizar esta tarea. Para utilizar la instruccion
    // es necesario implementar una funcion en assembler. Ver el archivo
    // asm_func.S.
    asm_svc ();
 800088a:	f7ff fcb1 	bl	80001f0 <asm_svc>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 800088e:	f3ef 8314 	mrs	r3, CONTROL
 8000892:	61bb      	str	r3, [r7, #24]
  return(result);
 8000894:	69bb      	ldr	r3, [r7, #24]

    // El sistema operativo (el handler de SVC) deberia haber devuelto el modo
    // de ejecucion de Thread a privilegiado (bit 0 en valor 0).
    x = __get_CONTROL ();
 8000896:	61fb      	str	r3, [r7, #28]

    // Fin del ejemplo de SVC
}
 8000898:	bf00      	nop
 800089a:	3720      	adds	r7, #32
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}

080008a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008a4:	f000 fca2 	bl	80011ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008a8:	f000 f80e 	bl	80008c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008ac:	f000 f91c 	bl	8000ae8 <MX_GPIO_Init>
  MX_ETH_Init();
 80008b0:	f000 f874 	bl	800099c <MX_ETH_Init>
  MX_USART3_UART_Init();
 80008b4:	f000 f8c0 	bl	8000a38 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80008b8:	f000 f8e8 	bl	8000a8c <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  PrivilegiosSVC();
 80008bc:	f7ff ffbf 	bl	800083e <PrivilegiosSVC>
  //asm_filtroVentana10_tester(); 		// EJERCICIO 5
  ///asm_pack32to16_tester(); 			// EJERCICIO 6
  //asm_max_tester(); 					// EJERCICIO 7
  //asm_downsampleM_tester();			// EJERCICIO 8
  //asm_invertir_tester();				// EJERCICIO 9
  asm_eco_tester();					// EJERCICIO 10.1
 80008c0:	f7ff ff30 	bl	8000724 <asm_eco_tester>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008c4:	e7fe      	b.n	80008c4 <main+0x24>
	...

080008c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b094      	sub	sp, #80	; 0x50
 80008cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ce:	f107 0320 	add.w	r3, r7, #32
 80008d2:	2230      	movs	r2, #48	; 0x30
 80008d4:	2100      	movs	r1, #0
 80008d6:	4618      	mov	r0, r3
 80008d8:	f002 fe94 	bl	8003604 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008dc:	f107 030c 	add.w	r3, r7, #12
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
 80008ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ec:	2300      	movs	r3, #0
 80008ee:	60bb      	str	r3, [r7, #8]
 80008f0:	4b28      	ldr	r3, [pc, #160]	; (8000994 <SystemClock_Config+0xcc>)
 80008f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f4:	4a27      	ldr	r2, [pc, #156]	; (8000994 <SystemClock_Config+0xcc>)
 80008f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008fa:	6413      	str	r3, [r2, #64]	; 0x40
 80008fc:	4b25      	ldr	r3, [pc, #148]	; (8000994 <SystemClock_Config+0xcc>)
 80008fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000900:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000904:	60bb      	str	r3, [r7, #8]
 8000906:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000908:	2300      	movs	r3, #0
 800090a:	607b      	str	r3, [r7, #4]
 800090c:	4b22      	ldr	r3, [pc, #136]	; (8000998 <SystemClock_Config+0xd0>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a21      	ldr	r2, [pc, #132]	; (8000998 <SystemClock_Config+0xd0>)
 8000912:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000916:	6013      	str	r3, [r2, #0]
 8000918:	4b1f      	ldr	r3, [pc, #124]	; (8000998 <SystemClock_Config+0xd0>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000920:	607b      	str	r3, [r7, #4]
 8000922:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000924:	2301      	movs	r3, #1
 8000926:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000928:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800092c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800092e:	2302      	movs	r3, #2
 8000930:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000932:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000936:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000938:	2304      	movs	r3, #4
 800093a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800093c:	23a8      	movs	r3, #168	; 0xa8
 800093e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000940:	2302      	movs	r3, #2
 8000942:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000944:	2307      	movs	r3, #7
 8000946:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000948:	f107 0320 	add.w	r3, r7, #32
 800094c:	4618      	mov	r0, r3
 800094e:	f001 fbd3 	bl	80020f8 <HAL_RCC_OscConfig>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000958:	f000 f974 	bl	8000c44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800095c:	230f      	movs	r3, #15
 800095e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000960:	2302      	movs	r3, #2
 8000962:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000968:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800096c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800096e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000972:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	2105      	movs	r1, #5
 800097a:	4618      	mov	r0, r3
 800097c:	f001 fe34 	bl	80025e8 <HAL_RCC_ClockConfig>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000986:	f000 f95d 	bl	8000c44 <Error_Handler>
  }
}
 800098a:	bf00      	nop
 800098c:	3750      	adds	r7, #80	; 0x50
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40023800 	.word	0x40023800
 8000998:	40007000 	.word	0x40007000

0800099c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80009a0:	4b1f      	ldr	r3, [pc, #124]	; (8000a20 <MX_ETH_Init+0x84>)
 80009a2:	4a20      	ldr	r2, [pc, #128]	; (8000a24 <MX_ETH_Init+0x88>)
 80009a4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80009a6:	4b20      	ldr	r3, [pc, #128]	; (8000a28 <MX_ETH_Init+0x8c>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80009ac:	4b1e      	ldr	r3, [pc, #120]	; (8000a28 <MX_ETH_Init+0x8c>)
 80009ae:	2280      	movs	r2, #128	; 0x80
 80009b0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80009b2:	4b1d      	ldr	r3, [pc, #116]	; (8000a28 <MX_ETH_Init+0x8c>)
 80009b4:	22e1      	movs	r2, #225	; 0xe1
 80009b6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80009b8:	4b1b      	ldr	r3, [pc, #108]	; (8000a28 <MX_ETH_Init+0x8c>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80009be:	4b1a      	ldr	r3, [pc, #104]	; (8000a28 <MX_ETH_Init+0x8c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80009c4:	4b18      	ldr	r3, [pc, #96]	; (8000a28 <MX_ETH_Init+0x8c>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80009ca:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <MX_ETH_Init+0x84>)
 80009cc:	4a16      	ldr	r2, [pc, #88]	; (8000a28 <MX_ETH_Init+0x8c>)
 80009ce:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80009d0:	4b13      	ldr	r3, [pc, #76]	; (8000a20 <MX_ETH_Init+0x84>)
 80009d2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80009d6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80009d8:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <MX_ETH_Init+0x84>)
 80009da:	4a14      	ldr	r2, [pc, #80]	; (8000a2c <MX_ETH_Init+0x90>)
 80009dc:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80009de:	4b10      	ldr	r3, [pc, #64]	; (8000a20 <MX_ETH_Init+0x84>)
 80009e0:	4a13      	ldr	r2, [pc, #76]	; (8000a30 <MX_ETH_Init+0x94>)
 80009e2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80009e4:	4b0e      	ldr	r3, [pc, #56]	; (8000a20 <MX_ETH_Init+0x84>)
 80009e6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80009ea:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80009ec:	480c      	ldr	r0, [pc, #48]	; (8000a20 <MX_ETH_Init+0x84>)
 80009ee:	f000 fd79 	bl	80014e4 <HAL_ETH_Init>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80009f8:	f000 f924 	bl	8000c44 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80009fc:	2238      	movs	r2, #56	; 0x38
 80009fe:	2100      	movs	r1, #0
 8000a00:	480c      	ldr	r0, [pc, #48]	; (8000a34 <MX_ETH_Init+0x98>)
 8000a02:	f002 fdff 	bl	8003604 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000a06:	4b0b      	ldr	r3, [pc, #44]	; (8000a34 <MX_ETH_Init+0x98>)
 8000a08:	2221      	movs	r2, #33	; 0x21
 8000a0a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000a0c:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <MX_ETH_Init+0x98>)
 8000a0e:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000a12:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000a14:	4b07      	ldr	r3, [pc, #28]	; (8000a34 <MX_ETH_Init+0x98>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	20000204 	.word	0x20000204
 8000a24:	40028000 	.word	0x40028000
 8000a28:	20000804 	.word	0x20000804
 8000a2c:	20000164 	.word	0x20000164
 8000a30:	200000c4 	.word	0x200000c4
 8000a34:	2000008c 	.word	0x2000008c

08000a38 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a3c:	4b11      	ldr	r3, [pc, #68]	; (8000a84 <MX_USART3_UART_Init+0x4c>)
 8000a3e:	4a12      	ldr	r2, [pc, #72]	; (8000a88 <MX_USART3_UART_Init+0x50>)
 8000a40:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a42:	4b10      	ldr	r3, [pc, #64]	; (8000a84 <MX_USART3_UART_Init+0x4c>)
 8000a44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a48:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	; (8000a84 <MX_USART3_UART_Init+0x4c>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a50:	4b0c      	ldr	r3, [pc, #48]	; (8000a84 <MX_USART3_UART_Init+0x4c>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a56:	4b0b      	ldr	r3, [pc, #44]	; (8000a84 <MX_USART3_UART_Init+0x4c>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a5c:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <MX_USART3_UART_Init+0x4c>)
 8000a5e:	220c      	movs	r2, #12
 8000a60:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a62:	4b08      	ldr	r3, [pc, #32]	; (8000a84 <MX_USART3_UART_Init+0x4c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a68:	4b06      	ldr	r3, [pc, #24]	; (8000a84 <MX_USART3_UART_Init+0x4c>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a6e:	4805      	ldr	r0, [pc, #20]	; (8000a84 <MX_USART3_UART_Init+0x4c>)
 8000a70:	f001 ffda 	bl	8002a28 <HAL_UART_Init>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000a7a:	f000 f8e3 	bl	8000c44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	200002b4 	.word	0x200002b4
 8000a88:	40004800 	.word	0x40004800

08000a8c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000a90:	4b14      	ldr	r3, [pc, #80]	; (8000ae4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a92:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000a96:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000a98:	4b12      	ldr	r3, [pc, #72]	; (8000ae4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a9a:	2204      	movs	r2, #4
 8000a9c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000a9e:	4b11      	ldr	r3, [pc, #68]	; (8000ae4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aa0:	2202      	movs	r2, #2
 8000aa2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000aa4:	4b0f      	ldr	r3, [pc, #60]	; (8000ae4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000aaa:	4b0e      	ldr	r3, [pc, #56]	; (8000ae4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aac:	2202      	movs	r2, #2
 8000aae:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000ab0:	4b0c      	ldr	r3, [pc, #48]	; (8000ae4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000ab6:	4b0b      	ldr	r3, [pc, #44]	; (8000ae4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000abc:	4b09      	ldr	r3, [pc, #36]	; (8000ae4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000ac2:	4b08      	ldr	r3, [pc, #32]	; (8000ae4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000ac8:	4b06      	ldr	r3, [pc, #24]	; (8000ae4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000ace:	4805      	ldr	r0, [pc, #20]	; (8000ae4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ad0:	f001 f9f5 	bl	8001ebe <HAL_PCD_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000ada:	f000 f8b3 	bl	8000c44 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	200002f8 	.word	0x200002f8

08000ae8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b08c      	sub	sp, #48	; 0x30
 8000aec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aee:	f107 031c 	add.w	r3, r7, #28
 8000af2:	2200      	movs	r2, #0
 8000af4:	601a      	str	r2, [r3, #0]
 8000af6:	605a      	str	r2, [r3, #4]
 8000af8:	609a      	str	r2, [r3, #8]
 8000afa:	60da      	str	r2, [r3, #12]
 8000afc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	61bb      	str	r3, [r7, #24]
 8000b02:	4b4c      	ldr	r3, [pc, #304]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b06:	4a4b      	ldr	r2, [pc, #300]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b08:	f043 0304 	orr.w	r3, r3, #4
 8000b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b0e:	4b49      	ldr	r3, [pc, #292]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	f003 0304 	and.w	r3, r3, #4
 8000b16:	61bb      	str	r3, [r7, #24]
 8000b18:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	617b      	str	r3, [r7, #20]
 8000b1e:	4b45      	ldr	r3, [pc, #276]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b22:	4a44      	ldr	r2, [pc, #272]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b28:	6313      	str	r3, [r2, #48]	; 0x30
 8000b2a:	4b42      	ldr	r3, [pc, #264]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b32:	617b      	str	r3, [r7, #20]
 8000b34:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	613b      	str	r3, [r7, #16]
 8000b3a:	4b3e      	ldr	r3, [pc, #248]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	4a3d      	ldr	r2, [pc, #244]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b40:	f043 0301 	orr.w	r3, r3, #1
 8000b44:	6313      	str	r3, [r2, #48]	; 0x30
 8000b46:	4b3b      	ldr	r3, [pc, #236]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	f003 0301 	and.w	r3, r3, #1
 8000b4e:	613b      	str	r3, [r7, #16]
 8000b50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	60fb      	str	r3, [r7, #12]
 8000b56:	4b37      	ldr	r3, [pc, #220]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5a:	4a36      	ldr	r2, [pc, #216]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b5c:	f043 0302 	orr.w	r3, r3, #2
 8000b60:	6313      	str	r3, [r2, #48]	; 0x30
 8000b62:	4b34      	ldr	r3, [pc, #208]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b66:	f003 0302 	and.w	r3, r3, #2
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60bb      	str	r3, [r7, #8]
 8000b72:	4b30      	ldr	r3, [pc, #192]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b76:	4a2f      	ldr	r2, [pc, #188]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b78:	f043 0308 	orr.w	r3, r3, #8
 8000b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7e:	4b2d      	ldr	r3, [pc, #180]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b82:	f003 0308 	and.w	r3, r3, #8
 8000b86:	60bb      	str	r3, [r7, #8]
 8000b88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	607b      	str	r3, [r7, #4]
 8000b8e:	4b29      	ldr	r3, [pc, #164]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b92:	4a28      	ldr	r2, [pc, #160]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b98:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9a:	4b26      	ldr	r3, [pc, #152]	; (8000c34 <MX_GPIO_Init+0x14c>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	f244 0181 	movw	r1, #16513	; 0x4081
 8000bac:	4822      	ldr	r0, [pc, #136]	; (8000c38 <MX_GPIO_Init+0x150>)
 8000bae:	f001 f96d 	bl	8001e8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2140      	movs	r1, #64	; 0x40
 8000bb6:	4821      	ldr	r0, [pc, #132]	; (8000c3c <MX_GPIO_Init+0x154>)
 8000bb8:	f001 f968 	bl	8001e8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000bbc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bc2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000bc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000bcc:	f107 031c 	add.w	r3, r7, #28
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	481b      	ldr	r0, [pc, #108]	; (8000c40 <MX_GPIO_Init+0x158>)
 8000bd4:	f000 ffae 	bl	8001b34 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000bd8:	f244 0381 	movw	r3, #16513	; 0x4081
 8000bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bde:	2301      	movs	r3, #1
 8000be0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be6:	2300      	movs	r3, #0
 8000be8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bea:	f107 031c 	add.w	r3, r7, #28
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4811      	ldr	r0, [pc, #68]	; (8000c38 <MX_GPIO_Init+0x150>)
 8000bf2:	f000 ff9f 	bl	8001b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000bf6:	2340      	movs	r3, #64	; 0x40
 8000bf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c02:	2300      	movs	r3, #0
 8000c04:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000c06:	f107 031c 	add.w	r3, r7, #28
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	480b      	ldr	r0, [pc, #44]	; (8000c3c <MX_GPIO_Init+0x154>)
 8000c0e:	f000 ff91 	bl	8001b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000c12:	2380      	movs	r3, #128	; 0x80
 8000c14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c16:	2300      	movs	r3, #0
 8000c18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c1e:	f107 031c 	add.w	r3, r7, #28
 8000c22:	4619      	mov	r1, r3
 8000c24:	4805      	ldr	r0, [pc, #20]	; (8000c3c <MX_GPIO_Init+0x154>)
 8000c26:	f000 ff85 	bl	8001b34 <HAL_GPIO_Init>

}
 8000c2a:	bf00      	nop
 8000c2c:	3730      	adds	r7, #48	; 0x30
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40020400 	.word	0x40020400
 8000c3c:	40021800 	.word	0x40021800
 8000c40:	40020800 	.word	0x40020800

08000c44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c48:	b672      	cpsid	i
}
 8000c4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c4c:	e7fe      	b.n	8000c4c <Error_Handler+0x8>
	...

08000c50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	607b      	str	r3, [r7, #4]
 8000c5a:	4b10      	ldr	r3, [pc, #64]	; (8000c9c <HAL_MspInit+0x4c>)
 8000c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c5e:	4a0f      	ldr	r2, [pc, #60]	; (8000c9c <HAL_MspInit+0x4c>)
 8000c60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c64:	6453      	str	r3, [r2, #68]	; 0x44
 8000c66:	4b0d      	ldr	r3, [pc, #52]	; (8000c9c <HAL_MspInit+0x4c>)
 8000c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	603b      	str	r3, [r7, #0]
 8000c76:	4b09      	ldr	r3, [pc, #36]	; (8000c9c <HAL_MspInit+0x4c>)
 8000c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7a:	4a08      	ldr	r2, [pc, #32]	; (8000c9c <HAL_MspInit+0x4c>)
 8000c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c80:	6413      	str	r3, [r2, #64]	; 0x40
 8000c82:	4b06      	ldr	r3, [pc, #24]	; (8000c9c <HAL_MspInit+0x4c>)
 8000c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c8a:	603b      	str	r3, [r7, #0]
 8000c8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8e:	bf00      	nop
 8000c90:	370c      	adds	r7, #12
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	40023800 	.word	0x40023800

08000ca0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b08e      	sub	sp, #56	; 0x38
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	60da      	str	r2, [r3, #12]
 8000cb6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a55      	ldr	r2, [pc, #340]	; (8000e14 <HAL_ETH_MspInit+0x174>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	f040 80a4 	bne.w	8000e0c <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	623b      	str	r3, [r7, #32]
 8000cc8:	4b53      	ldr	r3, [pc, #332]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ccc:	4a52      	ldr	r2, [pc, #328]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000cce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000cd2:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd4:	4b50      	ldr	r3, [pc, #320]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cdc:	623b      	str	r3, [r7, #32]
 8000cde:	6a3b      	ldr	r3, [r7, #32]
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	61fb      	str	r3, [r7, #28]
 8000ce4:	4b4c      	ldr	r3, [pc, #304]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce8:	4a4b      	ldr	r2, [pc, #300]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000cea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000cee:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf0:	4b49      	ldr	r3, [pc, #292]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000cf8:	61fb      	str	r3, [r7, #28]
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	61bb      	str	r3, [r7, #24]
 8000d00:	4b45      	ldr	r3, [pc, #276]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d04:	4a44      	ldr	r2, [pc, #272]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d06:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000d0a:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0c:	4b42      	ldr	r3, [pc, #264]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000d14:	61bb      	str	r3, [r7, #24]
 8000d16:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d18:	2300      	movs	r3, #0
 8000d1a:	617b      	str	r3, [r7, #20]
 8000d1c:	4b3e      	ldr	r3, [pc, #248]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d20:	4a3d      	ldr	r2, [pc, #244]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d22:	f043 0304 	orr.w	r3, r3, #4
 8000d26:	6313      	str	r3, [r2, #48]	; 0x30
 8000d28:	4b3b      	ldr	r3, [pc, #236]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2c:	f003 0304 	and.w	r3, r3, #4
 8000d30:	617b      	str	r3, [r7, #20]
 8000d32:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d34:	2300      	movs	r3, #0
 8000d36:	613b      	str	r3, [r7, #16]
 8000d38:	4b37      	ldr	r3, [pc, #220]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3c:	4a36      	ldr	r2, [pc, #216]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d3e:	f043 0301 	orr.w	r3, r3, #1
 8000d42:	6313      	str	r3, [r2, #48]	; 0x30
 8000d44:	4b34      	ldr	r3, [pc, #208]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d48:	f003 0301 	and.w	r3, r3, #1
 8000d4c:	613b      	str	r3, [r7, #16]
 8000d4e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d50:	2300      	movs	r3, #0
 8000d52:	60fb      	str	r3, [r7, #12]
 8000d54:	4b30      	ldr	r3, [pc, #192]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d58:	4a2f      	ldr	r2, [pc, #188]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d5a:	f043 0302 	orr.w	r3, r3, #2
 8000d5e:	6313      	str	r3, [r2, #48]	; 0x30
 8000d60:	4b2d      	ldr	r3, [pc, #180]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d64:	f003 0302 	and.w	r3, r3, #2
 8000d68:	60fb      	str	r3, [r7, #12]
 8000d6a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	60bb      	str	r3, [r7, #8]
 8000d70:	4b29      	ldr	r3, [pc, #164]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d74:	4a28      	ldr	r2, [pc, #160]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d7a:	6313      	str	r3, [r2, #48]	; 0x30
 8000d7c:	4b26      	ldr	r3, [pc, #152]	; (8000e18 <HAL_ETH_MspInit+0x178>)
 8000d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d84:	60bb      	str	r3, [r7, #8]
 8000d86:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000d88:	2332      	movs	r3, #50	; 0x32
 8000d8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d90:	2300      	movs	r3, #0
 8000d92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d94:	2303      	movs	r3, #3
 8000d96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d98:	230b      	movs	r3, #11
 8000d9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da0:	4619      	mov	r1, r3
 8000da2:	481e      	ldr	r0, [pc, #120]	; (8000e1c <HAL_ETH_MspInit+0x17c>)
 8000da4:	f000 fec6 	bl	8001b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000da8:	2386      	movs	r3, #134	; 0x86
 8000daa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dac:	2302      	movs	r3, #2
 8000dae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db4:	2303      	movs	r3, #3
 8000db6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000db8:	230b      	movs	r3, #11
 8000dba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4817      	ldr	r0, [pc, #92]	; (8000e20 <HAL_ETH_MspInit+0x180>)
 8000dc4:	f000 feb6 	bl	8001b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000dc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dcc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000dda:	230b      	movs	r3, #11
 8000ddc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000dde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000de2:	4619      	mov	r1, r3
 8000de4:	480f      	ldr	r0, [pc, #60]	; (8000e24 <HAL_ETH_MspInit+0x184>)
 8000de6:	f000 fea5 	bl	8001b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000dea:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000dee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df0:	2302      	movs	r3, #2
 8000df2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000dfc:	230b      	movs	r3, #11
 8000dfe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e04:	4619      	mov	r1, r3
 8000e06:	4808      	ldr	r0, [pc, #32]	; (8000e28 <HAL_ETH_MspInit+0x188>)
 8000e08:	f000 fe94 	bl	8001b34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000e0c:	bf00      	nop
 8000e0e:	3738      	adds	r7, #56	; 0x38
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	40028000 	.word	0x40028000
 8000e18:	40023800 	.word	0x40023800
 8000e1c:	40020800 	.word	0x40020800
 8000e20:	40020000 	.word	0x40020000
 8000e24:	40020400 	.word	0x40020400
 8000e28:	40021800 	.word	0x40021800

08000e2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08a      	sub	sp, #40	; 0x28
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e34:	f107 0314 	add.w	r3, r7, #20
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
 8000e3c:	605a      	str	r2, [r3, #4]
 8000e3e:	609a      	str	r2, [r3, #8]
 8000e40:	60da      	str	r2, [r3, #12]
 8000e42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a19      	ldr	r2, [pc, #100]	; (8000eb0 <HAL_UART_MspInit+0x84>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d12c      	bne.n	8000ea8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	613b      	str	r3, [r7, #16]
 8000e52:	4b18      	ldr	r3, [pc, #96]	; (8000eb4 <HAL_UART_MspInit+0x88>)
 8000e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e56:	4a17      	ldr	r2, [pc, #92]	; (8000eb4 <HAL_UART_MspInit+0x88>)
 8000e58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e5c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e5e:	4b15      	ldr	r3, [pc, #84]	; (8000eb4 <HAL_UART_MspInit+0x88>)
 8000e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e66:	613b      	str	r3, [r7, #16]
 8000e68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <HAL_UART_MspInit+0x88>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	4a10      	ldr	r2, [pc, #64]	; (8000eb4 <HAL_UART_MspInit+0x88>)
 8000e74:	f043 0308 	orr.w	r3, r3, #8
 8000e78:	6313      	str	r3, [r2, #48]	; 0x30
 8000e7a:	4b0e      	ldr	r3, [pc, #56]	; (8000eb4 <HAL_UART_MspInit+0x88>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7e:	f003 0308 	and.w	r3, r3, #8
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000e86:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e90:	2300      	movs	r3, #0
 8000e92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e94:	2303      	movs	r3, #3
 8000e96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e98:	2307      	movs	r3, #7
 8000e9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e9c:	f107 0314 	add.w	r3, r7, #20
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4805      	ldr	r0, [pc, #20]	; (8000eb8 <HAL_UART_MspInit+0x8c>)
 8000ea4:	f000 fe46 	bl	8001b34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000ea8:	bf00      	nop
 8000eaa:	3728      	adds	r7, #40	; 0x28
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40004800 	.word	0x40004800
 8000eb4:	40023800 	.word	0x40023800
 8000eb8:	40020c00 	.word	0x40020c00

08000ebc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b08a      	sub	sp, #40	; 0x28
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec4:	f107 0314 	add.w	r3, r7, #20
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000edc:	d13f      	bne.n	8000f5e <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	613b      	str	r3, [r7, #16]
 8000ee2:	4b21      	ldr	r3, [pc, #132]	; (8000f68 <HAL_PCD_MspInit+0xac>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee6:	4a20      	ldr	r2, [pc, #128]	; (8000f68 <HAL_PCD_MspInit+0xac>)
 8000ee8:	f043 0301 	orr.w	r3, r3, #1
 8000eec:	6313      	str	r3, [r2, #48]	; 0x30
 8000eee:	4b1e      	ldr	r3, [pc, #120]	; (8000f68 <HAL_PCD_MspInit+0xac>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	613b      	str	r3, [r7, #16]
 8000ef8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000efa:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000efe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f00:	2302      	movs	r3, #2
 8000f02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f08:	2303      	movs	r3, #3
 8000f0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000f0c:	230a      	movs	r3, #10
 8000f0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	4619      	mov	r1, r3
 8000f16:	4815      	ldr	r0, [pc, #84]	; (8000f6c <HAL_PCD_MspInit+0xb0>)
 8000f18:	f000 fe0c 	bl	8001b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000f1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f22:	2300      	movs	r3, #0
 8000f24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f2a:	f107 0314 	add.w	r3, r7, #20
 8000f2e:	4619      	mov	r1, r3
 8000f30:	480e      	ldr	r0, [pc, #56]	; (8000f6c <HAL_PCD_MspInit+0xb0>)
 8000f32:	f000 fdff 	bl	8001b34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000f36:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <HAL_PCD_MspInit+0xac>)
 8000f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f3a:	4a0b      	ldr	r2, [pc, #44]	; (8000f68 <HAL_PCD_MspInit+0xac>)
 8000f3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f40:	6353      	str	r3, [r2, #52]	; 0x34
 8000f42:	2300      	movs	r3, #0
 8000f44:	60fb      	str	r3, [r7, #12]
 8000f46:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <HAL_PCD_MspInit+0xac>)
 8000f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f4a:	4a07      	ldr	r2, [pc, #28]	; (8000f68 <HAL_PCD_MspInit+0xac>)
 8000f4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f50:	6453      	str	r3, [r2, #68]	; 0x44
 8000f52:	4b05      	ldr	r3, [pc, #20]	; (8000f68 <HAL_PCD_MspInit+0xac>)
 8000f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000f5e:	bf00      	nop
 8000f60:	3728      	adds	r7, #40	; 0x28
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40023800 	.word	0x40023800
 8000f6c:	40020000 	.word	0x40020000

08000f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f74:	e7fe      	b.n	8000f74 <NMI_Handler+0x4>

08000f76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f76:	b480      	push	{r7}
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f7a:	e7fe      	b.n	8000f7a <HardFault_Handler+0x4>

08000f7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f80:	e7fe      	b.n	8000f80 <MemManage_Handler+0x4>

08000f82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f82:	b480      	push	{r7}
 8000f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f86:	e7fe      	b.n	8000f86 <BusFault_Handler+0x4>

08000f88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f8c:	e7fe      	b.n	8000f8c <UsageFault_Handler+0x4>

08000f8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b085      	sub	sp, #20
 8000f92:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8000f94:	f3ef 8314 	mrs	r3, CONTROL
 8000f98:	607b      	str	r3, [r7, #4]
  return(result);
 8000f9a:	687b      	ldr	r3, [r7, #4]
	// Handler de la interrupcion "SVC" (Supervisor Call).
	// Usado por el ejemplo "PrivilegiosSVC".

    // Se obtiene el valor del registro "control". El bit 0 indica el nivel
    // de privilegio en modo "Thread". Deberia ser 1: No privilegiado.
    uint32_t x = __get_CONTROL ();
 8000f9c:	60fb      	str	r3, [r7, #12]

    // Borra el bit 0. Nuevo valor 0: privilegiado.
    x &= ~1u;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	f023 0301 	bic.w	r3, r3, #1
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	f383 8814 	msr	CONTROL, r3
}
 8000fb0:	bf00      	nop
    __set_CONTROL (x);
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	3714      	adds	r7, #20
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fc2:	bf00      	nop
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr

08000fcc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fd0:	bf00      	nop
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fde:	f000 f957 	bl	8001290 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0
	return 1;
 8000fea:	2301      	movs	r3, #1
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr

08000ff6 <_kill>:

int _kill(int pid, int sig)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b082      	sub	sp, #8
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001000:	f002 fad6 	bl	80035b0 <__errno>
 8001004:	4603      	mov	r3, r0
 8001006:	2216      	movs	r2, #22
 8001008:	601a      	str	r2, [r3, #0]
	return -1;
 800100a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800100e:	4618      	mov	r0, r3
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}

08001016 <_exit>:

void _exit (int status)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	b082      	sub	sp, #8
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800101e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f7ff ffe7 	bl	8000ff6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001028:	e7fe      	b.n	8001028 <_exit+0x12>

0800102a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	b086      	sub	sp, #24
 800102e:	af00      	add	r7, sp, #0
 8001030:	60f8      	str	r0, [r7, #12]
 8001032:	60b9      	str	r1, [r7, #8]
 8001034:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]
 800103a:	e00a      	b.n	8001052 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800103c:	f3af 8000 	nop.w
 8001040:	4601      	mov	r1, r0
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	1c5a      	adds	r2, r3, #1
 8001046:	60ba      	str	r2, [r7, #8]
 8001048:	b2ca      	uxtb	r2, r1
 800104a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	3301      	adds	r3, #1
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	697a      	ldr	r2, [r7, #20]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	429a      	cmp	r2, r3
 8001058:	dbf0      	blt.n	800103c <_read+0x12>
	}

return len;
 800105a:	687b      	ldr	r3, [r7, #4]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b086      	sub	sp, #24
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001070:	2300      	movs	r3, #0
 8001072:	617b      	str	r3, [r7, #20]
 8001074:	e009      	b.n	800108a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	1c5a      	adds	r2, r3, #1
 800107a:	60ba      	str	r2, [r7, #8]
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	4618      	mov	r0, r3
 8001080:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	3301      	adds	r3, #1
 8001088:	617b      	str	r3, [r7, #20]
 800108a:	697a      	ldr	r2, [r7, #20]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	429a      	cmp	r2, r3
 8001090:	dbf1      	blt.n	8001076 <_write+0x12>
	}
	return len;
 8001092:	687b      	ldr	r3, [r7, #4]
}
 8001094:	4618      	mov	r0, r3
 8001096:	3718      	adds	r7, #24
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <_close>:

int _close(int file)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
	return -1;
 80010a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010c4:	605a      	str	r2, [r3, #4]
	return 0;
 80010c6:	2300      	movs	r3, #0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <_isatty>:

int _isatty(int file)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	return 1;
 80010dc:	2301      	movs	r3, #1
}
 80010de:	4618      	mov	r0, r3
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010ea:	b480      	push	{r7}
 80010ec:	b085      	sub	sp, #20
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	60f8      	str	r0, [r7, #12]
 80010f2:	60b9      	str	r1, [r7, #8]
 80010f4:	607a      	str	r2, [r7, #4]
	return 0;
 80010f6:	2300      	movs	r3, #0
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3714      	adds	r7, #20
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800110c:	4a14      	ldr	r2, [pc, #80]	; (8001160 <_sbrk+0x5c>)
 800110e:	4b15      	ldr	r3, [pc, #84]	; (8001164 <_sbrk+0x60>)
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001118:	4b13      	ldr	r3, [pc, #76]	; (8001168 <_sbrk+0x64>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d102      	bne.n	8001126 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001120:	4b11      	ldr	r3, [pc, #68]	; (8001168 <_sbrk+0x64>)
 8001122:	4a12      	ldr	r2, [pc, #72]	; (800116c <_sbrk+0x68>)
 8001124:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001126:	4b10      	ldr	r3, [pc, #64]	; (8001168 <_sbrk+0x64>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4413      	add	r3, r2
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	429a      	cmp	r2, r3
 8001132:	d207      	bcs.n	8001144 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001134:	f002 fa3c 	bl	80035b0 <__errno>
 8001138:	4603      	mov	r3, r0
 800113a:	220c      	movs	r2, #12
 800113c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800113e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001142:	e009      	b.n	8001158 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001144:	4b08      	ldr	r3, [pc, #32]	; (8001168 <_sbrk+0x64>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800114a:	4b07      	ldr	r3, [pc, #28]	; (8001168 <_sbrk+0x64>)
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4413      	add	r3, r2
 8001152:	4a05      	ldr	r2, [pc, #20]	; (8001168 <_sbrk+0x64>)
 8001154:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001156:	68fb      	ldr	r3, [r7, #12]
}
 8001158:	4618      	mov	r0, r3
 800115a:	3718      	adds	r7, #24
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20030000 	.word	0x20030000
 8001164:	00000400 	.word	0x00000400
 8001168:	2000080c 	.word	0x2000080c
 800116c:	20000828 	.word	0x20000828

08001170 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001174:	4b06      	ldr	r3, [pc, #24]	; (8001190 <SystemInit+0x20>)
 8001176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800117a:	4a05      	ldr	r2, [pc, #20]	; (8001190 <SystemInit+0x20>)
 800117c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001180:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e000ed00 	.word	0xe000ed00

08001194 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  nop
 8001194:	bf00      	nop
  nop
 8001196:	bf00      	nop
  ldr   sp, =_estack       /* set stack pointer */
 8001198:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011d0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800119c:	480d      	ldr	r0, [pc, #52]	; (80011d4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800119e:	490e      	ldr	r1, [pc, #56]	; (80011d8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011a0:	4a0e      	ldr	r2, [pc, #56]	; (80011dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011a4:	e002      	b.n	80011ac <LoopCopyDataInit>

080011a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011aa:	3304      	adds	r3, #4

080011ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011b0:	d3f9      	bcc.n	80011a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011b2:	4a0b      	ldr	r2, [pc, #44]	; (80011e0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80011b4:	4c0b      	ldr	r4, [pc, #44]	; (80011e4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80011b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011b8:	e001      	b.n	80011be <LoopFillZerobss>

080011ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011bc:	3204      	adds	r2, #4

080011be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011c0:	d3fb      	bcc.n	80011ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011c2:	f7ff ffd5 	bl	8001170 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011c6:	f002 f9f9 	bl	80035bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ca:	f7ff fb69 	bl	80008a0 <main>
  bx  lr    
 80011ce:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80011d0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80011d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011d8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80011dc:	08004868 	.word	0x08004868
  ldr r2, =_sbss
 80011e0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80011e4:	20000824 	.word	0x20000824

080011e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011e8:	e7fe      	b.n	80011e8 <ADC_IRQHandler>
	...

080011ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011f0:	4b0e      	ldr	r3, [pc, #56]	; (800122c <HAL_Init+0x40>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a0d      	ldr	r2, [pc, #52]	; (800122c <HAL_Init+0x40>)
 80011f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011fc:	4b0b      	ldr	r3, [pc, #44]	; (800122c <HAL_Init+0x40>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a0a      	ldr	r2, [pc, #40]	; (800122c <HAL_Init+0x40>)
 8001202:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001206:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001208:	4b08      	ldr	r3, [pc, #32]	; (800122c <HAL_Init+0x40>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a07      	ldr	r2, [pc, #28]	; (800122c <HAL_Init+0x40>)
 800120e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001212:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001214:	2003      	movs	r0, #3
 8001216:	f000 f931 	bl	800147c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800121a:	2000      	movs	r0, #0
 800121c:	f000 f808 	bl	8001230 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001220:	f7ff fd16 	bl	8000c50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001224:	2300      	movs	r3, #0
}
 8001226:	4618      	mov	r0, r3
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40023c00 	.word	0x40023c00

08001230 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001238:	4b12      	ldr	r3, [pc, #72]	; (8001284 <HAL_InitTick+0x54>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <HAL_InitTick+0x58>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	4619      	mov	r1, r3
 8001242:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001246:	fbb3 f3f1 	udiv	r3, r3, r1
 800124a:	fbb2 f3f3 	udiv	r3, r2, r3
 800124e:	4618      	mov	r0, r3
 8001250:	f000 f93b 	bl	80014ca <HAL_SYSTICK_Config>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e00e      	b.n	800127c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2b0f      	cmp	r3, #15
 8001262:	d80a      	bhi.n	800127a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001264:	2200      	movs	r2, #0
 8001266:	6879      	ldr	r1, [r7, #4]
 8001268:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800126c:	f000 f911 	bl	8001492 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001270:	4a06      	ldr	r2, [pc, #24]	; (800128c <HAL_InitTick+0x5c>)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001276:	2300      	movs	r3, #0
 8001278:	e000      	b.n	800127c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
}
 800127c:	4618      	mov	r0, r3
 800127e:	3708      	adds	r7, #8
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	20000000 	.word	0x20000000
 8001288:	20000008 	.word	0x20000008
 800128c:	20000004 	.word	0x20000004

08001290 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001294:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <HAL_IncTick+0x20>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	461a      	mov	r2, r3
 800129a:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <HAL_IncTick+0x24>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4413      	add	r3, r2
 80012a0:	4a04      	ldr	r2, [pc, #16]	; (80012b4 <HAL_IncTick+0x24>)
 80012a2:	6013      	str	r3, [r2, #0]
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	20000008 	.word	0x20000008
 80012b4:	20000810 	.word	0x20000810

080012b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  return uwTick;
 80012bc:	4b03      	ldr	r3, [pc, #12]	; (80012cc <HAL_GetTick+0x14>)
 80012be:	681b      	ldr	r3, [r3, #0]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	20000810 	.word	0x20000810

080012d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012d8:	f7ff ffee 	bl	80012b8 <HAL_GetTick>
 80012dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80012e8:	d005      	beq.n	80012f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012ea:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <HAL_Delay+0x44>)
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	461a      	mov	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	4413      	add	r3, r2
 80012f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012f6:	bf00      	nop
 80012f8:	f7ff ffde 	bl	80012b8 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	429a      	cmp	r2, r3
 8001306:	d8f7      	bhi.n	80012f8 <HAL_Delay+0x28>
  {
  }
}
 8001308:	bf00      	nop
 800130a:	bf00      	nop
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000008 	.word	0x20000008

08001318 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f003 0307 	and.w	r3, r3, #7
 8001326:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001328:	4b0c      	ldr	r3, [pc, #48]	; (800135c <__NVIC_SetPriorityGrouping+0x44>)
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800132e:	68ba      	ldr	r2, [r7, #8]
 8001330:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001334:	4013      	ands	r3, r2
 8001336:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001340:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001344:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001348:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800134a:	4a04      	ldr	r2, [pc, #16]	; (800135c <__NVIC_SetPriorityGrouping+0x44>)
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	60d3      	str	r3, [r2, #12]
}
 8001350:	bf00      	nop
 8001352:	3714      	adds	r7, #20
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001364:	4b04      	ldr	r3, [pc, #16]	; (8001378 <__NVIC_GetPriorityGrouping+0x18>)
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	0a1b      	lsrs	r3, r3, #8
 800136a:	f003 0307 	and.w	r3, r3, #7
}
 800136e:	4618      	mov	r0, r3
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	e000ed00 	.word	0xe000ed00

0800137c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	6039      	str	r1, [r7, #0]
 8001386:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138c:	2b00      	cmp	r3, #0
 800138e:	db0a      	blt.n	80013a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	b2da      	uxtb	r2, r3
 8001394:	490c      	ldr	r1, [pc, #48]	; (80013c8 <__NVIC_SetPriority+0x4c>)
 8001396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139a:	0112      	lsls	r2, r2, #4
 800139c:	b2d2      	uxtb	r2, r2
 800139e:	440b      	add	r3, r1
 80013a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013a4:	e00a      	b.n	80013bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	4908      	ldr	r1, [pc, #32]	; (80013cc <__NVIC_SetPriority+0x50>)
 80013ac:	79fb      	ldrb	r3, [r7, #7]
 80013ae:	f003 030f 	and.w	r3, r3, #15
 80013b2:	3b04      	subs	r3, #4
 80013b4:	0112      	lsls	r2, r2, #4
 80013b6:	b2d2      	uxtb	r2, r2
 80013b8:	440b      	add	r3, r1
 80013ba:	761a      	strb	r2, [r3, #24]
}
 80013bc:	bf00      	nop
 80013be:	370c      	adds	r7, #12
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr
 80013c8:	e000e100 	.word	0xe000e100
 80013cc:	e000ed00 	.word	0xe000ed00

080013d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b089      	sub	sp, #36	; 0x24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	f003 0307 	and.w	r3, r3, #7
 80013e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	f1c3 0307 	rsb	r3, r3, #7
 80013ea:	2b04      	cmp	r3, #4
 80013ec:	bf28      	it	cs
 80013ee:	2304      	movcs	r3, #4
 80013f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	3304      	adds	r3, #4
 80013f6:	2b06      	cmp	r3, #6
 80013f8:	d902      	bls.n	8001400 <NVIC_EncodePriority+0x30>
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	3b03      	subs	r3, #3
 80013fe:	e000      	b.n	8001402 <NVIC_EncodePriority+0x32>
 8001400:	2300      	movs	r3, #0
 8001402:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001404:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	fa02 f303 	lsl.w	r3, r2, r3
 800140e:	43da      	mvns	r2, r3
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	401a      	ands	r2, r3
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001418:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	fa01 f303 	lsl.w	r3, r1, r3
 8001422:	43d9      	mvns	r1, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001428:	4313      	orrs	r3, r2
         );
}
 800142a:	4618      	mov	r0, r3
 800142c:	3724      	adds	r7, #36	; 0x24
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
	...

08001438 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	3b01      	subs	r3, #1
 8001444:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001448:	d301      	bcc.n	800144e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800144a:	2301      	movs	r3, #1
 800144c:	e00f      	b.n	800146e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800144e:	4a0a      	ldr	r2, [pc, #40]	; (8001478 <SysTick_Config+0x40>)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	3b01      	subs	r3, #1
 8001454:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001456:	210f      	movs	r1, #15
 8001458:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800145c:	f7ff ff8e 	bl	800137c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001460:	4b05      	ldr	r3, [pc, #20]	; (8001478 <SysTick_Config+0x40>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001466:	4b04      	ldr	r3, [pc, #16]	; (8001478 <SysTick_Config+0x40>)
 8001468:	2207      	movs	r2, #7
 800146a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800146c:	2300      	movs	r3, #0
}
 800146e:	4618      	mov	r0, r3
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	e000e010 	.word	0xe000e010

0800147c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7ff ff47 	bl	8001318 <__NVIC_SetPriorityGrouping>
}
 800148a:	bf00      	nop
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001492:	b580      	push	{r7, lr}
 8001494:	b086      	sub	sp, #24
 8001496:	af00      	add	r7, sp, #0
 8001498:	4603      	mov	r3, r0
 800149a:	60b9      	str	r1, [r7, #8]
 800149c:	607a      	str	r2, [r7, #4]
 800149e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014a4:	f7ff ff5c 	bl	8001360 <__NVIC_GetPriorityGrouping>
 80014a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	68b9      	ldr	r1, [r7, #8]
 80014ae:	6978      	ldr	r0, [r7, #20]
 80014b0:	f7ff ff8e 	bl	80013d0 <NVIC_EncodePriority>
 80014b4:	4602      	mov	r2, r0
 80014b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014ba:	4611      	mov	r1, r2
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff ff5d 	bl	800137c <__NVIC_SetPriority>
}
 80014c2:	bf00      	nop
 80014c4:	3718      	adds	r7, #24
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b082      	sub	sp, #8
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f7ff ffb0 	bl	8001438 <SysTick_Config>
 80014d8:	4603      	mov	r3, r0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d101      	bne.n	80014f6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e06c      	b.n	80015d0 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d106      	bne.n	800150e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2223      	movs	r2, #35	; 0x23
 8001504:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f7ff fbc9 	bl	8000ca0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	60bb      	str	r3, [r7, #8]
 8001512:	4b31      	ldr	r3, [pc, #196]	; (80015d8 <HAL_ETH_Init+0xf4>)
 8001514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001516:	4a30      	ldr	r2, [pc, #192]	; (80015d8 <HAL_ETH_Init+0xf4>)
 8001518:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800151c:	6453      	str	r3, [r2, #68]	; 0x44
 800151e:	4b2e      	ldr	r3, [pc, #184]	; (80015d8 <HAL_ETH_Init+0xf4>)
 8001520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001522:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001526:	60bb      	str	r3, [r7, #8]
 8001528:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800152a:	4b2c      	ldr	r3, [pc, #176]	; (80015dc <HAL_ETH_Init+0xf8>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	4a2b      	ldr	r2, [pc, #172]	; (80015dc <HAL_ETH_Init+0xf8>)
 8001530:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001534:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001536:	4b29      	ldr	r3, [pc, #164]	; (80015dc <HAL_ETH_Init+0xf8>)
 8001538:	685a      	ldr	r2, [r3, #4]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	4927      	ldr	r1, [pc, #156]	; (80015dc <HAL_ETH_Init+0xf8>)
 8001540:	4313      	orrs	r3, r2
 8001542:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001544:	4b25      	ldr	r3, [pc, #148]	; (80015dc <HAL_ETH_Init+0xf8>)
 8001546:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	6812      	ldr	r2, [r2, #0]
 8001556:	f043 0301 	orr.w	r3, r3, #1
 800155a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800155e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001560:	f7ff feaa 	bl	80012b8 <HAL_GetTick>
 8001564:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001566:	e011      	b.n	800158c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001568:	f7ff fea6 	bl	80012b8 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001576:	d909      	bls.n	800158c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2204      	movs	r2, #4
 800157c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	22e0      	movs	r2, #224	; 0xe0
 8001584:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e021      	b.n	80015d0 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1e4      	bne.n	8001568 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f000 f958 	bl	8001854 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f000 f9ff 	bl	80019a8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f000 fa55 	bl	8001a5a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	461a      	mov	r2, r3
 80015b6:	2100      	movs	r1, #0
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f000 f9bd 	bl	8001938 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2210      	movs	r2, #16
 80015ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3710      	adds	r7, #16
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40023800 	.word	0x40023800
 80015dc:	40013800 	.word	0x40013800

080015e0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	4b51      	ldr	r3, [pc, #324]	; (800173c <ETH_SetMACConfig+0x15c>)
 80015f6:	4013      	ands	r3, r2
 80015f8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	7c1b      	ldrb	r3, [r3, #16]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d102      	bne.n	8001608 <ETH_SetMACConfig+0x28>
 8001602:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001606:	e000      	b.n	800160a <ETH_SetMACConfig+0x2a>
 8001608:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	7c5b      	ldrb	r3, [r3, #17]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d102      	bne.n	8001618 <ETH_SetMACConfig+0x38>
 8001612:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001616:	e000      	b.n	800161a <ETH_SetMACConfig+0x3a>
 8001618:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800161a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001620:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	7fdb      	ldrb	r3, [r3, #31]
 8001626:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001628:	431a      	orrs	r2, r3
                        macconf->Speed |
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800162e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	7f92      	ldrb	r2, [r2, #30]
 8001634:	2a00      	cmp	r2, #0
 8001636:	d102      	bne.n	800163e <ETH_SetMACConfig+0x5e>
 8001638:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800163c:	e000      	b.n	8001640 <ETH_SetMACConfig+0x60>
 800163e:	2200      	movs	r2, #0
                        macconf->Speed |
 8001640:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	7f1b      	ldrb	r3, [r3, #28]
 8001646:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001648:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800164e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	791b      	ldrb	r3, [r3, #4]
 8001654:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001656:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001658:	683a      	ldr	r2, [r7, #0]
 800165a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800165e:	2a00      	cmp	r2, #0
 8001660:	d102      	bne.n	8001668 <ETH_SetMACConfig+0x88>
 8001662:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001666:	e000      	b.n	800166a <ETH_SetMACConfig+0x8a>
 8001668:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800166a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	7bdb      	ldrb	r3, [r3, #15]
 8001670:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001672:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001678:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001680:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001682:	4313      	orrs	r3, r2
 8001684:	68fa      	ldr	r2, [r7, #12]
 8001686:	4313      	orrs	r3, r2
 8001688:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800169a:	2001      	movs	r0, #1
 800169c:	f7ff fe18 	bl	80012d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	68fa      	ldr	r2, [r7, #12]
 80016a6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	699b      	ldr	r3, [r3, #24]
 80016ae:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80016b0:	68fa      	ldr	r2, [r7, #12]
 80016b2:	f64f 7341 	movw	r3, #65345	; 0xff41
 80016b6:	4013      	ands	r3, r2
 80016b8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016be:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80016c0:	683a      	ldr	r2, [r7, #0]
 80016c2:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80016c6:	2a00      	cmp	r2, #0
 80016c8:	d101      	bne.n	80016ce <ETH_SetMACConfig+0xee>
 80016ca:	2280      	movs	r2, #128	; 0x80
 80016cc:	e000      	b.n	80016d0 <ETH_SetMACConfig+0xf0>
 80016ce:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80016d0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80016d6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80016d8:	683a      	ldr	r2, [r7, #0]
 80016da:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80016de:	2a01      	cmp	r2, #1
 80016e0:	d101      	bne.n	80016e6 <ETH_SetMACConfig+0x106>
 80016e2:	2208      	movs	r2, #8
 80016e4:	e000      	b.n	80016e8 <ETH_SetMACConfig+0x108>
 80016e6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80016e8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80016ea:	683a      	ldr	r2, [r7, #0]
 80016ec:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80016f0:	2a01      	cmp	r2, #1
 80016f2:	d101      	bne.n	80016f8 <ETH_SetMACConfig+0x118>
 80016f4:	2204      	movs	r2, #4
 80016f6:	e000      	b.n	80016fa <ETH_SetMACConfig+0x11a>
 80016f8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80016fa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80016fc:	683a      	ldr	r2, [r7, #0]
 80016fe:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001702:	2a01      	cmp	r2, #1
 8001704:	d101      	bne.n	800170a <ETH_SetMACConfig+0x12a>
 8001706:	2202      	movs	r2, #2
 8001708:	e000      	b.n	800170c <ETH_SetMACConfig+0x12c>
 800170a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800170c:	4313      	orrs	r3, r2
 800170e:	68fa      	ldr	r2, [r7, #12]
 8001710:	4313      	orrs	r3, r2
 8001712:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	68fa      	ldr	r2, [r7, #12]
 800171a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	699b      	ldr	r3, [r3, #24]
 8001722:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001724:	2001      	movs	r0, #1
 8001726:	f7ff fdd3 	bl	80012d0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	619a      	str	r2, [r3, #24]
}
 8001732:	bf00      	nop
 8001734:	3710      	adds	r7, #16
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	ff20810f 	.word	0xff20810f

08001740 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
 8001748:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001756:	68fa      	ldr	r2, [r7, #12]
 8001758:	4b3d      	ldr	r3, [pc, #244]	; (8001850 <ETH_SetDMAConfig+0x110>)
 800175a:	4013      	ands	r3, r2
 800175c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	7b1b      	ldrb	r3, [r3, #12]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d102      	bne.n	800176c <ETH_SetDMAConfig+0x2c>
 8001766:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800176a:	e000      	b.n	800176e <ETH_SetDMAConfig+0x2e>
 800176c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	7b5b      	ldrb	r3, [r3, #13]
 8001772:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001774:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	7f52      	ldrb	r2, [r2, #29]
 800177a:	2a00      	cmp	r2, #0
 800177c:	d102      	bne.n	8001784 <ETH_SetDMAConfig+0x44>
 800177e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001782:	e000      	b.n	8001786 <ETH_SetDMAConfig+0x46>
 8001784:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001786:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	7b9b      	ldrb	r3, [r3, #14]
 800178c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800178e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001794:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	7f1b      	ldrb	r3, [r3, #28]
 800179a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800179c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	7f9b      	ldrb	r3, [r3, #30]
 80017a2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80017a4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80017aa:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80017b2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80017b4:	4313      	orrs	r3, r2
 80017b6:	68fa      	ldr	r2, [r7, #12]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017c4:	461a      	mov	r2, r3
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80017d6:	2001      	movs	r0, #1
 80017d8:	f7ff fd7a 	bl	80012d0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017e4:	461a      	mov	r2, r3
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	791b      	ldrb	r3, [r3, #4]
 80017ee:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80017f4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80017fa:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001800:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001808:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800180a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001810:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001812:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001818:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	6812      	ldr	r2, [r2, #0]
 800181e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001822:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001826:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001834:	2001      	movs	r0, #1
 8001836:	f7ff fd4b 	bl	80012d0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001842:	461a      	mov	r2, r3
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	6013      	str	r3, [r2, #0]
}
 8001848:	bf00      	nop
 800184a:	3710      	adds	r7, #16
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	f8de3f23 	.word	0xf8de3f23

08001854 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b0a6      	sub	sp, #152	; 0x98
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800185c:	2301      	movs	r3, #1
 800185e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001862:	2301      	movs	r3, #1
 8001864:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001868:	2300      	movs	r3, #0
 800186a:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800186c:	2300      	movs	r3, #0
 800186e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001872:	2301      	movs	r3, #1
 8001874:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001878:	2300      	movs	r3, #0
 800187a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800187e:	2301      	movs	r3, #1
 8001880:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001884:	2300      	movs	r3, #0
 8001886:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800188a:	2300      	movs	r3, #0
 800188c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001890:	2300      	movs	r3, #0
 8001892:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001894:	2300      	movs	r3, #0
 8001896:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800189a:	2300      	movs	r3, #0
 800189c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800189e:	2300      	movs	r3, #0
 80018a0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80018a4:	2300      	movs	r3, #0
 80018a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80018b0:	2300      	movs	r3, #0
 80018b2:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80018b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80018ba:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80018bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80018c2:	2300      	movs	r3, #0
 80018c4:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80018c8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80018cc:	4619      	mov	r1, r3
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f7ff fe86 	bl	80015e0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80018d4:	2301      	movs	r3, #1
 80018d6:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80018d8:	2301      	movs	r3, #1
 80018da:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80018dc:	2301      	movs	r3, #1
 80018de:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80018e2:	2301      	movs	r3, #1
 80018e4:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80018e6:	2300      	movs	r3, #0
 80018e8:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80018ea:	2300      	movs	r3, #0
 80018ec:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80018f0:	2300      	movs	r3, #0
 80018f2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80018f6:	2300      	movs	r3, #0
 80018f8:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80018fa:	2301      	movs	r3, #1
 80018fc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001900:	2301      	movs	r3, #1
 8001902:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001904:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001908:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800190a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800190e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001910:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001914:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001916:	2301      	movs	r3, #1
 8001918:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800191c:	2300      	movs	r3, #0
 800191e:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001920:	2300      	movs	r3, #0
 8001922:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001924:	f107 0308 	add.w	r3, r7, #8
 8001928:	4619      	mov	r1, r3
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f7ff ff08 	bl	8001740 <ETH_SetDMAConfig>
}
 8001930:	bf00      	nop
 8001932:	3798      	adds	r7, #152	; 0x98
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001938:	b480      	push	{r7}
 800193a:	b087      	sub	sp, #28
 800193c:	af00      	add	r7, sp, #0
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3305      	adds	r3, #5
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	021b      	lsls	r3, r3, #8
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	3204      	adds	r2, #4
 8001950:	7812      	ldrb	r2, [r2, #0]
 8001952:	4313      	orrs	r3, r2
 8001954:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001956:	68ba      	ldr	r2, [r7, #8]
 8001958:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <ETH_MACAddressConfig+0x68>)
 800195a:	4413      	add	r3, r2
 800195c:	461a      	mov	r2, r3
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	3303      	adds	r3, #3
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	061a      	lsls	r2, r3, #24
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	3302      	adds	r3, #2
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	041b      	lsls	r3, r3, #16
 8001972:	431a      	orrs	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3301      	adds	r3, #1
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	021b      	lsls	r3, r3, #8
 800197c:	4313      	orrs	r3, r2
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	7812      	ldrb	r2, [r2, #0]
 8001982:	4313      	orrs	r3, r2
 8001984:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001986:	68ba      	ldr	r2, [r7, #8]
 8001988:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <ETH_MACAddressConfig+0x6c>)
 800198a:	4413      	add	r3, r2
 800198c:	461a      	mov	r2, r3
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	6013      	str	r3, [r2, #0]
}
 8001992:	bf00      	nop
 8001994:	371c      	adds	r7, #28
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	40028040 	.word	0x40028040
 80019a4:	40028044 	.word	0x40028044

080019a8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80019b0:	2300      	movs	r3, #0
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	e03e      	b.n	8001a34 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	68d9      	ldr	r1, [r3, #12]
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	4613      	mov	r3, r2
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4413      	add	r3, r2
 80019c2:	00db      	lsls	r3, r3, #3
 80019c4:	440b      	add	r3, r1
 80019c6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	2200      	movs	r2, #0
 80019d2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	2200      	movs	r2, #0
 80019d8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	2200      	movs	r2, #0
 80019de:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80019e0:	68b9      	ldr	r1, [r7, #8]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	3206      	adds	r2, #6
 80019e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2b02      	cmp	r3, #2
 80019fc:	d80c      	bhi.n	8001a18 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	68d9      	ldr	r1, [r3, #12]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	1c5a      	adds	r2, r3, #1
 8001a06:	4613      	mov	r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	4413      	add	r3, r2
 8001a0c:	00db      	lsls	r3, r3, #3
 8001a0e:	440b      	add	r3, r1
 8001a10:	461a      	mov	r2, r3
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	60da      	str	r2, [r3, #12]
 8001a16:	e004      	b.n	8001a22 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	3301      	adds	r3, #1
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2b03      	cmp	r3, #3
 8001a38:	d9bd      	bls.n	80019b6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	68da      	ldr	r2, [r3, #12]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a4c:	611a      	str	r2, [r3, #16]
}
 8001a4e:	bf00      	nop
 8001a50:	3714      	adds	r7, #20
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b085      	sub	sp, #20
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	e046      	b.n	8001af6 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6919      	ldr	r1, [r3, #16]
 8001a6c:	68fa      	ldr	r2, [r7, #12]
 8001a6e:	4613      	mov	r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	4413      	add	r3, r2
 8001a74:	00db      	lsls	r3, r3, #3
 8001a76:	440b      	add	r3, r1
 8001a78:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	2200      	movs	r2, #0
 8001a84:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	2200      	movs	r2, #0
 8001a96:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001aa4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8001aac:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001aba:	68b9      	ldr	r1, [r7, #8]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	3212      	adds	r2, #18
 8001ac2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d80c      	bhi.n	8001ae6 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6919      	ldr	r1, [r3, #16]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	1c5a      	adds	r2, r3, #1
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	4413      	add	r3, r2
 8001ada:	00db      	lsls	r3, r3, #3
 8001adc:	440b      	add	r3, r1
 8001ade:	461a      	mov	r2, r3
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	60da      	str	r2, [r3, #12]
 8001ae4:	e004      	b.n	8001af0 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	691b      	ldr	r3, [r3, #16]
 8001aea:	461a      	mov	r2, r3
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	3301      	adds	r3, #1
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	2b03      	cmp	r3, #3
 8001afa:	d9b5      	bls.n	8001a68 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2200      	movs	r2, #0
 8001b00:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2200      	movs	r2, #0
 8001b12:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	691a      	ldr	r2, [r3, #16]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b26:	60da      	str	r2, [r3, #12]
}
 8001b28:	bf00      	nop
 8001b2a:	3714      	adds	r7, #20
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b089      	sub	sp, #36	; 0x24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b42:	2300      	movs	r3, #0
 8001b44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b46:	2300      	movs	r3, #0
 8001b48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61fb      	str	r3, [r7, #28]
 8001b4e:	e177      	b.n	8001e40 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b50:	2201      	movs	r2, #1
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	697a      	ldr	r2, [r7, #20]
 8001b60:	4013      	ands	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b64:	693a      	ldr	r2, [r7, #16]
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	f040 8166 	bne.w	8001e3a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f003 0303 	and.w	r3, r3, #3
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d005      	beq.n	8001b86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d130      	bne.n	8001be8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b8c:	69fb      	ldr	r3, [r7, #28]
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	2203      	movs	r2, #3
 8001b92:	fa02 f303 	lsl.w	r3, r2, r3
 8001b96:	43db      	mvns	r3, r3
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	68da      	ldr	r2, [r3, #12]
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	69ba      	ldr	r2, [r7, #24]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	091b      	lsrs	r3, r3, #4
 8001bd2:	f003 0201 	and.w	r2, r3, #1
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	69ba      	ldr	r2, [r7, #24]
 8001be6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f003 0303 	and.w	r3, r3, #3
 8001bf0:	2b03      	cmp	r3, #3
 8001bf2:	d017      	beq.n	8001c24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	2203      	movs	r2, #3
 8001c00:	fa02 f303 	lsl.w	r3, r2, r3
 8001c04:	43db      	mvns	r3, r3
 8001c06:	69ba      	ldr	r2, [r7, #24]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	689a      	ldr	r2, [r3, #8]
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d123      	bne.n	8001c78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	08da      	lsrs	r2, r3, #3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3208      	adds	r2, #8
 8001c38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	f003 0307 	and.w	r3, r3, #7
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	220f      	movs	r2, #15
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	4013      	ands	r3, r2
 8001c52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	691a      	ldr	r2, [r3, #16]
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	f003 0307 	and.w	r3, r3, #7
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	fa02 f303 	lsl.w	r3, r2, r3
 8001c64:	69ba      	ldr	r2, [r7, #24]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	08da      	lsrs	r2, r3, #3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	3208      	adds	r2, #8
 8001c72:	69b9      	ldr	r1, [r7, #24]
 8001c74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	2203      	movs	r2, #3
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f003 0203 	and.w	r2, r3, #3
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	f000 80c0 	beq.w	8001e3a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60fb      	str	r3, [r7, #12]
 8001cbe:	4b66      	ldr	r3, [pc, #408]	; (8001e58 <HAL_GPIO_Init+0x324>)
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc2:	4a65      	ldr	r2, [pc, #404]	; (8001e58 <HAL_GPIO_Init+0x324>)
 8001cc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001cca:	4b63      	ldr	r3, [pc, #396]	; (8001e58 <HAL_GPIO_Init+0x324>)
 8001ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cd2:	60fb      	str	r3, [r7, #12]
 8001cd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cd6:	4a61      	ldr	r2, [pc, #388]	; (8001e5c <HAL_GPIO_Init+0x328>)
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	089b      	lsrs	r3, r3, #2
 8001cdc:	3302      	adds	r3, #2
 8001cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	f003 0303 	and.w	r3, r3, #3
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	220f      	movs	r2, #15
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	43db      	mvns	r3, r3
 8001cf4:	69ba      	ldr	r2, [r7, #24]
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a58      	ldr	r2, [pc, #352]	; (8001e60 <HAL_GPIO_Init+0x32c>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d037      	beq.n	8001d72 <HAL_GPIO_Init+0x23e>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a57      	ldr	r2, [pc, #348]	; (8001e64 <HAL_GPIO_Init+0x330>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d031      	beq.n	8001d6e <HAL_GPIO_Init+0x23a>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a56      	ldr	r2, [pc, #344]	; (8001e68 <HAL_GPIO_Init+0x334>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d02b      	beq.n	8001d6a <HAL_GPIO_Init+0x236>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a55      	ldr	r2, [pc, #340]	; (8001e6c <HAL_GPIO_Init+0x338>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d025      	beq.n	8001d66 <HAL_GPIO_Init+0x232>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a54      	ldr	r2, [pc, #336]	; (8001e70 <HAL_GPIO_Init+0x33c>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d01f      	beq.n	8001d62 <HAL_GPIO_Init+0x22e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a53      	ldr	r2, [pc, #332]	; (8001e74 <HAL_GPIO_Init+0x340>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d019      	beq.n	8001d5e <HAL_GPIO_Init+0x22a>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a52      	ldr	r2, [pc, #328]	; (8001e78 <HAL_GPIO_Init+0x344>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d013      	beq.n	8001d5a <HAL_GPIO_Init+0x226>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a51      	ldr	r2, [pc, #324]	; (8001e7c <HAL_GPIO_Init+0x348>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d00d      	beq.n	8001d56 <HAL_GPIO_Init+0x222>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a50      	ldr	r2, [pc, #320]	; (8001e80 <HAL_GPIO_Init+0x34c>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d007      	beq.n	8001d52 <HAL_GPIO_Init+0x21e>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a4f      	ldr	r2, [pc, #316]	; (8001e84 <HAL_GPIO_Init+0x350>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d101      	bne.n	8001d4e <HAL_GPIO_Init+0x21a>
 8001d4a:	2309      	movs	r3, #9
 8001d4c:	e012      	b.n	8001d74 <HAL_GPIO_Init+0x240>
 8001d4e:	230a      	movs	r3, #10
 8001d50:	e010      	b.n	8001d74 <HAL_GPIO_Init+0x240>
 8001d52:	2308      	movs	r3, #8
 8001d54:	e00e      	b.n	8001d74 <HAL_GPIO_Init+0x240>
 8001d56:	2307      	movs	r3, #7
 8001d58:	e00c      	b.n	8001d74 <HAL_GPIO_Init+0x240>
 8001d5a:	2306      	movs	r3, #6
 8001d5c:	e00a      	b.n	8001d74 <HAL_GPIO_Init+0x240>
 8001d5e:	2305      	movs	r3, #5
 8001d60:	e008      	b.n	8001d74 <HAL_GPIO_Init+0x240>
 8001d62:	2304      	movs	r3, #4
 8001d64:	e006      	b.n	8001d74 <HAL_GPIO_Init+0x240>
 8001d66:	2303      	movs	r3, #3
 8001d68:	e004      	b.n	8001d74 <HAL_GPIO_Init+0x240>
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	e002      	b.n	8001d74 <HAL_GPIO_Init+0x240>
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e000      	b.n	8001d74 <HAL_GPIO_Init+0x240>
 8001d72:	2300      	movs	r3, #0
 8001d74:	69fa      	ldr	r2, [r7, #28]
 8001d76:	f002 0203 	and.w	r2, r2, #3
 8001d7a:	0092      	lsls	r2, r2, #2
 8001d7c:	4093      	lsls	r3, r2
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d84:	4935      	ldr	r1, [pc, #212]	; (8001e5c <HAL_GPIO_Init+0x328>)
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	089b      	lsrs	r3, r3, #2
 8001d8a:	3302      	adds	r3, #2
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d92:	4b3d      	ldr	r3, [pc, #244]	; (8001e88 <HAL_GPIO_Init+0x354>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d003      	beq.n	8001db6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001db6:	4a34      	ldr	r2, [pc, #208]	; (8001e88 <HAL_GPIO_Init+0x354>)
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001dbc:	4b32      	ldr	r3, [pc, #200]	; (8001e88 <HAL_GPIO_Init+0x354>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d003      	beq.n	8001de0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001de0:	4a29      	ldr	r2, [pc, #164]	; (8001e88 <HAL_GPIO_Init+0x354>)
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001de6:	4b28      	ldr	r3, [pc, #160]	; (8001e88 <HAL_GPIO_Init+0x354>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	43db      	mvns	r3, r3
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	4013      	ands	r3, r2
 8001df4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d003      	beq.n	8001e0a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e0a:	4a1f      	ldr	r2, [pc, #124]	; (8001e88 <HAL_GPIO_Init+0x354>)
 8001e0c:	69bb      	ldr	r3, [r7, #24]
 8001e0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e10:	4b1d      	ldr	r3, [pc, #116]	; (8001e88 <HAL_GPIO_Init+0x354>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	43db      	mvns	r3, r3
 8001e1a:	69ba      	ldr	r2, [r7, #24]
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d003      	beq.n	8001e34 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e34:	4a14      	ldr	r2, [pc, #80]	; (8001e88 <HAL_GPIO_Init+0x354>)
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	61fb      	str	r3, [r7, #28]
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	2b0f      	cmp	r3, #15
 8001e44:	f67f ae84 	bls.w	8001b50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e48:	bf00      	nop
 8001e4a:	bf00      	nop
 8001e4c:	3724      	adds	r7, #36	; 0x24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	40013800 	.word	0x40013800
 8001e60:	40020000 	.word	0x40020000
 8001e64:	40020400 	.word	0x40020400
 8001e68:	40020800 	.word	0x40020800
 8001e6c:	40020c00 	.word	0x40020c00
 8001e70:	40021000 	.word	0x40021000
 8001e74:	40021400 	.word	0x40021400
 8001e78:	40021800 	.word	0x40021800
 8001e7c:	40021c00 	.word	0x40021c00
 8001e80:	40022000 	.word	0x40022000
 8001e84:	40022400 	.word	0x40022400
 8001e88:	40013c00 	.word	0x40013c00

08001e8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	460b      	mov	r3, r1
 8001e96:	807b      	strh	r3, [r7, #2]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e9c:	787b      	ldrb	r3, [r7, #1]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d003      	beq.n	8001eaa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ea2:	887a      	ldrh	r2, [r7, #2]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ea8:	e003      	b.n	8001eb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001eaa:	887b      	ldrh	r3, [r7, #2]
 8001eac:	041a      	lsls	r2, r3, #16
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	619a      	str	r2, [r3, #24]
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ebe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ec0:	b08f      	sub	sp, #60	; 0x3c
 8001ec2:	af0a      	add	r7, sp, #40	; 0x28
 8001ec4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e10f      	b.n	80020f0 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d106      	bne.n	8001ef0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f7fe ffe6 	bl	8000ebc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2203      	movs	r2, #3
 8001ef4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d102      	bne.n	8001f0a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f001 f8ad 	bl	800306e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	603b      	str	r3, [r7, #0]
 8001f1a:	687e      	ldr	r6, [r7, #4]
 8001f1c:	466d      	mov	r5, sp
 8001f1e:	f106 0410 	add.w	r4, r6, #16
 8001f22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f2a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f2e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001f32:	1d33      	adds	r3, r6, #4
 8001f34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f36:	6838      	ldr	r0, [r7, #0]
 8001f38:	f001 f838 	bl	8002fac <USB_CoreInit>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d005      	beq.n	8001f4e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2202      	movs	r2, #2
 8001f46:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e0d0      	b.n	80020f0 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	2100      	movs	r1, #0
 8001f54:	4618      	mov	r0, r3
 8001f56:	f001 f89b 	bl	8003090 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	73fb      	strb	r3, [r7, #15]
 8001f5e:	e04a      	b.n	8001ff6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f60:	7bfa      	ldrb	r2, [r7, #15]
 8001f62:	6879      	ldr	r1, [r7, #4]
 8001f64:	4613      	mov	r3, r2
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	4413      	add	r3, r2
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	440b      	add	r3, r1
 8001f6e:	333d      	adds	r3, #61	; 0x3d
 8001f70:	2201      	movs	r2, #1
 8001f72:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f74:	7bfa      	ldrb	r2, [r7, #15]
 8001f76:	6879      	ldr	r1, [r7, #4]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	00db      	lsls	r3, r3, #3
 8001f7c:	4413      	add	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	440b      	add	r3, r1
 8001f82:	333c      	adds	r3, #60	; 0x3c
 8001f84:	7bfa      	ldrb	r2, [r7, #15]
 8001f86:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f88:	7bfa      	ldrb	r2, [r7, #15]
 8001f8a:	7bfb      	ldrb	r3, [r7, #15]
 8001f8c:	b298      	uxth	r0, r3
 8001f8e:	6879      	ldr	r1, [r7, #4]
 8001f90:	4613      	mov	r3, r2
 8001f92:	00db      	lsls	r3, r3, #3
 8001f94:	4413      	add	r3, r2
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	440b      	add	r3, r1
 8001f9a:	3344      	adds	r3, #68	; 0x44
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001fa0:	7bfa      	ldrb	r2, [r7, #15]
 8001fa2:	6879      	ldr	r1, [r7, #4]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	4413      	add	r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	440b      	add	r3, r1
 8001fae:	3340      	adds	r3, #64	; 0x40
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001fb4:	7bfa      	ldrb	r2, [r7, #15]
 8001fb6:	6879      	ldr	r1, [r7, #4]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	00db      	lsls	r3, r3, #3
 8001fbc:	4413      	add	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	3348      	adds	r3, #72	; 0x48
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001fc8:	7bfa      	ldrb	r2, [r7, #15]
 8001fca:	6879      	ldr	r1, [r7, #4]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	00db      	lsls	r3, r3, #3
 8001fd0:	4413      	add	r3, r2
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	440b      	add	r3, r1
 8001fd6:	334c      	adds	r3, #76	; 0x4c
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001fdc:	7bfa      	ldrb	r2, [r7, #15]
 8001fde:	6879      	ldr	r1, [r7, #4]
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	00db      	lsls	r3, r3, #3
 8001fe4:	4413      	add	r3, r2
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	440b      	add	r3, r1
 8001fea:	3354      	adds	r3, #84	; 0x54
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ff0:	7bfb      	ldrb	r3, [r7, #15]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	73fb      	strb	r3, [r7, #15]
 8001ff6:	7bfa      	ldrb	r2, [r7, #15]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d3af      	bcc.n	8001f60 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002000:	2300      	movs	r3, #0
 8002002:	73fb      	strb	r3, [r7, #15]
 8002004:	e044      	b.n	8002090 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002006:	7bfa      	ldrb	r2, [r7, #15]
 8002008:	6879      	ldr	r1, [r7, #4]
 800200a:	4613      	mov	r3, r2
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	4413      	add	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	440b      	add	r3, r1
 8002014:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002018:	2200      	movs	r2, #0
 800201a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800201c:	7bfa      	ldrb	r2, [r7, #15]
 800201e:	6879      	ldr	r1, [r7, #4]
 8002020:	4613      	mov	r3, r2
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	4413      	add	r3, r2
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	440b      	add	r3, r1
 800202a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800202e:	7bfa      	ldrb	r2, [r7, #15]
 8002030:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002032:	7bfa      	ldrb	r2, [r7, #15]
 8002034:	6879      	ldr	r1, [r7, #4]
 8002036:	4613      	mov	r3, r2
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	4413      	add	r3, r2
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	440b      	add	r3, r1
 8002040:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002044:	2200      	movs	r2, #0
 8002046:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002048:	7bfa      	ldrb	r2, [r7, #15]
 800204a:	6879      	ldr	r1, [r7, #4]
 800204c:	4613      	mov	r3, r2
 800204e:	00db      	lsls	r3, r3, #3
 8002050:	4413      	add	r3, r2
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	440b      	add	r3, r1
 8002056:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800205a:	2200      	movs	r2, #0
 800205c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800205e:	7bfa      	ldrb	r2, [r7, #15]
 8002060:	6879      	ldr	r1, [r7, #4]
 8002062:	4613      	mov	r3, r2
 8002064:	00db      	lsls	r3, r3, #3
 8002066:	4413      	add	r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	440b      	add	r3, r1
 800206c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002074:	7bfa      	ldrb	r2, [r7, #15]
 8002076:	6879      	ldr	r1, [r7, #4]
 8002078:	4613      	mov	r3, r2
 800207a:	00db      	lsls	r3, r3, #3
 800207c:	4413      	add	r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	440b      	add	r3, r1
 8002082:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002086:	2200      	movs	r2, #0
 8002088:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800208a:	7bfb      	ldrb	r3, [r7, #15]
 800208c:	3301      	adds	r3, #1
 800208e:	73fb      	strb	r3, [r7, #15]
 8002090:	7bfa      	ldrb	r2, [r7, #15]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	429a      	cmp	r2, r3
 8002098:	d3b5      	bcc.n	8002006 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	603b      	str	r3, [r7, #0]
 80020a0:	687e      	ldr	r6, [r7, #4]
 80020a2:	466d      	mov	r5, sp
 80020a4:	f106 0410 	add.w	r4, r6, #16
 80020a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020b0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020b4:	e885 0003 	stmia.w	r5, {r0, r1}
 80020b8:	1d33      	adds	r3, r6, #4
 80020ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020bc:	6838      	ldr	r0, [r7, #0]
 80020be:	f001 f833 	bl	8003128 <USB_DevInit>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d005      	beq.n	80020d4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2202      	movs	r2, #2
 80020cc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e00d      	b.n	80020f0 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2201      	movs	r2, #1
 80020e0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f001 f9fe 	bl	80034ea <USB_DevDisconnect>

  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080020f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e267      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	2b00      	cmp	r3, #0
 8002114:	d075      	beq.n	8002202 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002116:	4b88      	ldr	r3, [pc, #544]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 030c 	and.w	r3, r3, #12
 800211e:	2b04      	cmp	r3, #4
 8002120:	d00c      	beq.n	800213c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002122:	4b85      	ldr	r3, [pc, #532]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800212a:	2b08      	cmp	r3, #8
 800212c:	d112      	bne.n	8002154 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800212e:	4b82      	ldr	r3, [pc, #520]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002136:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800213a:	d10b      	bne.n	8002154 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800213c:	4b7e      	ldr	r3, [pc, #504]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d05b      	beq.n	8002200 <HAL_RCC_OscConfig+0x108>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d157      	bne.n	8002200 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e242      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800215c:	d106      	bne.n	800216c <HAL_RCC_OscConfig+0x74>
 800215e:	4b76      	ldr	r3, [pc, #472]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a75      	ldr	r2, [pc, #468]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002164:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002168:	6013      	str	r3, [r2, #0]
 800216a:	e01d      	b.n	80021a8 <HAL_RCC_OscConfig+0xb0>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002174:	d10c      	bne.n	8002190 <HAL_RCC_OscConfig+0x98>
 8002176:	4b70      	ldr	r3, [pc, #448]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a6f      	ldr	r2, [pc, #444]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 800217c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002180:	6013      	str	r3, [r2, #0]
 8002182:	4b6d      	ldr	r3, [pc, #436]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a6c      	ldr	r2, [pc, #432]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002188:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800218c:	6013      	str	r3, [r2, #0]
 800218e:	e00b      	b.n	80021a8 <HAL_RCC_OscConfig+0xb0>
 8002190:	4b69      	ldr	r3, [pc, #420]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a68      	ldr	r2, [pc, #416]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002196:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800219a:	6013      	str	r3, [r2, #0]
 800219c:	4b66      	ldr	r3, [pc, #408]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a65      	ldr	r2, [pc, #404]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 80021a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d013      	beq.n	80021d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b0:	f7ff f882 	bl	80012b8 <HAL_GetTick>
 80021b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021b6:	e008      	b.n	80021ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021b8:	f7ff f87e 	bl	80012b8 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b64      	cmp	r3, #100	; 0x64
 80021c4:	d901      	bls.n	80021ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e207      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ca:	4b5b      	ldr	r3, [pc, #364]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d0f0      	beq.n	80021b8 <HAL_RCC_OscConfig+0xc0>
 80021d6:	e014      	b.n	8002202 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d8:	f7ff f86e 	bl	80012b8 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021e0:	f7ff f86a 	bl	80012b8 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b64      	cmp	r3, #100	; 0x64
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e1f3      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021f2:	4b51      	ldr	r3, [pc, #324]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1f0      	bne.n	80021e0 <HAL_RCC_OscConfig+0xe8>
 80021fe:	e000      	b.n	8002202 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002200:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	2b00      	cmp	r3, #0
 800220c:	d063      	beq.n	80022d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800220e:	4b4a      	ldr	r3, [pc, #296]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f003 030c 	and.w	r3, r3, #12
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00b      	beq.n	8002232 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800221a:	4b47      	ldr	r3, [pc, #284]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002222:	2b08      	cmp	r3, #8
 8002224:	d11c      	bne.n	8002260 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002226:	4b44      	ldr	r3, [pc, #272]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d116      	bne.n	8002260 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002232:	4b41      	ldr	r3, [pc, #260]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d005      	beq.n	800224a <HAL_RCC_OscConfig+0x152>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d001      	beq.n	800224a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e1c7      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800224a:	4b3b      	ldr	r3, [pc, #236]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	4937      	ldr	r1, [pc, #220]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 800225a:	4313      	orrs	r3, r2
 800225c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800225e:	e03a      	b.n	80022d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d020      	beq.n	80022aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002268:	4b34      	ldr	r3, [pc, #208]	; (800233c <HAL_RCC_OscConfig+0x244>)
 800226a:	2201      	movs	r2, #1
 800226c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800226e:	f7ff f823 	bl	80012b8 <HAL_GetTick>
 8002272:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002274:	e008      	b.n	8002288 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002276:	f7ff f81f 	bl	80012b8 <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	2b02      	cmp	r3, #2
 8002282:	d901      	bls.n	8002288 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002284:	2303      	movs	r3, #3
 8002286:	e1a8      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002288:	4b2b      	ldr	r3, [pc, #172]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d0f0      	beq.n	8002276 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002294:	4b28      	ldr	r3, [pc, #160]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	691b      	ldr	r3, [r3, #16]
 80022a0:	00db      	lsls	r3, r3, #3
 80022a2:	4925      	ldr	r1, [pc, #148]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	600b      	str	r3, [r1, #0]
 80022a8:	e015      	b.n	80022d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022aa:	4b24      	ldr	r3, [pc, #144]	; (800233c <HAL_RCC_OscConfig+0x244>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b0:	f7ff f802 	bl	80012b8 <HAL_GetTick>
 80022b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022b8:	f7fe fffe 	bl	80012b8 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e187      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ca:	4b1b      	ldr	r3, [pc, #108]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d1f0      	bne.n	80022b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0308 	and.w	r3, r3, #8
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d036      	beq.n	8002350 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	695b      	ldr	r3, [r3, #20]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d016      	beq.n	8002318 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022ea:	4b15      	ldr	r3, [pc, #84]	; (8002340 <HAL_RCC_OscConfig+0x248>)
 80022ec:	2201      	movs	r2, #1
 80022ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022f0:	f7fe ffe2 	bl	80012b8 <HAL_GetTick>
 80022f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022f8:	f7fe ffde 	bl	80012b8 <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b02      	cmp	r3, #2
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e167      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800230a:	4b0b      	ldr	r3, [pc, #44]	; (8002338 <HAL_RCC_OscConfig+0x240>)
 800230c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d0f0      	beq.n	80022f8 <HAL_RCC_OscConfig+0x200>
 8002316:	e01b      	b.n	8002350 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002318:	4b09      	ldr	r3, [pc, #36]	; (8002340 <HAL_RCC_OscConfig+0x248>)
 800231a:	2200      	movs	r2, #0
 800231c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800231e:	f7fe ffcb 	bl	80012b8 <HAL_GetTick>
 8002322:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002324:	e00e      	b.n	8002344 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002326:	f7fe ffc7 	bl	80012b8 <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b02      	cmp	r3, #2
 8002332:	d907      	bls.n	8002344 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e150      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
 8002338:	40023800 	.word	0x40023800
 800233c:	42470000 	.word	0x42470000
 8002340:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002344:	4b88      	ldr	r3, [pc, #544]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002346:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d1ea      	bne.n	8002326 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0304 	and.w	r3, r3, #4
 8002358:	2b00      	cmp	r3, #0
 800235a:	f000 8097 	beq.w	800248c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800235e:	2300      	movs	r3, #0
 8002360:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002362:	4b81      	ldr	r3, [pc, #516]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d10f      	bne.n	800238e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	60bb      	str	r3, [r7, #8]
 8002372:	4b7d      	ldr	r3, [pc, #500]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	4a7c      	ldr	r2, [pc, #496]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002378:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800237c:	6413      	str	r3, [r2, #64]	; 0x40
 800237e:	4b7a      	ldr	r3, [pc, #488]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002386:	60bb      	str	r3, [r7, #8]
 8002388:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800238a:	2301      	movs	r3, #1
 800238c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800238e:	4b77      	ldr	r3, [pc, #476]	; (800256c <HAL_RCC_OscConfig+0x474>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002396:	2b00      	cmp	r3, #0
 8002398:	d118      	bne.n	80023cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800239a:	4b74      	ldr	r3, [pc, #464]	; (800256c <HAL_RCC_OscConfig+0x474>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a73      	ldr	r2, [pc, #460]	; (800256c <HAL_RCC_OscConfig+0x474>)
 80023a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023a6:	f7fe ff87 	bl	80012b8 <HAL_GetTick>
 80023aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ac:	e008      	b.n	80023c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023ae:	f7fe ff83 	bl	80012b8 <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d901      	bls.n	80023c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e10c      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023c0:	4b6a      	ldr	r3, [pc, #424]	; (800256c <HAL_RCC_OscConfig+0x474>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d0f0      	beq.n	80023ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d106      	bne.n	80023e2 <HAL_RCC_OscConfig+0x2ea>
 80023d4:	4b64      	ldr	r3, [pc, #400]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 80023d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023d8:	4a63      	ldr	r2, [pc, #396]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 80023da:	f043 0301 	orr.w	r3, r3, #1
 80023de:	6713      	str	r3, [r2, #112]	; 0x70
 80023e0:	e01c      	b.n	800241c <HAL_RCC_OscConfig+0x324>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	2b05      	cmp	r3, #5
 80023e8:	d10c      	bne.n	8002404 <HAL_RCC_OscConfig+0x30c>
 80023ea:	4b5f      	ldr	r3, [pc, #380]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 80023ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ee:	4a5e      	ldr	r2, [pc, #376]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 80023f0:	f043 0304 	orr.w	r3, r3, #4
 80023f4:	6713      	str	r3, [r2, #112]	; 0x70
 80023f6:	4b5c      	ldr	r3, [pc, #368]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 80023f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023fa:	4a5b      	ldr	r2, [pc, #364]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 80023fc:	f043 0301 	orr.w	r3, r3, #1
 8002400:	6713      	str	r3, [r2, #112]	; 0x70
 8002402:	e00b      	b.n	800241c <HAL_RCC_OscConfig+0x324>
 8002404:	4b58      	ldr	r3, [pc, #352]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002408:	4a57      	ldr	r2, [pc, #348]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 800240a:	f023 0301 	bic.w	r3, r3, #1
 800240e:	6713      	str	r3, [r2, #112]	; 0x70
 8002410:	4b55      	ldr	r3, [pc, #340]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002414:	4a54      	ldr	r2, [pc, #336]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002416:	f023 0304 	bic.w	r3, r3, #4
 800241a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d015      	beq.n	8002450 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002424:	f7fe ff48 	bl	80012b8 <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800242a:	e00a      	b.n	8002442 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800242c:	f7fe ff44 	bl	80012b8 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	f241 3288 	movw	r2, #5000	; 0x1388
 800243a:	4293      	cmp	r3, r2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e0cb      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002442:	4b49      	ldr	r3, [pc, #292]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002444:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d0ee      	beq.n	800242c <HAL_RCC_OscConfig+0x334>
 800244e:	e014      	b.n	800247a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002450:	f7fe ff32 	bl	80012b8 <HAL_GetTick>
 8002454:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002456:	e00a      	b.n	800246e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002458:	f7fe ff2e 	bl	80012b8 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	f241 3288 	movw	r2, #5000	; 0x1388
 8002466:	4293      	cmp	r3, r2
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e0b5      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800246e:	4b3e      	ldr	r3, [pc, #248]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1ee      	bne.n	8002458 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800247a:	7dfb      	ldrb	r3, [r7, #23]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d105      	bne.n	800248c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002480:	4b39      	ldr	r3, [pc, #228]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002484:	4a38      	ldr	r2, [pc, #224]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002486:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800248a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 80a1 	beq.w	80025d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002496:	4b34      	ldr	r3, [pc, #208]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	f003 030c 	and.w	r3, r3, #12
 800249e:	2b08      	cmp	r3, #8
 80024a0:	d05c      	beq.n	800255c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d141      	bne.n	800252e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024aa:	4b31      	ldr	r3, [pc, #196]	; (8002570 <HAL_RCC_OscConfig+0x478>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b0:	f7fe ff02 	bl	80012b8 <HAL_GetTick>
 80024b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024b6:	e008      	b.n	80024ca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024b8:	f7fe fefe 	bl	80012b8 <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e087      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ca:	4b27      	ldr	r3, [pc, #156]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d1f0      	bne.n	80024b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	69da      	ldr	r2, [r3, #28]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6a1b      	ldr	r3, [r3, #32]
 80024de:	431a      	orrs	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e4:	019b      	lsls	r3, r3, #6
 80024e6:	431a      	orrs	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ec:	085b      	lsrs	r3, r3, #1
 80024ee:	3b01      	subs	r3, #1
 80024f0:	041b      	lsls	r3, r3, #16
 80024f2:	431a      	orrs	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f8:	061b      	lsls	r3, r3, #24
 80024fa:	491b      	ldr	r1, [pc, #108]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 80024fc:	4313      	orrs	r3, r2
 80024fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002500:	4b1b      	ldr	r3, [pc, #108]	; (8002570 <HAL_RCC_OscConfig+0x478>)
 8002502:	2201      	movs	r2, #1
 8002504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002506:	f7fe fed7 	bl	80012b8 <HAL_GetTick>
 800250a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800250c:	e008      	b.n	8002520 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800250e:	f7fe fed3 	bl	80012b8 <HAL_GetTick>
 8002512:	4602      	mov	r2, r0
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e05c      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002520:	4b11      	ldr	r3, [pc, #68]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d0f0      	beq.n	800250e <HAL_RCC_OscConfig+0x416>
 800252c:	e054      	b.n	80025d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800252e:	4b10      	ldr	r3, [pc, #64]	; (8002570 <HAL_RCC_OscConfig+0x478>)
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002534:	f7fe fec0 	bl	80012b8 <HAL_GetTick>
 8002538:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800253a:	e008      	b.n	800254e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800253c:	f7fe febc 	bl	80012b8 <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	2b02      	cmp	r3, #2
 8002548:	d901      	bls.n	800254e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e045      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800254e:	4b06      	ldr	r3, [pc, #24]	; (8002568 <HAL_RCC_OscConfig+0x470>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d1f0      	bne.n	800253c <HAL_RCC_OscConfig+0x444>
 800255a:	e03d      	b.n	80025d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d107      	bne.n	8002574 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e038      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
 8002568:	40023800 	.word	0x40023800
 800256c:	40007000 	.word	0x40007000
 8002570:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002574:	4b1b      	ldr	r3, [pc, #108]	; (80025e4 <HAL_RCC_OscConfig+0x4ec>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d028      	beq.n	80025d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800258c:	429a      	cmp	r2, r3
 800258e:	d121      	bne.n	80025d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800259a:	429a      	cmp	r2, r3
 800259c:	d11a      	bne.n	80025d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80025a4:	4013      	ands	r3, r2
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80025aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d111      	bne.n	80025d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ba:	085b      	lsrs	r3, r3, #1
 80025bc:	3b01      	subs	r3, #1
 80025be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d107      	bne.n	80025d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d001      	beq.n	80025d8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e000      	b.n	80025da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3718      	adds	r7, #24
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	40023800 	.word	0x40023800

080025e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d101      	bne.n	80025fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e0cc      	b.n	8002796 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025fc:	4b68      	ldr	r3, [pc, #416]	; (80027a0 <HAL_RCC_ClockConfig+0x1b8>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 030f 	and.w	r3, r3, #15
 8002604:	683a      	ldr	r2, [r7, #0]
 8002606:	429a      	cmp	r2, r3
 8002608:	d90c      	bls.n	8002624 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800260a:	4b65      	ldr	r3, [pc, #404]	; (80027a0 <HAL_RCC_ClockConfig+0x1b8>)
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	b2d2      	uxtb	r2, r2
 8002610:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002612:	4b63      	ldr	r3, [pc, #396]	; (80027a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	683a      	ldr	r2, [r7, #0]
 800261c:	429a      	cmp	r2, r3
 800261e:	d001      	beq.n	8002624 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e0b8      	b.n	8002796 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0302 	and.w	r3, r3, #2
 800262c:	2b00      	cmp	r3, #0
 800262e:	d020      	beq.n	8002672 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0304 	and.w	r3, r3, #4
 8002638:	2b00      	cmp	r3, #0
 800263a:	d005      	beq.n	8002648 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800263c:	4b59      	ldr	r3, [pc, #356]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	4a58      	ldr	r2, [pc, #352]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002642:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002646:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0308 	and.w	r3, r3, #8
 8002650:	2b00      	cmp	r3, #0
 8002652:	d005      	beq.n	8002660 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002654:	4b53      	ldr	r3, [pc, #332]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	4a52      	ldr	r2, [pc, #328]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 800265a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800265e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002660:	4b50      	ldr	r3, [pc, #320]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	494d      	ldr	r1, [pc, #308]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 800266e:	4313      	orrs	r3, r2
 8002670:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0301 	and.w	r3, r3, #1
 800267a:	2b00      	cmp	r3, #0
 800267c:	d044      	beq.n	8002708 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	2b01      	cmp	r3, #1
 8002684:	d107      	bne.n	8002696 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002686:	4b47      	ldr	r3, [pc, #284]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d119      	bne.n	80026c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e07f      	b.n	8002796 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	2b02      	cmp	r3, #2
 800269c:	d003      	beq.n	80026a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026a2:	2b03      	cmp	r3, #3
 80026a4:	d107      	bne.n	80026b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026a6:	4b3f      	ldr	r3, [pc, #252]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d109      	bne.n	80026c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e06f      	b.n	8002796 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026b6:	4b3b      	ldr	r3, [pc, #236]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0302 	and.w	r3, r3, #2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e067      	b.n	8002796 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026c6:	4b37      	ldr	r3, [pc, #220]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f023 0203 	bic.w	r2, r3, #3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	4934      	ldr	r1, [pc, #208]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026d8:	f7fe fdee 	bl	80012b8 <HAL_GetTick>
 80026dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026de:	e00a      	b.n	80026f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026e0:	f7fe fdea 	bl	80012b8 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e04f      	b.n	8002796 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026f6:	4b2b      	ldr	r3, [pc, #172]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f003 020c 	and.w	r2, r3, #12
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	429a      	cmp	r2, r3
 8002706:	d1eb      	bne.n	80026e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002708:	4b25      	ldr	r3, [pc, #148]	; (80027a0 <HAL_RCC_ClockConfig+0x1b8>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 030f 	and.w	r3, r3, #15
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	429a      	cmp	r2, r3
 8002714:	d20c      	bcs.n	8002730 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002716:	4b22      	ldr	r3, [pc, #136]	; (80027a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002718:	683a      	ldr	r2, [r7, #0]
 800271a:	b2d2      	uxtb	r2, r2
 800271c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800271e:	4b20      	ldr	r3, [pc, #128]	; (80027a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 030f 	and.w	r3, r3, #15
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	429a      	cmp	r2, r3
 800272a:	d001      	beq.n	8002730 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e032      	b.n	8002796 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0304 	and.w	r3, r3, #4
 8002738:	2b00      	cmp	r3, #0
 800273a:	d008      	beq.n	800274e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800273c:	4b19      	ldr	r3, [pc, #100]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	4916      	ldr	r1, [pc, #88]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 800274a:	4313      	orrs	r3, r2
 800274c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0308 	and.w	r3, r3, #8
 8002756:	2b00      	cmp	r3, #0
 8002758:	d009      	beq.n	800276e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800275a:	4b12      	ldr	r3, [pc, #72]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	00db      	lsls	r3, r3, #3
 8002768:	490e      	ldr	r1, [pc, #56]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 800276a:	4313      	orrs	r3, r2
 800276c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800276e:	f000 f821 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 8002772:	4602      	mov	r2, r0
 8002774:	4b0b      	ldr	r3, [pc, #44]	; (80027a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	091b      	lsrs	r3, r3, #4
 800277a:	f003 030f 	and.w	r3, r3, #15
 800277e:	490a      	ldr	r1, [pc, #40]	; (80027a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002780:	5ccb      	ldrb	r3, [r1, r3]
 8002782:	fa22 f303 	lsr.w	r3, r2, r3
 8002786:	4a09      	ldr	r2, [pc, #36]	; (80027ac <HAL_RCC_ClockConfig+0x1c4>)
 8002788:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800278a:	4b09      	ldr	r3, [pc, #36]	; (80027b0 <HAL_RCC_ClockConfig+0x1c8>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4618      	mov	r0, r3
 8002790:	f7fe fd4e 	bl	8001230 <HAL_InitTick>

  return HAL_OK;
 8002794:	2300      	movs	r3, #0
}
 8002796:	4618      	mov	r0, r3
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	40023c00 	.word	0x40023c00
 80027a4:	40023800 	.word	0x40023800
 80027a8:	080046f8 	.word	0x080046f8
 80027ac:	20000000 	.word	0x20000000
 80027b0:	20000004 	.word	0x20000004

080027b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027b8:	b094      	sub	sp, #80	; 0x50
 80027ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80027bc:	2300      	movs	r3, #0
 80027be:	647b      	str	r3, [r7, #68]	; 0x44
 80027c0:	2300      	movs	r3, #0
 80027c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80027c4:	2300      	movs	r3, #0
 80027c6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80027c8:	2300      	movs	r3, #0
 80027ca:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027cc:	4b79      	ldr	r3, [pc, #484]	; (80029b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	f003 030c 	and.w	r3, r3, #12
 80027d4:	2b08      	cmp	r3, #8
 80027d6:	d00d      	beq.n	80027f4 <HAL_RCC_GetSysClockFreq+0x40>
 80027d8:	2b08      	cmp	r3, #8
 80027da:	f200 80e1 	bhi.w	80029a0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d002      	beq.n	80027e8 <HAL_RCC_GetSysClockFreq+0x34>
 80027e2:	2b04      	cmp	r3, #4
 80027e4:	d003      	beq.n	80027ee <HAL_RCC_GetSysClockFreq+0x3a>
 80027e6:	e0db      	b.n	80029a0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80027e8:	4b73      	ldr	r3, [pc, #460]	; (80029b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80027ea:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80027ec:	e0db      	b.n	80029a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80027ee:	4b73      	ldr	r3, [pc, #460]	; (80029bc <HAL_RCC_GetSysClockFreq+0x208>)
 80027f0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80027f2:	e0d8      	b.n	80029a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027f4:	4b6f      	ldr	r3, [pc, #444]	; (80029b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027fc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027fe:	4b6d      	ldr	r3, [pc, #436]	; (80029b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d063      	beq.n	80028d2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800280a:	4b6a      	ldr	r3, [pc, #424]	; (80029b4 <HAL_RCC_GetSysClockFreq+0x200>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	099b      	lsrs	r3, r3, #6
 8002810:	2200      	movs	r2, #0
 8002812:	63bb      	str	r3, [r7, #56]	; 0x38
 8002814:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002818:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800281c:	633b      	str	r3, [r7, #48]	; 0x30
 800281e:	2300      	movs	r3, #0
 8002820:	637b      	str	r3, [r7, #52]	; 0x34
 8002822:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002826:	4622      	mov	r2, r4
 8002828:	462b      	mov	r3, r5
 800282a:	f04f 0000 	mov.w	r0, #0
 800282e:	f04f 0100 	mov.w	r1, #0
 8002832:	0159      	lsls	r1, r3, #5
 8002834:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002838:	0150      	lsls	r0, r2, #5
 800283a:	4602      	mov	r2, r0
 800283c:	460b      	mov	r3, r1
 800283e:	4621      	mov	r1, r4
 8002840:	1a51      	subs	r1, r2, r1
 8002842:	6139      	str	r1, [r7, #16]
 8002844:	4629      	mov	r1, r5
 8002846:	eb63 0301 	sbc.w	r3, r3, r1
 800284a:	617b      	str	r3, [r7, #20]
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	f04f 0300 	mov.w	r3, #0
 8002854:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002858:	4659      	mov	r1, fp
 800285a:	018b      	lsls	r3, r1, #6
 800285c:	4651      	mov	r1, sl
 800285e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002862:	4651      	mov	r1, sl
 8002864:	018a      	lsls	r2, r1, #6
 8002866:	4651      	mov	r1, sl
 8002868:	ebb2 0801 	subs.w	r8, r2, r1
 800286c:	4659      	mov	r1, fp
 800286e:	eb63 0901 	sbc.w	r9, r3, r1
 8002872:	f04f 0200 	mov.w	r2, #0
 8002876:	f04f 0300 	mov.w	r3, #0
 800287a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800287e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002882:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002886:	4690      	mov	r8, r2
 8002888:	4699      	mov	r9, r3
 800288a:	4623      	mov	r3, r4
 800288c:	eb18 0303 	adds.w	r3, r8, r3
 8002890:	60bb      	str	r3, [r7, #8]
 8002892:	462b      	mov	r3, r5
 8002894:	eb49 0303 	adc.w	r3, r9, r3
 8002898:	60fb      	str	r3, [r7, #12]
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	f04f 0300 	mov.w	r3, #0
 80028a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80028a6:	4629      	mov	r1, r5
 80028a8:	024b      	lsls	r3, r1, #9
 80028aa:	4621      	mov	r1, r4
 80028ac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80028b0:	4621      	mov	r1, r4
 80028b2:	024a      	lsls	r2, r1, #9
 80028b4:	4610      	mov	r0, r2
 80028b6:	4619      	mov	r1, r3
 80028b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028ba:	2200      	movs	r2, #0
 80028bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80028be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80028c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80028c4:	f7fd fdac 	bl	8000420 <__aeabi_uldivmod>
 80028c8:	4602      	mov	r2, r0
 80028ca:	460b      	mov	r3, r1
 80028cc:	4613      	mov	r3, r2
 80028ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80028d0:	e058      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028d2:	4b38      	ldr	r3, [pc, #224]	; (80029b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	099b      	lsrs	r3, r3, #6
 80028d8:	2200      	movs	r2, #0
 80028da:	4618      	mov	r0, r3
 80028dc:	4611      	mov	r1, r2
 80028de:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80028e2:	623b      	str	r3, [r7, #32]
 80028e4:	2300      	movs	r3, #0
 80028e6:	627b      	str	r3, [r7, #36]	; 0x24
 80028e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80028ec:	4642      	mov	r2, r8
 80028ee:	464b      	mov	r3, r9
 80028f0:	f04f 0000 	mov.w	r0, #0
 80028f4:	f04f 0100 	mov.w	r1, #0
 80028f8:	0159      	lsls	r1, r3, #5
 80028fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028fe:	0150      	lsls	r0, r2, #5
 8002900:	4602      	mov	r2, r0
 8002902:	460b      	mov	r3, r1
 8002904:	4641      	mov	r1, r8
 8002906:	ebb2 0a01 	subs.w	sl, r2, r1
 800290a:	4649      	mov	r1, r9
 800290c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800291c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002920:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002924:	ebb2 040a 	subs.w	r4, r2, sl
 8002928:	eb63 050b 	sbc.w	r5, r3, fp
 800292c:	f04f 0200 	mov.w	r2, #0
 8002930:	f04f 0300 	mov.w	r3, #0
 8002934:	00eb      	lsls	r3, r5, #3
 8002936:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800293a:	00e2      	lsls	r2, r4, #3
 800293c:	4614      	mov	r4, r2
 800293e:	461d      	mov	r5, r3
 8002940:	4643      	mov	r3, r8
 8002942:	18e3      	adds	r3, r4, r3
 8002944:	603b      	str	r3, [r7, #0]
 8002946:	464b      	mov	r3, r9
 8002948:	eb45 0303 	adc.w	r3, r5, r3
 800294c:	607b      	str	r3, [r7, #4]
 800294e:	f04f 0200 	mov.w	r2, #0
 8002952:	f04f 0300 	mov.w	r3, #0
 8002956:	e9d7 4500 	ldrd	r4, r5, [r7]
 800295a:	4629      	mov	r1, r5
 800295c:	028b      	lsls	r3, r1, #10
 800295e:	4621      	mov	r1, r4
 8002960:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002964:	4621      	mov	r1, r4
 8002966:	028a      	lsls	r2, r1, #10
 8002968:	4610      	mov	r0, r2
 800296a:	4619      	mov	r1, r3
 800296c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800296e:	2200      	movs	r2, #0
 8002970:	61bb      	str	r3, [r7, #24]
 8002972:	61fa      	str	r2, [r7, #28]
 8002974:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002978:	f7fd fd52 	bl	8000420 <__aeabi_uldivmod>
 800297c:	4602      	mov	r2, r0
 800297e:	460b      	mov	r3, r1
 8002980:	4613      	mov	r3, r2
 8002982:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002984:	4b0b      	ldr	r3, [pc, #44]	; (80029b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	0c1b      	lsrs	r3, r3, #16
 800298a:	f003 0303 	and.w	r3, r3, #3
 800298e:	3301      	adds	r3, #1
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002994:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002996:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002998:	fbb2 f3f3 	udiv	r3, r2, r3
 800299c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800299e:	e002      	b.n	80029a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80029a0:	4b05      	ldr	r3, [pc, #20]	; (80029b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80029a2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80029a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3750      	adds	r7, #80	; 0x50
 80029ac:	46bd      	mov	sp, r7
 80029ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029b2:	bf00      	nop
 80029b4:	40023800 	.word	0x40023800
 80029b8:	00f42400 	.word	0x00f42400
 80029bc:	007a1200 	.word	0x007a1200

080029c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029c4:	4b03      	ldr	r3, [pc, #12]	; (80029d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80029c6:	681b      	ldr	r3, [r3, #0]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	20000000 	.word	0x20000000

080029d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80029dc:	f7ff fff0 	bl	80029c0 <HAL_RCC_GetHCLKFreq>
 80029e0:	4602      	mov	r2, r0
 80029e2:	4b05      	ldr	r3, [pc, #20]	; (80029f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	0a9b      	lsrs	r3, r3, #10
 80029e8:	f003 0307 	and.w	r3, r3, #7
 80029ec:	4903      	ldr	r1, [pc, #12]	; (80029fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80029ee:	5ccb      	ldrb	r3, [r1, r3]
 80029f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40023800 	.word	0x40023800
 80029fc:	08004708 	.word	0x08004708

08002a00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002a04:	f7ff ffdc 	bl	80029c0 <HAL_RCC_GetHCLKFreq>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	4b05      	ldr	r3, [pc, #20]	; (8002a20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	0b5b      	lsrs	r3, r3, #13
 8002a10:	f003 0307 	and.w	r3, r3, #7
 8002a14:	4903      	ldr	r1, [pc, #12]	; (8002a24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a16:	5ccb      	ldrb	r3, [r1, r3]
 8002a18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	40023800 	.word	0x40023800
 8002a24:	08004708 	.word	0x08004708

08002a28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e03f      	b.n	8002aba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d106      	bne.n	8002a54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f7fe f9ec 	bl	8000e2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2224      	movs	r2, #36	; 0x24
 8002a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68da      	ldr	r2, [r3, #12]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f829 	bl	8002ac4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	691a      	ldr	r2, [r3, #16]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	695a      	ldr	r2, [r3, #20]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68da      	ldr	r2, [r3, #12]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002aa0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2220      	movs	r2, #32
 8002aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
	...

08002ac4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ac4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ac8:	b0c0      	sub	sp, #256	; 0x100
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ae0:	68d9      	ldr	r1, [r3, #12]
 8002ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	ea40 0301 	orr.w	r3, r0, r1
 8002aec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002af2:	689a      	ldr	r2, [r3, #8]
 8002af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	431a      	orrs	r2, r3
 8002afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b00:	695b      	ldr	r3, [r3, #20]
 8002b02:	431a      	orrs	r2, r3
 8002b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b08:	69db      	ldr	r3, [r3, #28]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002b1c:	f021 010c 	bic.w	r1, r1, #12
 8002b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002b2a:	430b      	orrs	r3, r1
 8002b2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	695b      	ldr	r3, [r3, #20]
 8002b36:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b3e:	6999      	ldr	r1, [r3, #24]
 8002b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	ea40 0301 	orr.w	r3, r0, r1
 8002b4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	4b8f      	ldr	r3, [pc, #572]	; (8002d90 <UART_SetConfig+0x2cc>)
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d005      	beq.n	8002b64 <UART_SetConfig+0xa0>
 8002b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	4b8d      	ldr	r3, [pc, #564]	; (8002d94 <UART_SetConfig+0x2d0>)
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d104      	bne.n	8002b6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002b64:	f7ff ff4c 	bl	8002a00 <HAL_RCC_GetPCLK2Freq>
 8002b68:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002b6c:	e003      	b.n	8002b76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002b6e:	f7ff ff33 	bl	80029d8 <HAL_RCC_GetPCLK1Freq>
 8002b72:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b7a:	69db      	ldr	r3, [r3, #28]
 8002b7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b80:	f040 810c 	bne.w	8002d9c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002b84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002b8e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002b92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002b96:	4622      	mov	r2, r4
 8002b98:	462b      	mov	r3, r5
 8002b9a:	1891      	adds	r1, r2, r2
 8002b9c:	65b9      	str	r1, [r7, #88]	; 0x58
 8002b9e:	415b      	adcs	r3, r3
 8002ba0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002ba2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002ba6:	4621      	mov	r1, r4
 8002ba8:	eb12 0801 	adds.w	r8, r2, r1
 8002bac:	4629      	mov	r1, r5
 8002bae:	eb43 0901 	adc.w	r9, r3, r1
 8002bb2:	f04f 0200 	mov.w	r2, #0
 8002bb6:	f04f 0300 	mov.w	r3, #0
 8002bba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002bbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002bc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002bc6:	4690      	mov	r8, r2
 8002bc8:	4699      	mov	r9, r3
 8002bca:	4623      	mov	r3, r4
 8002bcc:	eb18 0303 	adds.w	r3, r8, r3
 8002bd0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002bd4:	462b      	mov	r3, r5
 8002bd6:	eb49 0303 	adc.w	r3, r9, r3
 8002bda:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002bea:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002bee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002bf2:	460b      	mov	r3, r1
 8002bf4:	18db      	adds	r3, r3, r3
 8002bf6:	653b      	str	r3, [r7, #80]	; 0x50
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	eb42 0303 	adc.w	r3, r2, r3
 8002bfe:	657b      	str	r3, [r7, #84]	; 0x54
 8002c00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002c04:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002c08:	f7fd fc0a 	bl	8000420 <__aeabi_uldivmod>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	460b      	mov	r3, r1
 8002c10:	4b61      	ldr	r3, [pc, #388]	; (8002d98 <UART_SetConfig+0x2d4>)
 8002c12:	fba3 2302 	umull	r2, r3, r3, r2
 8002c16:	095b      	lsrs	r3, r3, #5
 8002c18:	011c      	lsls	r4, r3, #4
 8002c1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002c24:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002c28:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002c2c:	4642      	mov	r2, r8
 8002c2e:	464b      	mov	r3, r9
 8002c30:	1891      	adds	r1, r2, r2
 8002c32:	64b9      	str	r1, [r7, #72]	; 0x48
 8002c34:	415b      	adcs	r3, r3
 8002c36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c38:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002c3c:	4641      	mov	r1, r8
 8002c3e:	eb12 0a01 	adds.w	sl, r2, r1
 8002c42:	4649      	mov	r1, r9
 8002c44:	eb43 0b01 	adc.w	fp, r3, r1
 8002c48:	f04f 0200 	mov.w	r2, #0
 8002c4c:	f04f 0300 	mov.w	r3, #0
 8002c50:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c54:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002c58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c5c:	4692      	mov	sl, r2
 8002c5e:	469b      	mov	fp, r3
 8002c60:	4643      	mov	r3, r8
 8002c62:	eb1a 0303 	adds.w	r3, sl, r3
 8002c66:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002c6a:	464b      	mov	r3, r9
 8002c6c:	eb4b 0303 	adc.w	r3, fp, r3
 8002c70:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002c80:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002c84:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002c88:	460b      	mov	r3, r1
 8002c8a:	18db      	adds	r3, r3, r3
 8002c8c:	643b      	str	r3, [r7, #64]	; 0x40
 8002c8e:	4613      	mov	r3, r2
 8002c90:	eb42 0303 	adc.w	r3, r2, r3
 8002c94:	647b      	str	r3, [r7, #68]	; 0x44
 8002c96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002c9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002c9e:	f7fd fbbf 	bl	8000420 <__aeabi_uldivmod>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	4611      	mov	r1, r2
 8002ca8:	4b3b      	ldr	r3, [pc, #236]	; (8002d98 <UART_SetConfig+0x2d4>)
 8002caa:	fba3 2301 	umull	r2, r3, r3, r1
 8002cae:	095b      	lsrs	r3, r3, #5
 8002cb0:	2264      	movs	r2, #100	; 0x64
 8002cb2:	fb02 f303 	mul.w	r3, r2, r3
 8002cb6:	1acb      	subs	r3, r1, r3
 8002cb8:	00db      	lsls	r3, r3, #3
 8002cba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002cbe:	4b36      	ldr	r3, [pc, #216]	; (8002d98 <UART_SetConfig+0x2d4>)
 8002cc0:	fba3 2302 	umull	r2, r3, r3, r2
 8002cc4:	095b      	lsrs	r3, r3, #5
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002ccc:	441c      	add	r4, r3
 8002cce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002cd8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002cdc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002ce0:	4642      	mov	r2, r8
 8002ce2:	464b      	mov	r3, r9
 8002ce4:	1891      	adds	r1, r2, r2
 8002ce6:	63b9      	str	r1, [r7, #56]	; 0x38
 8002ce8:	415b      	adcs	r3, r3
 8002cea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002cf0:	4641      	mov	r1, r8
 8002cf2:	1851      	adds	r1, r2, r1
 8002cf4:	6339      	str	r1, [r7, #48]	; 0x30
 8002cf6:	4649      	mov	r1, r9
 8002cf8:	414b      	adcs	r3, r1
 8002cfa:	637b      	str	r3, [r7, #52]	; 0x34
 8002cfc:	f04f 0200 	mov.w	r2, #0
 8002d00:	f04f 0300 	mov.w	r3, #0
 8002d04:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002d08:	4659      	mov	r1, fp
 8002d0a:	00cb      	lsls	r3, r1, #3
 8002d0c:	4651      	mov	r1, sl
 8002d0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d12:	4651      	mov	r1, sl
 8002d14:	00ca      	lsls	r2, r1, #3
 8002d16:	4610      	mov	r0, r2
 8002d18:	4619      	mov	r1, r3
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	4642      	mov	r2, r8
 8002d1e:	189b      	adds	r3, r3, r2
 8002d20:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002d24:	464b      	mov	r3, r9
 8002d26:	460a      	mov	r2, r1
 8002d28:	eb42 0303 	adc.w	r3, r2, r3
 8002d2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002d3c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002d40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002d44:	460b      	mov	r3, r1
 8002d46:	18db      	adds	r3, r3, r3
 8002d48:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	eb42 0303 	adc.w	r3, r2, r3
 8002d50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002d56:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002d5a:	f7fd fb61 	bl	8000420 <__aeabi_uldivmod>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	460b      	mov	r3, r1
 8002d62:	4b0d      	ldr	r3, [pc, #52]	; (8002d98 <UART_SetConfig+0x2d4>)
 8002d64:	fba3 1302 	umull	r1, r3, r3, r2
 8002d68:	095b      	lsrs	r3, r3, #5
 8002d6a:	2164      	movs	r1, #100	; 0x64
 8002d6c:	fb01 f303 	mul.w	r3, r1, r3
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	00db      	lsls	r3, r3, #3
 8002d74:	3332      	adds	r3, #50	; 0x32
 8002d76:	4a08      	ldr	r2, [pc, #32]	; (8002d98 <UART_SetConfig+0x2d4>)
 8002d78:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7c:	095b      	lsrs	r3, r3, #5
 8002d7e:	f003 0207 	and.w	r2, r3, #7
 8002d82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4422      	add	r2, r4
 8002d8a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002d8c:	e105      	b.n	8002f9a <UART_SetConfig+0x4d6>
 8002d8e:	bf00      	nop
 8002d90:	40011000 	.word	0x40011000
 8002d94:	40011400 	.word	0x40011400
 8002d98:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002da0:	2200      	movs	r2, #0
 8002da2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002da6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002daa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002dae:	4642      	mov	r2, r8
 8002db0:	464b      	mov	r3, r9
 8002db2:	1891      	adds	r1, r2, r2
 8002db4:	6239      	str	r1, [r7, #32]
 8002db6:	415b      	adcs	r3, r3
 8002db8:	627b      	str	r3, [r7, #36]	; 0x24
 8002dba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002dbe:	4641      	mov	r1, r8
 8002dc0:	1854      	adds	r4, r2, r1
 8002dc2:	4649      	mov	r1, r9
 8002dc4:	eb43 0501 	adc.w	r5, r3, r1
 8002dc8:	f04f 0200 	mov.w	r2, #0
 8002dcc:	f04f 0300 	mov.w	r3, #0
 8002dd0:	00eb      	lsls	r3, r5, #3
 8002dd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dd6:	00e2      	lsls	r2, r4, #3
 8002dd8:	4614      	mov	r4, r2
 8002dda:	461d      	mov	r5, r3
 8002ddc:	4643      	mov	r3, r8
 8002dde:	18e3      	adds	r3, r4, r3
 8002de0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002de4:	464b      	mov	r3, r9
 8002de6:	eb45 0303 	adc.w	r3, r5, r3
 8002dea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002dfa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002dfe:	f04f 0200 	mov.w	r2, #0
 8002e02:	f04f 0300 	mov.w	r3, #0
 8002e06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002e0a:	4629      	mov	r1, r5
 8002e0c:	008b      	lsls	r3, r1, #2
 8002e0e:	4621      	mov	r1, r4
 8002e10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e14:	4621      	mov	r1, r4
 8002e16:	008a      	lsls	r2, r1, #2
 8002e18:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002e1c:	f7fd fb00 	bl	8000420 <__aeabi_uldivmod>
 8002e20:	4602      	mov	r2, r0
 8002e22:	460b      	mov	r3, r1
 8002e24:	4b60      	ldr	r3, [pc, #384]	; (8002fa8 <UART_SetConfig+0x4e4>)
 8002e26:	fba3 2302 	umull	r2, r3, r3, r2
 8002e2a:	095b      	lsrs	r3, r3, #5
 8002e2c:	011c      	lsls	r4, r3, #4
 8002e2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e32:	2200      	movs	r2, #0
 8002e34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002e38:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002e3c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002e40:	4642      	mov	r2, r8
 8002e42:	464b      	mov	r3, r9
 8002e44:	1891      	adds	r1, r2, r2
 8002e46:	61b9      	str	r1, [r7, #24]
 8002e48:	415b      	adcs	r3, r3
 8002e4a:	61fb      	str	r3, [r7, #28]
 8002e4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e50:	4641      	mov	r1, r8
 8002e52:	1851      	adds	r1, r2, r1
 8002e54:	6139      	str	r1, [r7, #16]
 8002e56:	4649      	mov	r1, r9
 8002e58:	414b      	adcs	r3, r1
 8002e5a:	617b      	str	r3, [r7, #20]
 8002e5c:	f04f 0200 	mov.w	r2, #0
 8002e60:	f04f 0300 	mov.w	r3, #0
 8002e64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e68:	4659      	mov	r1, fp
 8002e6a:	00cb      	lsls	r3, r1, #3
 8002e6c:	4651      	mov	r1, sl
 8002e6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e72:	4651      	mov	r1, sl
 8002e74:	00ca      	lsls	r2, r1, #3
 8002e76:	4610      	mov	r0, r2
 8002e78:	4619      	mov	r1, r3
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	4642      	mov	r2, r8
 8002e7e:	189b      	adds	r3, r3, r2
 8002e80:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002e84:	464b      	mov	r3, r9
 8002e86:	460a      	mov	r2, r1
 8002e88:	eb42 0303 	adc.w	r3, r2, r3
 8002e8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	67bb      	str	r3, [r7, #120]	; 0x78
 8002e9a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002e9c:	f04f 0200 	mov.w	r2, #0
 8002ea0:	f04f 0300 	mov.w	r3, #0
 8002ea4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002ea8:	4649      	mov	r1, r9
 8002eaa:	008b      	lsls	r3, r1, #2
 8002eac:	4641      	mov	r1, r8
 8002eae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002eb2:	4641      	mov	r1, r8
 8002eb4:	008a      	lsls	r2, r1, #2
 8002eb6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002eba:	f7fd fab1 	bl	8000420 <__aeabi_uldivmod>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	4b39      	ldr	r3, [pc, #228]	; (8002fa8 <UART_SetConfig+0x4e4>)
 8002ec4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ec8:	095b      	lsrs	r3, r3, #5
 8002eca:	2164      	movs	r1, #100	; 0x64
 8002ecc:	fb01 f303 	mul.w	r3, r1, r3
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	011b      	lsls	r3, r3, #4
 8002ed4:	3332      	adds	r3, #50	; 0x32
 8002ed6:	4a34      	ldr	r2, [pc, #208]	; (8002fa8 <UART_SetConfig+0x4e4>)
 8002ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8002edc:	095b      	lsrs	r3, r3, #5
 8002ede:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ee2:	441c      	add	r4, r3
 8002ee4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ee8:	2200      	movs	r2, #0
 8002eea:	673b      	str	r3, [r7, #112]	; 0x70
 8002eec:	677a      	str	r2, [r7, #116]	; 0x74
 8002eee:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002ef2:	4642      	mov	r2, r8
 8002ef4:	464b      	mov	r3, r9
 8002ef6:	1891      	adds	r1, r2, r2
 8002ef8:	60b9      	str	r1, [r7, #8]
 8002efa:	415b      	adcs	r3, r3
 8002efc:	60fb      	str	r3, [r7, #12]
 8002efe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f02:	4641      	mov	r1, r8
 8002f04:	1851      	adds	r1, r2, r1
 8002f06:	6039      	str	r1, [r7, #0]
 8002f08:	4649      	mov	r1, r9
 8002f0a:	414b      	adcs	r3, r1
 8002f0c:	607b      	str	r3, [r7, #4]
 8002f0e:	f04f 0200 	mov.w	r2, #0
 8002f12:	f04f 0300 	mov.w	r3, #0
 8002f16:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002f1a:	4659      	mov	r1, fp
 8002f1c:	00cb      	lsls	r3, r1, #3
 8002f1e:	4651      	mov	r1, sl
 8002f20:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f24:	4651      	mov	r1, sl
 8002f26:	00ca      	lsls	r2, r1, #3
 8002f28:	4610      	mov	r0, r2
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	4642      	mov	r2, r8
 8002f30:	189b      	adds	r3, r3, r2
 8002f32:	66bb      	str	r3, [r7, #104]	; 0x68
 8002f34:	464b      	mov	r3, r9
 8002f36:	460a      	mov	r2, r1
 8002f38:	eb42 0303 	adc.w	r3, r2, r3
 8002f3c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	663b      	str	r3, [r7, #96]	; 0x60
 8002f48:	667a      	str	r2, [r7, #100]	; 0x64
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	f04f 0300 	mov.w	r3, #0
 8002f52:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002f56:	4649      	mov	r1, r9
 8002f58:	008b      	lsls	r3, r1, #2
 8002f5a:	4641      	mov	r1, r8
 8002f5c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f60:	4641      	mov	r1, r8
 8002f62:	008a      	lsls	r2, r1, #2
 8002f64:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002f68:	f7fd fa5a 	bl	8000420 <__aeabi_uldivmod>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	460b      	mov	r3, r1
 8002f70:	4b0d      	ldr	r3, [pc, #52]	; (8002fa8 <UART_SetConfig+0x4e4>)
 8002f72:	fba3 1302 	umull	r1, r3, r3, r2
 8002f76:	095b      	lsrs	r3, r3, #5
 8002f78:	2164      	movs	r1, #100	; 0x64
 8002f7a:	fb01 f303 	mul.w	r3, r1, r3
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	011b      	lsls	r3, r3, #4
 8002f82:	3332      	adds	r3, #50	; 0x32
 8002f84:	4a08      	ldr	r2, [pc, #32]	; (8002fa8 <UART_SetConfig+0x4e4>)
 8002f86:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8a:	095b      	lsrs	r3, r3, #5
 8002f8c:	f003 020f 	and.w	r2, r3, #15
 8002f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4422      	add	r2, r4
 8002f98:	609a      	str	r2, [r3, #8]
}
 8002f9a:	bf00      	nop
 8002f9c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fa6:	bf00      	nop
 8002fa8:	51eb851f 	.word	0x51eb851f

08002fac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8002fac:	b084      	sub	sp, #16
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b084      	sub	sp, #16
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
 8002fb6:	f107 001c 	add.w	r0, r7, #28
 8002fba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d122      	bne.n	800300a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fc8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8002fd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8002fec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d105      	bne.n	8002ffe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	68db      	ldr	r3, [r3, #12]
 8002ff6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 faa2 	bl	8003548 <USB_CoreReset>
 8003004:	4603      	mov	r3, r0
 8003006:	73fb      	strb	r3, [r7, #15]
 8003008:	e01a      	b.n	8003040 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f000 fa96 	bl	8003548 <USB_CoreReset>
 800301c:	4603      	mov	r3, r0
 800301e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003020:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003022:	2b00      	cmp	r3, #0
 8003024:	d106      	bne.n	8003034 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800302a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	639a      	str	r2, [r3, #56]	; 0x38
 8003032:	e005      	b.n	8003040 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003038:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003042:	2b01      	cmp	r3, #1
 8003044:	d10b      	bne.n	800305e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f043 0206 	orr.w	r2, r3, #6
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f043 0220 	orr.w	r2, r3, #32
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800305e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003060:	4618      	mov	r0, r3
 8003062:	3710      	adds	r7, #16
 8003064:	46bd      	mov	sp, r7
 8003066:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800306a:	b004      	add	sp, #16
 800306c:	4770      	bx	lr

0800306e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800306e:	b480      	push	{r7}
 8003070:	b083      	sub	sp, #12
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f023 0201 	bic.w	r2, r3, #1
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003082:	2300      	movs	r3, #0
}
 8003084:	4618      	mov	r0, r3
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	460b      	mov	r3, r1
 800309a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800309c:	2300      	movs	r3, #0
 800309e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80030ac:	78fb      	ldrb	r3, [r7, #3]
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d115      	bne.n	80030de <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	68db      	ldr	r3, [r3, #12]
 80030b6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80030be:	2001      	movs	r0, #1
 80030c0:	f7fe f906 	bl	80012d0 <HAL_Delay>
      ms++;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	3301      	adds	r3, #1
 80030c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 fa2e 	bl	800352c <USB_GetMode>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d01e      	beq.n	8003114 <USB_SetCurrentMode+0x84>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2b31      	cmp	r3, #49	; 0x31
 80030da:	d9f0      	bls.n	80030be <USB_SetCurrentMode+0x2e>
 80030dc:	e01a      	b.n	8003114 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80030de:	78fb      	ldrb	r3, [r7, #3]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d115      	bne.n	8003110 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80030f0:	2001      	movs	r0, #1
 80030f2:	f7fe f8ed 	bl	80012d0 <HAL_Delay>
      ms++;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	3301      	adds	r3, #1
 80030fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	f000 fa15 	bl	800352c <USB_GetMode>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d005      	beq.n	8003114 <USB_SetCurrentMode+0x84>
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2b31      	cmp	r3, #49	; 0x31
 800310c:	d9f0      	bls.n	80030f0 <USB_SetCurrentMode+0x60>
 800310e:	e001      	b.n	8003114 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e005      	b.n	8003120 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2b32      	cmp	r3, #50	; 0x32
 8003118:	d101      	bne.n	800311e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003128:	b084      	sub	sp, #16
 800312a:	b580      	push	{r7, lr}
 800312c:	b086      	sub	sp, #24
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
 8003132:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003136:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800313a:	2300      	movs	r3, #0
 800313c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003142:	2300      	movs	r3, #0
 8003144:	613b      	str	r3, [r7, #16]
 8003146:	e009      	b.n	800315c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	3340      	adds	r3, #64	; 0x40
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	2200      	movs	r2, #0
 8003154:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	3301      	adds	r3, #1
 800315a:	613b      	str	r3, [r7, #16]
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	2b0e      	cmp	r3, #14
 8003160:	d9f2      	bls.n	8003148 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003162:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003164:	2b00      	cmp	r3, #0
 8003166:	d11c      	bne.n	80031a2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003176:	f043 0302 	orr.w	r3, r3, #2
 800317a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003180:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800318c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003198:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	639a      	str	r2, [r3, #56]	; 0x38
 80031a0:	e00b      	b.n	80031ba <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031b2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80031c0:	461a      	mov	r2, r3
 80031c2:	2300      	movs	r3, #0
 80031c4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031cc:	4619      	mov	r1, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031d4:	461a      	mov	r2, r3
 80031d6:	680b      	ldr	r3, [r1, #0]
 80031d8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80031da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d10c      	bne.n	80031fa <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80031e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d104      	bne.n	80031f0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80031e6:	2100      	movs	r1, #0
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 f965 	bl	80034b8 <USB_SetDevSpeed>
 80031ee:	e008      	b.n	8003202 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80031f0:	2101      	movs	r1, #1
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f000 f960 	bl	80034b8 <USB_SetDevSpeed>
 80031f8:	e003      	b.n	8003202 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80031fa:	2103      	movs	r1, #3
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f000 f95b 	bl	80034b8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003202:	2110      	movs	r1, #16
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 f8f3 	bl	80033f0 <USB_FlushTxFifo>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d001      	beq.n	8003214 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 f91f 	bl	8003458 <USB_FlushRxFifo>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d001      	beq.n	8003224 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800322a:	461a      	mov	r2, r3
 800322c:	2300      	movs	r3, #0
 800322e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003236:	461a      	mov	r2, r3
 8003238:	2300      	movs	r3, #0
 800323a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003242:	461a      	mov	r2, r3
 8003244:	2300      	movs	r3, #0
 8003246:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003248:	2300      	movs	r3, #0
 800324a:	613b      	str	r3, [r7, #16]
 800324c:	e043      	b.n	80032d6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	015a      	lsls	r2, r3, #5
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	4413      	add	r3, r2
 8003256:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003260:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003264:	d118      	bne.n	8003298 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d10a      	bne.n	8003282 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	015a      	lsls	r2, r3, #5
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	4413      	add	r3, r2
 8003274:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003278:	461a      	mov	r2, r3
 800327a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800327e:	6013      	str	r3, [r2, #0]
 8003280:	e013      	b.n	80032aa <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	015a      	lsls	r2, r3, #5
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	4413      	add	r3, r2
 800328a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800328e:	461a      	mov	r2, r3
 8003290:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003294:	6013      	str	r3, [r2, #0]
 8003296:	e008      	b.n	80032aa <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	015a      	lsls	r2, r3, #5
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	4413      	add	r3, r2
 80032a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032a4:	461a      	mov	r2, r3
 80032a6:	2300      	movs	r3, #0
 80032a8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	015a      	lsls	r2, r3, #5
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	4413      	add	r3, r2
 80032b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032b6:	461a      	mov	r2, r3
 80032b8:	2300      	movs	r3, #0
 80032ba:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	015a      	lsls	r2, r3, #5
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	4413      	add	r3, r2
 80032c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032c8:	461a      	mov	r2, r3
 80032ca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80032ce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	3301      	adds	r3, #1
 80032d4:	613b      	str	r3, [r7, #16]
 80032d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d3b7      	bcc.n	800324e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80032de:	2300      	movs	r3, #0
 80032e0:	613b      	str	r3, [r7, #16]
 80032e2:	e043      	b.n	800336c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	015a      	lsls	r2, r3, #5
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	4413      	add	r3, r2
 80032ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80032f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80032fa:	d118      	bne.n	800332e <USB_DevInit+0x206>
    {
      if (i == 0U)
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10a      	bne.n	8003318 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	015a      	lsls	r2, r3, #5
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	4413      	add	r3, r2
 800330a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800330e:	461a      	mov	r2, r3
 8003310:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003314:	6013      	str	r3, [r2, #0]
 8003316:	e013      	b.n	8003340 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	015a      	lsls	r2, r3, #5
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	4413      	add	r3, r2
 8003320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003324:	461a      	mov	r2, r3
 8003326:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800332a:	6013      	str	r3, [r2, #0]
 800332c:	e008      	b.n	8003340 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	015a      	lsls	r2, r3, #5
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	4413      	add	r3, r2
 8003336:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800333a:	461a      	mov	r2, r3
 800333c:	2300      	movs	r3, #0
 800333e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	015a      	lsls	r2, r3, #5
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4413      	add	r3, r2
 8003348:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800334c:	461a      	mov	r2, r3
 800334e:	2300      	movs	r3, #0
 8003350:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	015a      	lsls	r2, r3, #5
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	4413      	add	r3, r2
 800335a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800335e:	461a      	mov	r2, r3
 8003360:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003364:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	3301      	adds	r3, #1
 800336a:	613b      	str	r3, [r7, #16]
 800336c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336e:	693a      	ldr	r2, [r7, #16]
 8003370:	429a      	cmp	r2, r3
 8003372:	d3b7      	bcc.n	80032e4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003382:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003386:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003394:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003398:	2b00      	cmp	r3, #0
 800339a:	d105      	bne.n	80033a8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	f043 0210 	orr.w	r2, r3, #16
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	699a      	ldr	r2, [r3, #24]
 80033ac:	4b0f      	ldr	r3, [pc, #60]	; (80033ec <USB_DevInit+0x2c4>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80033b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d005      	beq.n	80033c6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	f043 0208 	orr.w	r2, r3, #8
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80033c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d107      	bne.n	80033dc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80033d4:	f043 0304 	orr.w	r3, r3, #4
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80033dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3718      	adds	r7, #24
 80033e2:	46bd      	mov	sp, r7
 80033e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80033e8:	b004      	add	sp, #16
 80033ea:	4770      	bx	lr
 80033ec:	803c3800 	.word	0x803c3800

080033f0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b085      	sub	sp, #20
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80033fa:	2300      	movs	r3, #0
 80033fc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	3301      	adds	r3, #1
 8003402:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	4a13      	ldr	r2, [pc, #76]	; (8003454 <USB_FlushTxFifo+0x64>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d901      	bls.n	8003410 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800340c:	2303      	movs	r3, #3
 800340e:	e01b      	b.n	8003448 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	2b00      	cmp	r3, #0
 8003416:	daf2      	bge.n	80033fe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003418:	2300      	movs	r3, #0
 800341a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	019b      	lsls	r3, r3, #6
 8003420:	f043 0220 	orr.w	r2, r3, #32
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	3301      	adds	r3, #1
 800342c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	4a08      	ldr	r2, [pc, #32]	; (8003454 <USB_FlushTxFifo+0x64>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d901      	bls.n	800343a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e006      	b.n	8003448 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	f003 0320 	and.w	r3, r3, #32
 8003442:	2b20      	cmp	r3, #32
 8003444:	d0f0      	beq.n	8003428 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	3714      	adds	r7, #20
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	00030d40 	.word	0x00030d40

08003458 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003460:	2300      	movs	r3, #0
 8003462:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	3301      	adds	r3, #1
 8003468:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	4a11      	ldr	r2, [pc, #68]	; (80034b4 <USB_FlushRxFifo+0x5c>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d901      	bls.n	8003476 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e018      	b.n	80034a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	691b      	ldr	r3, [r3, #16]
 800347a:	2b00      	cmp	r3, #0
 800347c:	daf2      	bge.n	8003464 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800347e:	2300      	movs	r3, #0
 8003480:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2210      	movs	r2, #16
 8003486:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	3301      	adds	r3, #1
 800348c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	4a08      	ldr	r2, [pc, #32]	; (80034b4 <USB_FlushRxFifo+0x5c>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d901      	bls.n	800349a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e006      	b.n	80034a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	f003 0310 	and.w	r3, r3, #16
 80034a2:	2b10      	cmp	r3, #16
 80034a4:	d0f0      	beq.n	8003488 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3714      	adds	r7, #20
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	00030d40 	.word	0x00030d40

080034b8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	460b      	mov	r3, r1
 80034c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	78fb      	ldrb	r3, [r7, #3]
 80034d2:	68f9      	ldr	r1, [r7, #12]
 80034d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80034d8:	4313      	orrs	r3, r2
 80034da:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80034dc:	2300      	movs	r3, #0
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3714      	adds	r7, #20
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80034ea:	b480      	push	{r7}
 80034ec:	b085      	sub	sp, #20
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003504:	f023 0303 	bic.w	r3, r3, #3
 8003508:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	68fa      	ldr	r2, [r7, #12]
 8003514:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003518:	f043 0302 	orr.w	r3, r3, #2
 800351c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800351e:	2300      	movs	r3, #0
}
 8003520:	4618      	mov	r0, r3
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	695b      	ldr	r3, [r3, #20]
 8003538:	f003 0301 	and.w	r3, r3, #1
}
 800353c:	4618      	mov	r0, r3
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003550:	2300      	movs	r3, #0
 8003552:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	3301      	adds	r3, #1
 8003558:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	4a13      	ldr	r2, [pc, #76]	; (80035ac <USB_CoreReset+0x64>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d901      	bls.n	8003566 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e01b      	b.n	800359e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	2b00      	cmp	r3, #0
 800356c:	daf2      	bge.n	8003554 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800356e:	2300      	movs	r3, #0
 8003570:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	f043 0201 	orr.w	r2, r3, #1
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	3301      	adds	r3, #1
 8003582:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	4a09      	ldr	r2, [pc, #36]	; (80035ac <USB_CoreReset+0x64>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d901      	bls.n	8003590 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e006      	b.n	800359e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	691b      	ldr	r3, [r3, #16]
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	2b01      	cmp	r3, #1
 800359a:	d0f0      	beq.n	800357e <USB_CoreReset+0x36>

  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	00030d40 	.word	0x00030d40

080035b0 <__errno>:
 80035b0:	4b01      	ldr	r3, [pc, #4]	; (80035b8 <__errno+0x8>)
 80035b2:	6818      	ldr	r0, [r3, #0]
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	2000000c 	.word	0x2000000c

080035bc <__libc_init_array>:
 80035bc:	b570      	push	{r4, r5, r6, lr}
 80035be:	4d0d      	ldr	r5, [pc, #52]	; (80035f4 <__libc_init_array+0x38>)
 80035c0:	4c0d      	ldr	r4, [pc, #52]	; (80035f8 <__libc_init_array+0x3c>)
 80035c2:	1b64      	subs	r4, r4, r5
 80035c4:	10a4      	asrs	r4, r4, #2
 80035c6:	2600      	movs	r6, #0
 80035c8:	42a6      	cmp	r6, r4
 80035ca:	d109      	bne.n	80035e0 <__libc_init_array+0x24>
 80035cc:	4d0b      	ldr	r5, [pc, #44]	; (80035fc <__libc_init_array+0x40>)
 80035ce:	4c0c      	ldr	r4, [pc, #48]	; (8003600 <__libc_init_array+0x44>)
 80035d0:	f001 f886 	bl	80046e0 <_init>
 80035d4:	1b64      	subs	r4, r4, r5
 80035d6:	10a4      	asrs	r4, r4, #2
 80035d8:	2600      	movs	r6, #0
 80035da:	42a6      	cmp	r6, r4
 80035dc:	d105      	bne.n	80035ea <__libc_init_array+0x2e>
 80035de:	bd70      	pop	{r4, r5, r6, pc}
 80035e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80035e4:	4798      	blx	r3
 80035e6:	3601      	adds	r6, #1
 80035e8:	e7ee      	b.n	80035c8 <__libc_init_array+0xc>
 80035ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80035ee:	4798      	blx	r3
 80035f0:	3601      	adds	r6, #1
 80035f2:	e7f2      	b.n	80035da <__libc_init_array+0x1e>
 80035f4:	08004860 	.word	0x08004860
 80035f8:	08004860 	.word	0x08004860
 80035fc:	08004860 	.word	0x08004860
 8003600:	08004864 	.word	0x08004864

08003604 <memset>:
 8003604:	4402      	add	r2, r0
 8003606:	4603      	mov	r3, r0
 8003608:	4293      	cmp	r3, r2
 800360a:	d100      	bne.n	800360e <memset+0xa>
 800360c:	4770      	bx	lr
 800360e:	f803 1b01 	strb.w	r1, [r3], #1
 8003612:	e7f9      	b.n	8003608 <memset+0x4>

08003614 <srand>:
 8003614:	b538      	push	{r3, r4, r5, lr}
 8003616:	4b10      	ldr	r3, [pc, #64]	; (8003658 <srand+0x44>)
 8003618:	681d      	ldr	r5, [r3, #0]
 800361a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800361c:	4604      	mov	r4, r0
 800361e:	b9b3      	cbnz	r3, 800364e <srand+0x3a>
 8003620:	2018      	movs	r0, #24
 8003622:	f000 f893 	bl	800374c <malloc>
 8003626:	4602      	mov	r2, r0
 8003628:	63a8      	str	r0, [r5, #56]	; 0x38
 800362a:	b920      	cbnz	r0, 8003636 <srand+0x22>
 800362c:	4b0b      	ldr	r3, [pc, #44]	; (800365c <srand+0x48>)
 800362e:	480c      	ldr	r0, [pc, #48]	; (8003660 <srand+0x4c>)
 8003630:	2142      	movs	r1, #66	; 0x42
 8003632:	f000 f85b 	bl	80036ec <__assert_func>
 8003636:	490b      	ldr	r1, [pc, #44]	; (8003664 <srand+0x50>)
 8003638:	4b0b      	ldr	r3, [pc, #44]	; (8003668 <srand+0x54>)
 800363a:	e9c0 1300 	strd	r1, r3, [r0]
 800363e:	4b0b      	ldr	r3, [pc, #44]	; (800366c <srand+0x58>)
 8003640:	6083      	str	r3, [r0, #8]
 8003642:	230b      	movs	r3, #11
 8003644:	8183      	strh	r3, [r0, #12]
 8003646:	2100      	movs	r1, #0
 8003648:	2001      	movs	r0, #1
 800364a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800364e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003650:	2200      	movs	r2, #0
 8003652:	611c      	str	r4, [r3, #16]
 8003654:	615a      	str	r2, [r3, #20]
 8003656:	bd38      	pop	{r3, r4, r5, pc}
 8003658:	2000000c 	.word	0x2000000c
 800365c:	08004714 	.word	0x08004714
 8003660:	0800472b 	.word	0x0800472b
 8003664:	abcd330e 	.word	0xabcd330e
 8003668:	e66d1234 	.word	0xe66d1234
 800366c:	0005deec 	.word	0x0005deec

08003670 <rand>:
 8003670:	4b16      	ldr	r3, [pc, #88]	; (80036cc <rand+0x5c>)
 8003672:	b510      	push	{r4, lr}
 8003674:	681c      	ldr	r4, [r3, #0]
 8003676:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003678:	b9b3      	cbnz	r3, 80036a8 <rand+0x38>
 800367a:	2018      	movs	r0, #24
 800367c:	f000 f866 	bl	800374c <malloc>
 8003680:	63a0      	str	r0, [r4, #56]	; 0x38
 8003682:	b928      	cbnz	r0, 8003690 <rand+0x20>
 8003684:	4602      	mov	r2, r0
 8003686:	4b12      	ldr	r3, [pc, #72]	; (80036d0 <rand+0x60>)
 8003688:	4812      	ldr	r0, [pc, #72]	; (80036d4 <rand+0x64>)
 800368a:	214e      	movs	r1, #78	; 0x4e
 800368c:	f000 f82e 	bl	80036ec <__assert_func>
 8003690:	4a11      	ldr	r2, [pc, #68]	; (80036d8 <rand+0x68>)
 8003692:	4b12      	ldr	r3, [pc, #72]	; (80036dc <rand+0x6c>)
 8003694:	e9c0 2300 	strd	r2, r3, [r0]
 8003698:	4b11      	ldr	r3, [pc, #68]	; (80036e0 <rand+0x70>)
 800369a:	6083      	str	r3, [r0, #8]
 800369c:	230b      	movs	r3, #11
 800369e:	8183      	strh	r3, [r0, #12]
 80036a0:	2201      	movs	r2, #1
 80036a2:	2300      	movs	r3, #0
 80036a4:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80036a8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80036aa:	4a0e      	ldr	r2, [pc, #56]	; (80036e4 <rand+0x74>)
 80036ac:	6920      	ldr	r0, [r4, #16]
 80036ae:	6963      	ldr	r3, [r4, #20]
 80036b0:	490d      	ldr	r1, [pc, #52]	; (80036e8 <rand+0x78>)
 80036b2:	4342      	muls	r2, r0
 80036b4:	fb01 2203 	mla	r2, r1, r3, r2
 80036b8:	fba0 0101 	umull	r0, r1, r0, r1
 80036bc:	1c43      	adds	r3, r0, #1
 80036be:	eb42 0001 	adc.w	r0, r2, r1
 80036c2:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80036c6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80036ca:	bd10      	pop	{r4, pc}
 80036cc:	2000000c 	.word	0x2000000c
 80036d0:	08004714 	.word	0x08004714
 80036d4:	0800472b 	.word	0x0800472b
 80036d8:	abcd330e 	.word	0xabcd330e
 80036dc:	e66d1234 	.word	0xe66d1234
 80036e0:	0005deec 	.word	0x0005deec
 80036e4:	5851f42d 	.word	0x5851f42d
 80036e8:	4c957f2d 	.word	0x4c957f2d

080036ec <__assert_func>:
 80036ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80036ee:	4614      	mov	r4, r2
 80036f0:	461a      	mov	r2, r3
 80036f2:	4b09      	ldr	r3, [pc, #36]	; (8003718 <__assert_func+0x2c>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4605      	mov	r5, r0
 80036f8:	68d8      	ldr	r0, [r3, #12]
 80036fa:	b14c      	cbz	r4, 8003710 <__assert_func+0x24>
 80036fc:	4b07      	ldr	r3, [pc, #28]	; (800371c <__assert_func+0x30>)
 80036fe:	9100      	str	r1, [sp, #0]
 8003700:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003704:	4906      	ldr	r1, [pc, #24]	; (8003720 <__assert_func+0x34>)
 8003706:	462b      	mov	r3, r5
 8003708:	f000 f80e 	bl	8003728 <fiprintf>
 800370c:	f000 fcc4 	bl	8004098 <abort>
 8003710:	4b04      	ldr	r3, [pc, #16]	; (8003724 <__assert_func+0x38>)
 8003712:	461c      	mov	r4, r3
 8003714:	e7f3      	b.n	80036fe <__assert_func+0x12>
 8003716:	bf00      	nop
 8003718:	2000000c 	.word	0x2000000c
 800371c:	08004786 	.word	0x08004786
 8003720:	08004793 	.word	0x08004793
 8003724:	080047c1 	.word	0x080047c1

08003728 <fiprintf>:
 8003728:	b40e      	push	{r1, r2, r3}
 800372a:	b503      	push	{r0, r1, lr}
 800372c:	4601      	mov	r1, r0
 800372e:	ab03      	add	r3, sp, #12
 8003730:	4805      	ldr	r0, [pc, #20]	; (8003748 <fiprintf+0x20>)
 8003732:	f853 2b04 	ldr.w	r2, [r3], #4
 8003736:	6800      	ldr	r0, [r0, #0]
 8003738:	9301      	str	r3, [sp, #4]
 800373a:	f000 f919 	bl	8003970 <_vfiprintf_r>
 800373e:	b002      	add	sp, #8
 8003740:	f85d eb04 	ldr.w	lr, [sp], #4
 8003744:	b003      	add	sp, #12
 8003746:	4770      	bx	lr
 8003748:	2000000c 	.word	0x2000000c

0800374c <malloc>:
 800374c:	4b02      	ldr	r3, [pc, #8]	; (8003758 <malloc+0xc>)
 800374e:	4601      	mov	r1, r0
 8003750:	6818      	ldr	r0, [r3, #0]
 8003752:	f000 b86f 	b.w	8003834 <_malloc_r>
 8003756:	bf00      	nop
 8003758:	2000000c 	.word	0x2000000c

0800375c <_free_r>:
 800375c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800375e:	2900      	cmp	r1, #0
 8003760:	d044      	beq.n	80037ec <_free_r+0x90>
 8003762:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003766:	9001      	str	r0, [sp, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	f1a1 0404 	sub.w	r4, r1, #4
 800376e:	bfb8      	it	lt
 8003770:	18e4      	addlt	r4, r4, r3
 8003772:	f000 feb9 	bl	80044e8 <__malloc_lock>
 8003776:	4a1e      	ldr	r2, [pc, #120]	; (80037f0 <_free_r+0x94>)
 8003778:	9801      	ldr	r0, [sp, #4]
 800377a:	6813      	ldr	r3, [r2, #0]
 800377c:	b933      	cbnz	r3, 800378c <_free_r+0x30>
 800377e:	6063      	str	r3, [r4, #4]
 8003780:	6014      	str	r4, [r2, #0]
 8003782:	b003      	add	sp, #12
 8003784:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003788:	f000 beb4 	b.w	80044f4 <__malloc_unlock>
 800378c:	42a3      	cmp	r3, r4
 800378e:	d908      	bls.n	80037a2 <_free_r+0x46>
 8003790:	6825      	ldr	r5, [r4, #0]
 8003792:	1961      	adds	r1, r4, r5
 8003794:	428b      	cmp	r3, r1
 8003796:	bf01      	itttt	eq
 8003798:	6819      	ldreq	r1, [r3, #0]
 800379a:	685b      	ldreq	r3, [r3, #4]
 800379c:	1949      	addeq	r1, r1, r5
 800379e:	6021      	streq	r1, [r4, #0]
 80037a0:	e7ed      	b.n	800377e <_free_r+0x22>
 80037a2:	461a      	mov	r2, r3
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	b10b      	cbz	r3, 80037ac <_free_r+0x50>
 80037a8:	42a3      	cmp	r3, r4
 80037aa:	d9fa      	bls.n	80037a2 <_free_r+0x46>
 80037ac:	6811      	ldr	r1, [r2, #0]
 80037ae:	1855      	adds	r5, r2, r1
 80037b0:	42a5      	cmp	r5, r4
 80037b2:	d10b      	bne.n	80037cc <_free_r+0x70>
 80037b4:	6824      	ldr	r4, [r4, #0]
 80037b6:	4421      	add	r1, r4
 80037b8:	1854      	adds	r4, r2, r1
 80037ba:	42a3      	cmp	r3, r4
 80037bc:	6011      	str	r1, [r2, #0]
 80037be:	d1e0      	bne.n	8003782 <_free_r+0x26>
 80037c0:	681c      	ldr	r4, [r3, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	6053      	str	r3, [r2, #4]
 80037c6:	4421      	add	r1, r4
 80037c8:	6011      	str	r1, [r2, #0]
 80037ca:	e7da      	b.n	8003782 <_free_r+0x26>
 80037cc:	d902      	bls.n	80037d4 <_free_r+0x78>
 80037ce:	230c      	movs	r3, #12
 80037d0:	6003      	str	r3, [r0, #0]
 80037d2:	e7d6      	b.n	8003782 <_free_r+0x26>
 80037d4:	6825      	ldr	r5, [r4, #0]
 80037d6:	1961      	adds	r1, r4, r5
 80037d8:	428b      	cmp	r3, r1
 80037da:	bf04      	itt	eq
 80037dc:	6819      	ldreq	r1, [r3, #0]
 80037de:	685b      	ldreq	r3, [r3, #4]
 80037e0:	6063      	str	r3, [r4, #4]
 80037e2:	bf04      	itt	eq
 80037e4:	1949      	addeq	r1, r1, r5
 80037e6:	6021      	streq	r1, [r4, #0]
 80037e8:	6054      	str	r4, [r2, #4]
 80037ea:	e7ca      	b.n	8003782 <_free_r+0x26>
 80037ec:	b003      	add	sp, #12
 80037ee:	bd30      	pop	{r4, r5, pc}
 80037f0:	20000814 	.word	0x20000814

080037f4 <sbrk_aligned>:
 80037f4:	b570      	push	{r4, r5, r6, lr}
 80037f6:	4e0e      	ldr	r6, [pc, #56]	; (8003830 <sbrk_aligned+0x3c>)
 80037f8:	460c      	mov	r4, r1
 80037fa:	6831      	ldr	r1, [r6, #0]
 80037fc:	4605      	mov	r5, r0
 80037fe:	b911      	cbnz	r1, 8003806 <sbrk_aligned+0x12>
 8003800:	f000 fb7a 	bl	8003ef8 <_sbrk_r>
 8003804:	6030      	str	r0, [r6, #0]
 8003806:	4621      	mov	r1, r4
 8003808:	4628      	mov	r0, r5
 800380a:	f000 fb75 	bl	8003ef8 <_sbrk_r>
 800380e:	1c43      	adds	r3, r0, #1
 8003810:	d00a      	beq.n	8003828 <sbrk_aligned+0x34>
 8003812:	1cc4      	adds	r4, r0, #3
 8003814:	f024 0403 	bic.w	r4, r4, #3
 8003818:	42a0      	cmp	r0, r4
 800381a:	d007      	beq.n	800382c <sbrk_aligned+0x38>
 800381c:	1a21      	subs	r1, r4, r0
 800381e:	4628      	mov	r0, r5
 8003820:	f000 fb6a 	bl	8003ef8 <_sbrk_r>
 8003824:	3001      	adds	r0, #1
 8003826:	d101      	bne.n	800382c <sbrk_aligned+0x38>
 8003828:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800382c:	4620      	mov	r0, r4
 800382e:	bd70      	pop	{r4, r5, r6, pc}
 8003830:	20000818 	.word	0x20000818

08003834 <_malloc_r>:
 8003834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003838:	1ccd      	adds	r5, r1, #3
 800383a:	f025 0503 	bic.w	r5, r5, #3
 800383e:	3508      	adds	r5, #8
 8003840:	2d0c      	cmp	r5, #12
 8003842:	bf38      	it	cc
 8003844:	250c      	movcc	r5, #12
 8003846:	2d00      	cmp	r5, #0
 8003848:	4607      	mov	r7, r0
 800384a:	db01      	blt.n	8003850 <_malloc_r+0x1c>
 800384c:	42a9      	cmp	r1, r5
 800384e:	d905      	bls.n	800385c <_malloc_r+0x28>
 8003850:	230c      	movs	r3, #12
 8003852:	603b      	str	r3, [r7, #0]
 8003854:	2600      	movs	r6, #0
 8003856:	4630      	mov	r0, r6
 8003858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800385c:	4e2e      	ldr	r6, [pc, #184]	; (8003918 <_malloc_r+0xe4>)
 800385e:	f000 fe43 	bl	80044e8 <__malloc_lock>
 8003862:	6833      	ldr	r3, [r6, #0]
 8003864:	461c      	mov	r4, r3
 8003866:	bb34      	cbnz	r4, 80038b6 <_malloc_r+0x82>
 8003868:	4629      	mov	r1, r5
 800386a:	4638      	mov	r0, r7
 800386c:	f7ff ffc2 	bl	80037f4 <sbrk_aligned>
 8003870:	1c43      	adds	r3, r0, #1
 8003872:	4604      	mov	r4, r0
 8003874:	d14d      	bne.n	8003912 <_malloc_r+0xde>
 8003876:	6834      	ldr	r4, [r6, #0]
 8003878:	4626      	mov	r6, r4
 800387a:	2e00      	cmp	r6, #0
 800387c:	d140      	bne.n	8003900 <_malloc_r+0xcc>
 800387e:	6823      	ldr	r3, [r4, #0]
 8003880:	4631      	mov	r1, r6
 8003882:	4638      	mov	r0, r7
 8003884:	eb04 0803 	add.w	r8, r4, r3
 8003888:	f000 fb36 	bl	8003ef8 <_sbrk_r>
 800388c:	4580      	cmp	r8, r0
 800388e:	d13a      	bne.n	8003906 <_malloc_r+0xd2>
 8003890:	6821      	ldr	r1, [r4, #0]
 8003892:	3503      	adds	r5, #3
 8003894:	1a6d      	subs	r5, r5, r1
 8003896:	f025 0503 	bic.w	r5, r5, #3
 800389a:	3508      	adds	r5, #8
 800389c:	2d0c      	cmp	r5, #12
 800389e:	bf38      	it	cc
 80038a0:	250c      	movcc	r5, #12
 80038a2:	4629      	mov	r1, r5
 80038a4:	4638      	mov	r0, r7
 80038a6:	f7ff ffa5 	bl	80037f4 <sbrk_aligned>
 80038aa:	3001      	adds	r0, #1
 80038ac:	d02b      	beq.n	8003906 <_malloc_r+0xd2>
 80038ae:	6823      	ldr	r3, [r4, #0]
 80038b0:	442b      	add	r3, r5
 80038b2:	6023      	str	r3, [r4, #0]
 80038b4:	e00e      	b.n	80038d4 <_malloc_r+0xa0>
 80038b6:	6822      	ldr	r2, [r4, #0]
 80038b8:	1b52      	subs	r2, r2, r5
 80038ba:	d41e      	bmi.n	80038fa <_malloc_r+0xc6>
 80038bc:	2a0b      	cmp	r2, #11
 80038be:	d916      	bls.n	80038ee <_malloc_r+0xba>
 80038c0:	1961      	adds	r1, r4, r5
 80038c2:	42a3      	cmp	r3, r4
 80038c4:	6025      	str	r5, [r4, #0]
 80038c6:	bf18      	it	ne
 80038c8:	6059      	strne	r1, [r3, #4]
 80038ca:	6863      	ldr	r3, [r4, #4]
 80038cc:	bf08      	it	eq
 80038ce:	6031      	streq	r1, [r6, #0]
 80038d0:	5162      	str	r2, [r4, r5]
 80038d2:	604b      	str	r3, [r1, #4]
 80038d4:	4638      	mov	r0, r7
 80038d6:	f104 060b 	add.w	r6, r4, #11
 80038da:	f000 fe0b 	bl	80044f4 <__malloc_unlock>
 80038de:	f026 0607 	bic.w	r6, r6, #7
 80038e2:	1d23      	adds	r3, r4, #4
 80038e4:	1af2      	subs	r2, r6, r3
 80038e6:	d0b6      	beq.n	8003856 <_malloc_r+0x22>
 80038e8:	1b9b      	subs	r3, r3, r6
 80038ea:	50a3      	str	r3, [r4, r2]
 80038ec:	e7b3      	b.n	8003856 <_malloc_r+0x22>
 80038ee:	6862      	ldr	r2, [r4, #4]
 80038f0:	42a3      	cmp	r3, r4
 80038f2:	bf0c      	ite	eq
 80038f4:	6032      	streq	r2, [r6, #0]
 80038f6:	605a      	strne	r2, [r3, #4]
 80038f8:	e7ec      	b.n	80038d4 <_malloc_r+0xa0>
 80038fa:	4623      	mov	r3, r4
 80038fc:	6864      	ldr	r4, [r4, #4]
 80038fe:	e7b2      	b.n	8003866 <_malloc_r+0x32>
 8003900:	4634      	mov	r4, r6
 8003902:	6876      	ldr	r6, [r6, #4]
 8003904:	e7b9      	b.n	800387a <_malloc_r+0x46>
 8003906:	230c      	movs	r3, #12
 8003908:	603b      	str	r3, [r7, #0]
 800390a:	4638      	mov	r0, r7
 800390c:	f000 fdf2 	bl	80044f4 <__malloc_unlock>
 8003910:	e7a1      	b.n	8003856 <_malloc_r+0x22>
 8003912:	6025      	str	r5, [r4, #0]
 8003914:	e7de      	b.n	80038d4 <_malloc_r+0xa0>
 8003916:	bf00      	nop
 8003918:	20000814 	.word	0x20000814

0800391c <__sfputc_r>:
 800391c:	6893      	ldr	r3, [r2, #8]
 800391e:	3b01      	subs	r3, #1
 8003920:	2b00      	cmp	r3, #0
 8003922:	b410      	push	{r4}
 8003924:	6093      	str	r3, [r2, #8]
 8003926:	da08      	bge.n	800393a <__sfputc_r+0x1e>
 8003928:	6994      	ldr	r4, [r2, #24]
 800392a:	42a3      	cmp	r3, r4
 800392c:	db01      	blt.n	8003932 <__sfputc_r+0x16>
 800392e:	290a      	cmp	r1, #10
 8003930:	d103      	bne.n	800393a <__sfputc_r+0x1e>
 8003932:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003936:	f000 baef 	b.w	8003f18 <__swbuf_r>
 800393a:	6813      	ldr	r3, [r2, #0]
 800393c:	1c58      	adds	r0, r3, #1
 800393e:	6010      	str	r0, [r2, #0]
 8003940:	7019      	strb	r1, [r3, #0]
 8003942:	4608      	mov	r0, r1
 8003944:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003948:	4770      	bx	lr

0800394a <__sfputs_r>:
 800394a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800394c:	4606      	mov	r6, r0
 800394e:	460f      	mov	r7, r1
 8003950:	4614      	mov	r4, r2
 8003952:	18d5      	adds	r5, r2, r3
 8003954:	42ac      	cmp	r4, r5
 8003956:	d101      	bne.n	800395c <__sfputs_r+0x12>
 8003958:	2000      	movs	r0, #0
 800395a:	e007      	b.n	800396c <__sfputs_r+0x22>
 800395c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003960:	463a      	mov	r2, r7
 8003962:	4630      	mov	r0, r6
 8003964:	f7ff ffda 	bl	800391c <__sfputc_r>
 8003968:	1c43      	adds	r3, r0, #1
 800396a:	d1f3      	bne.n	8003954 <__sfputs_r+0xa>
 800396c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003970 <_vfiprintf_r>:
 8003970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003974:	460d      	mov	r5, r1
 8003976:	b09d      	sub	sp, #116	; 0x74
 8003978:	4614      	mov	r4, r2
 800397a:	4698      	mov	r8, r3
 800397c:	4606      	mov	r6, r0
 800397e:	b118      	cbz	r0, 8003988 <_vfiprintf_r+0x18>
 8003980:	6983      	ldr	r3, [r0, #24]
 8003982:	b90b      	cbnz	r3, 8003988 <_vfiprintf_r+0x18>
 8003984:	f000 fcaa 	bl	80042dc <__sinit>
 8003988:	4b89      	ldr	r3, [pc, #548]	; (8003bb0 <_vfiprintf_r+0x240>)
 800398a:	429d      	cmp	r5, r3
 800398c:	d11b      	bne.n	80039c6 <_vfiprintf_r+0x56>
 800398e:	6875      	ldr	r5, [r6, #4]
 8003990:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003992:	07d9      	lsls	r1, r3, #31
 8003994:	d405      	bmi.n	80039a2 <_vfiprintf_r+0x32>
 8003996:	89ab      	ldrh	r3, [r5, #12]
 8003998:	059a      	lsls	r2, r3, #22
 800399a:	d402      	bmi.n	80039a2 <_vfiprintf_r+0x32>
 800399c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800399e:	f000 fd3b 	bl	8004418 <__retarget_lock_acquire_recursive>
 80039a2:	89ab      	ldrh	r3, [r5, #12]
 80039a4:	071b      	lsls	r3, r3, #28
 80039a6:	d501      	bpl.n	80039ac <_vfiprintf_r+0x3c>
 80039a8:	692b      	ldr	r3, [r5, #16]
 80039aa:	b9eb      	cbnz	r3, 80039e8 <_vfiprintf_r+0x78>
 80039ac:	4629      	mov	r1, r5
 80039ae:	4630      	mov	r0, r6
 80039b0:	f000 fb04 	bl	8003fbc <__swsetup_r>
 80039b4:	b1c0      	cbz	r0, 80039e8 <_vfiprintf_r+0x78>
 80039b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80039b8:	07dc      	lsls	r4, r3, #31
 80039ba:	d50e      	bpl.n	80039da <_vfiprintf_r+0x6a>
 80039bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80039c0:	b01d      	add	sp, #116	; 0x74
 80039c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039c6:	4b7b      	ldr	r3, [pc, #492]	; (8003bb4 <_vfiprintf_r+0x244>)
 80039c8:	429d      	cmp	r5, r3
 80039ca:	d101      	bne.n	80039d0 <_vfiprintf_r+0x60>
 80039cc:	68b5      	ldr	r5, [r6, #8]
 80039ce:	e7df      	b.n	8003990 <_vfiprintf_r+0x20>
 80039d0:	4b79      	ldr	r3, [pc, #484]	; (8003bb8 <_vfiprintf_r+0x248>)
 80039d2:	429d      	cmp	r5, r3
 80039d4:	bf08      	it	eq
 80039d6:	68f5      	ldreq	r5, [r6, #12]
 80039d8:	e7da      	b.n	8003990 <_vfiprintf_r+0x20>
 80039da:	89ab      	ldrh	r3, [r5, #12]
 80039dc:	0598      	lsls	r0, r3, #22
 80039de:	d4ed      	bmi.n	80039bc <_vfiprintf_r+0x4c>
 80039e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80039e2:	f000 fd1a 	bl	800441a <__retarget_lock_release_recursive>
 80039e6:	e7e9      	b.n	80039bc <_vfiprintf_r+0x4c>
 80039e8:	2300      	movs	r3, #0
 80039ea:	9309      	str	r3, [sp, #36]	; 0x24
 80039ec:	2320      	movs	r3, #32
 80039ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80039f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80039f6:	2330      	movs	r3, #48	; 0x30
 80039f8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003bbc <_vfiprintf_r+0x24c>
 80039fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003a00:	f04f 0901 	mov.w	r9, #1
 8003a04:	4623      	mov	r3, r4
 8003a06:	469a      	mov	sl, r3
 8003a08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003a0c:	b10a      	cbz	r2, 8003a12 <_vfiprintf_r+0xa2>
 8003a0e:	2a25      	cmp	r2, #37	; 0x25
 8003a10:	d1f9      	bne.n	8003a06 <_vfiprintf_r+0x96>
 8003a12:	ebba 0b04 	subs.w	fp, sl, r4
 8003a16:	d00b      	beq.n	8003a30 <_vfiprintf_r+0xc0>
 8003a18:	465b      	mov	r3, fp
 8003a1a:	4622      	mov	r2, r4
 8003a1c:	4629      	mov	r1, r5
 8003a1e:	4630      	mov	r0, r6
 8003a20:	f7ff ff93 	bl	800394a <__sfputs_r>
 8003a24:	3001      	adds	r0, #1
 8003a26:	f000 80aa 	beq.w	8003b7e <_vfiprintf_r+0x20e>
 8003a2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a2c:	445a      	add	r2, fp
 8003a2e:	9209      	str	r2, [sp, #36]	; 0x24
 8003a30:	f89a 3000 	ldrb.w	r3, [sl]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f000 80a2 	beq.w	8003b7e <_vfiprintf_r+0x20e>
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a44:	f10a 0a01 	add.w	sl, sl, #1
 8003a48:	9304      	str	r3, [sp, #16]
 8003a4a:	9307      	str	r3, [sp, #28]
 8003a4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003a50:	931a      	str	r3, [sp, #104]	; 0x68
 8003a52:	4654      	mov	r4, sl
 8003a54:	2205      	movs	r2, #5
 8003a56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a5a:	4858      	ldr	r0, [pc, #352]	; (8003bbc <_vfiprintf_r+0x24c>)
 8003a5c:	f7fc fc90 	bl	8000380 <memchr>
 8003a60:	9a04      	ldr	r2, [sp, #16]
 8003a62:	b9d8      	cbnz	r0, 8003a9c <_vfiprintf_r+0x12c>
 8003a64:	06d1      	lsls	r1, r2, #27
 8003a66:	bf44      	itt	mi
 8003a68:	2320      	movmi	r3, #32
 8003a6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003a6e:	0713      	lsls	r3, r2, #28
 8003a70:	bf44      	itt	mi
 8003a72:	232b      	movmi	r3, #43	; 0x2b
 8003a74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003a78:	f89a 3000 	ldrb.w	r3, [sl]
 8003a7c:	2b2a      	cmp	r3, #42	; 0x2a
 8003a7e:	d015      	beq.n	8003aac <_vfiprintf_r+0x13c>
 8003a80:	9a07      	ldr	r2, [sp, #28]
 8003a82:	4654      	mov	r4, sl
 8003a84:	2000      	movs	r0, #0
 8003a86:	f04f 0c0a 	mov.w	ip, #10
 8003a8a:	4621      	mov	r1, r4
 8003a8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a90:	3b30      	subs	r3, #48	; 0x30
 8003a92:	2b09      	cmp	r3, #9
 8003a94:	d94e      	bls.n	8003b34 <_vfiprintf_r+0x1c4>
 8003a96:	b1b0      	cbz	r0, 8003ac6 <_vfiprintf_r+0x156>
 8003a98:	9207      	str	r2, [sp, #28]
 8003a9a:	e014      	b.n	8003ac6 <_vfiprintf_r+0x156>
 8003a9c:	eba0 0308 	sub.w	r3, r0, r8
 8003aa0:	fa09 f303 	lsl.w	r3, r9, r3
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	9304      	str	r3, [sp, #16]
 8003aa8:	46a2      	mov	sl, r4
 8003aaa:	e7d2      	b.n	8003a52 <_vfiprintf_r+0xe2>
 8003aac:	9b03      	ldr	r3, [sp, #12]
 8003aae:	1d19      	adds	r1, r3, #4
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	9103      	str	r1, [sp, #12]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	bfbb      	ittet	lt
 8003ab8:	425b      	neglt	r3, r3
 8003aba:	f042 0202 	orrlt.w	r2, r2, #2
 8003abe:	9307      	strge	r3, [sp, #28]
 8003ac0:	9307      	strlt	r3, [sp, #28]
 8003ac2:	bfb8      	it	lt
 8003ac4:	9204      	strlt	r2, [sp, #16]
 8003ac6:	7823      	ldrb	r3, [r4, #0]
 8003ac8:	2b2e      	cmp	r3, #46	; 0x2e
 8003aca:	d10c      	bne.n	8003ae6 <_vfiprintf_r+0x176>
 8003acc:	7863      	ldrb	r3, [r4, #1]
 8003ace:	2b2a      	cmp	r3, #42	; 0x2a
 8003ad0:	d135      	bne.n	8003b3e <_vfiprintf_r+0x1ce>
 8003ad2:	9b03      	ldr	r3, [sp, #12]
 8003ad4:	1d1a      	adds	r2, r3, #4
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	9203      	str	r2, [sp, #12]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	bfb8      	it	lt
 8003ade:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003ae2:	3402      	adds	r4, #2
 8003ae4:	9305      	str	r3, [sp, #20]
 8003ae6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003bcc <_vfiprintf_r+0x25c>
 8003aea:	7821      	ldrb	r1, [r4, #0]
 8003aec:	2203      	movs	r2, #3
 8003aee:	4650      	mov	r0, sl
 8003af0:	f7fc fc46 	bl	8000380 <memchr>
 8003af4:	b140      	cbz	r0, 8003b08 <_vfiprintf_r+0x198>
 8003af6:	2340      	movs	r3, #64	; 0x40
 8003af8:	eba0 000a 	sub.w	r0, r0, sl
 8003afc:	fa03 f000 	lsl.w	r0, r3, r0
 8003b00:	9b04      	ldr	r3, [sp, #16]
 8003b02:	4303      	orrs	r3, r0
 8003b04:	3401      	adds	r4, #1
 8003b06:	9304      	str	r3, [sp, #16]
 8003b08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b0c:	482c      	ldr	r0, [pc, #176]	; (8003bc0 <_vfiprintf_r+0x250>)
 8003b0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003b12:	2206      	movs	r2, #6
 8003b14:	f7fc fc34 	bl	8000380 <memchr>
 8003b18:	2800      	cmp	r0, #0
 8003b1a:	d03f      	beq.n	8003b9c <_vfiprintf_r+0x22c>
 8003b1c:	4b29      	ldr	r3, [pc, #164]	; (8003bc4 <_vfiprintf_r+0x254>)
 8003b1e:	bb1b      	cbnz	r3, 8003b68 <_vfiprintf_r+0x1f8>
 8003b20:	9b03      	ldr	r3, [sp, #12]
 8003b22:	3307      	adds	r3, #7
 8003b24:	f023 0307 	bic.w	r3, r3, #7
 8003b28:	3308      	adds	r3, #8
 8003b2a:	9303      	str	r3, [sp, #12]
 8003b2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b2e:	443b      	add	r3, r7
 8003b30:	9309      	str	r3, [sp, #36]	; 0x24
 8003b32:	e767      	b.n	8003a04 <_vfiprintf_r+0x94>
 8003b34:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b38:	460c      	mov	r4, r1
 8003b3a:	2001      	movs	r0, #1
 8003b3c:	e7a5      	b.n	8003a8a <_vfiprintf_r+0x11a>
 8003b3e:	2300      	movs	r3, #0
 8003b40:	3401      	adds	r4, #1
 8003b42:	9305      	str	r3, [sp, #20]
 8003b44:	4619      	mov	r1, r3
 8003b46:	f04f 0c0a 	mov.w	ip, #10
 8003b4a:	4620      	mov	r0, r4
 8003b4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b50:	3a30      	subs	r2, #48	; 0x30
 8003b52:	2a09      	cmp	r2, #9
 8003b54:	d903      	bls.n	8003b5e <_vfiprintf_r+0x1ee>
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d0c5      	beq.n	8003ae6 <_vfiprintf_r+0x176>
 8003b5a:	9105      	str	r1, [sp, #20]
 8003b5c:	e7c3      	b.n	8003ae6 <_vfiprintf_r+0x176>
 8003b5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b62:	4604      	mov	r4, r0
 8003b64:	2301      	movs	r3, #1
 8003b66:	e7f0      	b.n	8003b4a <_vfiprintf_r+0x1da>
 8003b68:	ab03      	add	r3, sp, #12
 8003b6a:	9300      	str	r3, [sp, #0]
 8003b6c:	462a      	mov	r2, r5
 8003b6e:	4b16      	ldr	r3, [pc, #88]	; (8003bc8 <_vfiprintf_r+0x258>)
 8003b70:	a904      	add	r1, sp, #16
 8003b72:	4630      	mov	r0, r6
 8003b74:	f3af 8000 	nop.w
 8003b78:	4607      	mov	r7, r0
 8003b7a:	1c78      	adds	r0, r7, #1
 8003b7c:	d1d6      	bne.n	8003b2c <_vfiprintf_r+0x1bc>
 8003b7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003b80:	07d9      	lsls	r1, r3, #31
 8003b82:	d405      	bmi.n	8003b90 <_vfiprintf_r+0x220>
 8003b84:	89ab      	ldrh	r3, [r5, #12]
 8003b86:	059a      	lsls	r2, r3, #22
 8003b88:	d402      	bmi.n	8003b90 <_vfiprintf_r+0x220>
 8003b8a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003b8c:	f000 fc45 	bl	800441a <__retarget_lock_release_recursive>
 8003b90:	89ab      	ldrh	r3, [r5, #12]
 8003b92:	065b      	lsls	r3, r3, #25
 8003b94:	f53f af12 	bmi.w	80039bc <_vfiprintf_r+0x4c>
 8003b98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003b9a:	e711      	b.n	80039c0 <_vfiprintf_r+0x50>
 8003b9c:	ab03      	add	r3, sp, #12
 8003b9e:	9300      	str	r3, [sp, #0]
 8003ba0:	462a      	mov	r2, r5
 8003ba2:	4b09      	ldr	r3, [pc, #36]	; (8003bc8 <_vfiprintf_r+0x258>)
 8003ba4:	a904      	add	r1, sp, #16
 8003ba6:	4630      	mov	r0, r6
 8003ba8:	f000 f880 	bl	8003cac <_printf_i>
 8003bac:	e7e4      	b.n	8003b78 <_vfiprintf_r+0x208>
 8003bae:	bf00      	nop
 8003bb0:	08004818 	.word	0x08004818
 8003bb4:	08004838 	.word	0x08004838
 8003bb8:	080047f8 	.word	0x080047f8
 8003bbc:	080047c2 	.word	0x080047c2
 8003bc0:	080047cc 	.word	0x080047cc
 8003bc4:	00000000 	.word	0x00000000
 8003bc8:	0800394b 	.word	0x0800394b
 8003bcc:	080047c8 	.word	0x080047c8

08003bd0 <_printf_common>:
 8003bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bd4:	4616      	mov	r6, r2
 8003bd6:	4699      	mov	r9, r3
 8003bd8:	688a      	ldr	r2, [r1, #8]
 8003bda:	690b      	ldr	r3, [r1, #16]
 8003bdc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003be0:	4293      	cmp	r3, r2
 8003be2:	bfb8      	it	lt
 8003be4:	4613      	movlt	r3, r2
 8003be6:	6033      	str	r3, [r6, #0]
 8003be8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003bec:	4607      	mov	r7, r0
 8003bee:	460c      	mov	r4, r1
 8003bf0:	b10a      	cbz	r2, 8003bf6 <_printf_common+0x26>
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	6033      	str	r3, [r6, #0]
 8003bf6:	6823      	ldr	r3, [r4, #0]
 8003bf8:	0699      	lsls	r1, r3, #26
 8003bfa:	bf42      	ittt	mi
 8003bfc:	6833      	ldrmi	r3, [r6, #0]
 8003bfe:	3302      	addmi	r3, #2
 8003c00:	6033      	strmi	r3, [r6, #0]
 8003c02:	6825      	ldr	r5, [r4, #0]
 8003c04:	f015 0506 	ands.w	r5, r5, #6
 8003c08:	d106      	bne.n	8003c18 <_printf_common+0x48>
 8003c0a:	f104 0a19 	add.w	sl, r4, #25
 8003c0e:	68e3      	ldr	r3, [r4, #12]
 8003c10:	6832      	ldr	r2, [r6, #0]
 8003c12:	1a9b      	subs	r3, r3, r2
 8003c14:	42ab      	cmp	r3, r5
 8003c16:	dc26      	bgt.n	8003c66 <_printf_common+0x96>
 8003c18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003c1c:	1e13      	subs	r3, r2, #0
 8003c1e:	6822      	ldr	r2, [r4, #0]
 8003c20:	bf18      	it	ne
 8003c22:	2301      	movne	r3, #1
 8003c24:	0692      	lsls	r2, r2, #26
 8003c26:	d42b      	bmi.n	8003c80 <_printf_common+0xb0>
 8003c28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c2c:	4649      	mov	r1, r9
 8003c2e:	4638      	mov	r0, r7
 8003c30:	47c0      	blx	r8
 8003c32:	3001      	adds	r0, #1
 8003c34:	d01e      	beq.n	8003c74 <_printf_common+0xa4>
 8003c36:	6823      	ldr	r3, [r4, #0]
 8003c38:	68e5      	ldr	r5, [r4, #12]
 8003c3a:	6832      	ldr	r2, [r6, #0]
 8003c3c:	f003 0306 	and.w	r3, r3, #6
 8003c40:	2b04      	cmp	r3, #4
 8003c42:	bf08      	it	eq
 8003c44:	1aad      	subeq	r5, r5, r2
 8003c46:	68a3      	ldr	r3, [r4, #8]
 8003c48:	6922      	ldr	r2, [r4, #16]
 8003c4a:	bf0c      	ite	eq
 8003c4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c50:	2500      	movne	r5, #0
 8003c52:	4293      	cmp	r3, r2
 8003c54:	bfc4      	itt	gt
 8003c56:	1a9b      	subgt	r3, r3, r2
 8003c58:	18ed      	addgt	r5, r5, r3
 8003c5a:	2600      	movs	r6, #0
 8003c5c:	341a      	adds	r4, #26
 8003c5e:	42b5      	cmp	r5, r6
 8003c60:	d11a      	bne.n	8003c98 <_printf_common+0xc8>
 8003c62:	2000      	movs	r0, #0
 8003c64:	e008      	b.n	8003c78 <_printf_common+0xa8>
 8003c66:	2301      	movs	r3, #1
 8003c68:	4652      	mov	r2, sl
 8003c6a:	4649      	mov	r1, r9
 8003c6c:	4638      	mov	r0, r7
 8003c6e:	47c0      	blx	r8
 8003c70:	3001      	adds	r0, #1
 8003c72:	d103      	bne.n	8003c7c <_printf_common+0xac>
 8003c74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c7c:	3501      	adds	r5, #1
 8003c7e:	e7c6      	b.n	8003c0e <_printf_common+0x3e>
 8003c80:	18e1      	adds	r1, r4, r3
 8003c82:	1c5a      	adds	r2, r3, #1
 8003c84:	2030      	movs	r0, #48	; 0x30
 8003c86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003c8a:	4422      	add	r2, r4
 8003c8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003c90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003c94:	3302      	adds	r3, #2
 8003c96:	e7c7      	b.n	8003c28 <_printf_common+0x58>
 8003c98:	2301      	movs	r3, #1
 8003c9a:	4622      	mov	r2, r4
 8003c9c:	4649      	mov	r1, r9
 8003c9e:	4638      	mov	r0, r7
 8003ca0:	47c0      	blx	r8
 8003ca2:	3001      	adds	r0, #1
 8003ca4:	d0e6      	beq.n	8003c74 <_printf_common+0xa4>
 8003ca6:	3601      	adds	r6, #1
 8003ca8:	e7d9      	b.n	8003c5e <_printf_common+0x8e>
	...

08003cac <_printf_i>:
 8003cac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003cb0:	7e0f      	ldrb	r7, [r1, #24]
 8003cb2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003cb4:	2f78      	cmp	r7, #120	; 0x78
 8003cb6:	4691      	mov	r9, r2
 8003cb8:	4680      	mov	r8, r0
 8003cba:	460c      	mov	r4, r1
 8003cbc:	469a      	mov	sl, r3
 8003cbe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003cc2:	d807      	bhi.n	8003cd4 <_printf_i+0x28>
 8003cc4:	2f62      	cmp	r7, #98	; 0x62
 8003cc6:	d80a      	bhi.n	8003cde <_printf_i+0x32>
 8003cc8:	2f00      	cmp	r7, #0
 8003cca:	f000 80d8 	beq.w	8003e7e <_printf_i+0x1d2>
 8003cce:	2f58      	cmp	r7, #88	; 0x58
 8003cd0:	f000 80a3 	beq.w	8003e1a <_printf_i+0x16e>
 8003cd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003cd8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003cdc:	e03a      	b.n	8003d54 <_printf_i+0xa8>
 8003cde:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003ce2:	2b15      	cmp	r3, #21
 8003ce4:	d8f6      	bhi.n	8003cd4 <_printf_i+0x28>
 8003ce6:	a101      	add	r1, pc, #4	; (adr r1, 8003cec <_printf_i+0x40>)
 8003ce8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003cec:	08003d45 	.word	0x08003d45
 8003cf0:	08003d59 	.word	0x08003d59
 8003cf4:	08003cd5 	.word	0x08003cd5
 8003cf8:	08003cd5 	.word	0x08003cd5
 8003cfc:	08003cd5 	.word	0x08003cd5
 8003d00:	08003cd5 	.word	0x08003cd5
 8003d04:	08003d59 	.word	0x08003d59
 8003d08:	08003cd5 	.word	0x08003cd5
 8003d0c:	08003cd5 	.word	0x08003cd5
 8003d10:	08003cd5 	.word	0x08003cd5
 8003d14:	08003cd5 	.word	0x08003cd5
 8003d18:	08003e65 	.word	0x08003e65
 8003d1c:	08003d89 	.word	0x08003d89
 8003d20:	08003e47 	.word	0x08003e47
 8003d24:	08003cd5 	.word	0x08003cd5
 8003d28:	08003cd5 	.word	0x08003cd5
 8003d2c:	08003e87 	.word	0x08003e87
 8003d30:	08003cd5 	.word	0x08003cd5
 8003d34:	08003d89 	.word	0x08003d89
 8003d38:	08003cd5 	.word	0x08003cd5
 8003d3c:	08003cd5 	.word	0x08003cd5
 8003d40:	08003e4f 	.word	0x08003e4f
 8003d44:	682b      	ldr	r3, [r5, #0]
 8003d46:	1d1a      	adds	r2, r3, #4
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	602a      	str	r2, [r5, #0]
 8003d4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d54:	2301      	movs	r3, #1
 8003d56:	e0a3      	b.n	8003ea0 <_printf_i+0x1f4>
 8003d58:	6820      	ldr	r0, [r4, #0]
 8003d5a:	6829      	ldr	r1, [r5, #0]
 8003d5c:	0606      	lsls	r6, r0, #24
 8003d5e:	f101 0304 	add.w	r3, r1, #4
 8003d62:	d50a      	bpl.n	8003d7a <_printf_i+0xce>
 8003d64:	680e      	ldr	r6, [r1, #0]
 8003d66:	602b      	str	r3, [r5, #0]
 8003d68:	2e00      	cmp	r6, #0
 8003d6a:	da03      	bge.n	8003d74 <_printf_i+0xc8>
 8003d6c:	232d      	movs	r3, #45	; 0x2d
 8003d6e:	4276      	negs	r6, r6
 8003d70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d74:	485e      	ldr	r0, [pc, #376]	; (8003ef0 <_printf_i+0x244>)
 8003d76:	230a      	movs	r3, #10
 8003d78:	e019      	b.n	8003dae <_printf_i+0x102>
 8003d7a:	680e      	ldr	r6, [r1, #0]
 8003d7c:	602b      	str	r3, [r5, #0]
 8003d7e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003d82:	bf18      	it	ne
 8003d84:	b236      	sxthne	r6, r6
 8003d86:	e7ef      	b.n	8003d68 <_printf_i+0xbc>
 8003d88:	682b      	ldr	r3, [r5, #0]
 8003d8a:	6820      	ldr	r0, [r4, #0]
 8003d8c:	1d19      	adds	r1, r3, #4
 8003d8e:	6029      	str	r1, [r5, #0]
 8003d90:	0601      	lsls	r1, r0, #24
 8003d92:	d501      	bpl.n	8003d98 <_printf_i+0xec>
 8003d94:	681e      	ldr	r6, [r3, #0]
 8003d96:	e002      	b.n	8003d9e <_printf_i+0xf2>
 8003d98:	0646      	lsls	r6, r0, #25
 8003d9a:	d5fb      	bpl.n	8003d94 <_printf_i+0xe8>
 8003d9c:	881e      	ldrh	r6, [r3, #0]
 8003d9e:	4854      	ldr	r0, [pc, #336]	; (8003ef0 <_printf_i+0x244>)
 8003da0:	2f6f      	cmp	r7, #111	; 0x6f
 8003da2:	bf0c      	ite	eq
 8003da4:	2308      	moveq	r3, #8
 8003da6:	230a      	movne	r3, #10
 8003da8:	2100      	movs	r1, #0
 8003daa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003dae:	6865      	ldr	r5, [r4, #4]
 8003db0:	60a5      	str	r5, [r4, #8]
 8003db2:	2d00      	cmp	r5, #0
 8003db4:	bfa2      	ittt	ge
 8003db6:	6821      	ldrge	r1, [r4, #0]
 8003db8:	f021 0104 	bicge.w	r1, r1, #4
 8003dbc:	6021      	strge	r1, [r4, #0]
 8003dbe:	b90e      	cbnz	r6, 8003dc4 <_printf_i+0x118>
 8003dc0:	2d00      	cmp	r5, #0
 8003dc2:	d04d      	beq.n	8003e60 <_printf_i+0x1b4>
 8003dc4:	4615      	mov	r5, r2
 8003dc6:	fbb6 f1f3 	udiv	r1, r6, r3
 8003dca:	fb03 6711 	mls	r7, r3, r1, r6
 8003dce:	5dc7      	ldrb	r7, [r0, r7]
 8003dd0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003dd4:	4637      	mov	r7, r6
 8003dd6:	42bb      	cmp	r3, r7
 8003dd8:	460e      	mov	r6, r1
 8003dda:	d9f4      	bls.n	8003dc6 <_printf_i+0x11a>
 8003ddc:	2b08      	cmp	r3, #8
 8003dde:	d10b      	bne.n	8003df8 <_printf_i+0x14c>
 8003de0:	6823      	ldr	r3, [r4, #0]
 8003de2:	07de      	lsls	r6, r3, #31
 8003de4:	d508      	bpl.n	8003df8 <_printf_i+0x14c>
 8003de6:	6923      	ldr	r3, [r4, #16]
 8003de8:	6861      	ldr	r1, [r4, #4]
 8003dea:	4299      	cmp	r1, r3
 8003dec:	bfde      	ittt	le
 8003dee:	2330      	movle	r3, #48	; 0x30
 8003df0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003df4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003df8:	1b52      	subs	r2, r2, r5
 8003dfa:	6122      	str	r2, [r4, #16]
 8003dfc:	f8cd a000 	str.w	sl, [sp]
 8003e00:	464b      	mov	r3, r9
 8003e02:	aa03      	add	r2, sp, #12
 8003e04:	4621      	mov	r1, r4
 8003e06:	4640      	mov	r0, r8
 8003e08:	f7ff fee2 	bl	8003bd0 <_printf_common>
 8003e0c:	3001      	adds	r0, #1
 8003e0e:	d14c      	bne.n	8003eaa <_printf_i+0x1fe>
 8003e10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e14:	b004      	add	sp, #16
 8003e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e1a:	4835      	ldr	r0, [pc, #212]	; (8003ef0 <_printf_i+0x244>)
 8003e1c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003e20:	6829      	ldr	r1, [r5, #0]
 8003e22:	6823      	ldr	r3, [r4, #0]
 8003e24:	f851 6b04 	ldr.w	r6, [r1], #4
 8003e28:	6029      	str	r1, [r5, #0]
 8003e2a:	061d      	lsls	r5, r3, #24
 8003e2c:	d514      	bpl.n	8003e58 <_printf_i+0x1ac>
 8003e2e:	07df      	lsls	r7, r3, #31
 8003e30:	bf44      	itt	mi
 8003e32:	f043 0320 	orrmi.w	r3, r3, #32
 8003e36:	6023      	strmi	r3, [r4, #0]
 8003e38:	b91e      	cbnz	r6, 8003e42 <_printf_i+0x196>
 8003e3a:	6823      	ldr	r3, [r4, #0]
 8003e3c:	f023 0320 	bic.w	r3, r3, #32
 8003e40:	6023      	str	r3, [r4, #0]
 8003e42:	2310      	movs	r3, #16
 8003e44:	e7b0      	b.n	8003da8 <_printf_i+0xfc>
 8003e46:	6823      	ldr	r3, [r4, #0]
 8003e48:	f043 0320 	orr.w	r3, r3, #32
 8003e4c:	6023      	str	r3, [r4, #0]
 8003e4e:	2378      	movs	r3, #120	; 0x78
 8003e50:	4828      	ldr	r0, [pc, #160]	; (8003ef4 <_printf_i+0x248>)
 8003e52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003e56:	e7e3      	b.n	8003e20 <_printf_i+0x174>
 8003e58:	0659      	lsls	r1, r3, #25
 8003e5a:	bf48      	it	mi
 8003e5c:	b2b6      	uxthmi	r6, r6
 8003e5e:	e7e6      	b.n	8003e2e <_printf_i+0x182>
 8003e60:	4615      	mov	r5, r2
 8003e62:	e7bb      	b.n	8003ddc <_printf_i+0x130>
 8003e64:	682b      	ldr	r3, [r5, #0]
 8003e66:	6826      	ldr	r6, [r4, #0]
 8003e68:	6961      	ldr	r1, [r4, #20]
 8003e6a:	1d18      	adds	r0, r3, #4
 8003e6c:	6028      	str	r0, [r5, #0]
 8003e6e:	0635      	lsls	r5, r6, #24
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	d501      	bpl.n	8003e78 <_printf_i+0x1cc>
 8003e74:	6019      	str	r1, [r3, #0]
 8003e76:	e002      	b.n	8003e7e <_printf_i+0x1d2>
 8003e78:	0670      	lsls	r0, r6, #25
 8003e7a:	d5fb      	bpl.n	8003e74 <_printf_i+0x1c8>
 8003e7c:	8019      	strh	r1, [r3, #0]
 8003e7e:	2300      	movs	r3, #0
 8003e80:	6123      	str	r3, [r4, #16]
 8003e82:	4615      	mov	r5, r2
 8003e84:	e7ba      	b.n	8003dfc <_printf_i+0x150>
 8003e86:	682b      	ldr	r3, [r5, #0]
 8003e88:	1d1a      	adds	r2, r3, #4
 8003e8a:	602a      	str	r2, [r5, #0]
 8003e8c:	681d      	ldr	r5, [r3, #0]
 8003e8e:	6862      	ldr	r2, [r4, #4]
 8003e90:	2100      	movs	r1, #0
 8003e92:	4628      	mov	r0, r5
 8003e94:	f7fc fa74 	bl	8000380 <memchr>
 8003e98:	b108      	cbz	r0, 8003e9e <_printf_i+0x1f2>
 8003e9a:	1b40      	subs	r0, r0, r5
 8003e9c:	6060      	str	r0, [r4, #4]
 8003e9e:	6863      	ldr	r3, [r4, #4]
 8003ea0:	6123      	str	r3, [r4, #16]
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ea8:	e7a8      	b.n	8003dfc <_printf_i+0x150>
 8003eaa:	6923      	ldr	r3, [r4, #16]
 8003eac:	462a      	mov	r2, r5
 8003eae:	4649      	mov	r1, r9
 8003eb0:	4640      	mov	r0, r8
 8003eb2:	47d0      	blx	sl
 8003eb4:	3001      	adds	r0, #1
 8003eb6:	d0ab      	beq.n	8003e10 <_printf_i+0x164>
 8003eb8:	6823      	ldr	r3, [r4, #0]
 8003eba:	079b      	lsls	r3, r3, #30
 8003ebc:	d413      	bmi.n	8003ee6 <_printf_i+0x23a>
 8003ebe:	68e0      	ldr	r0, [r4, #12]
 8003ec0:	9b03      	ldr	r3, [sp, #12]
 8003ec2:	4298      	cmp	r0, r3
 8003ec4:	bfb8      	it	lt
 8003ec6:	4618      	movlt	r0, r3
 8003ec8:	e7a4      	b.n	8003e14 <_printf_i+0x168>
 8003eca:	2301      	movs	r3, #1
 8003ecc:	4632      	mov	r2, r6
 8003ece:	4649      	mov	r1, r9
 8003ed0:	4640      	mov	r0, r8
 8003ed2:	47d0      	blx	sl
 8003ed4:	3001      	adds	r0, #1
 8003ed6:	d09b      	beq.n	8003e10 <_printf_i+0x164>
 8003ed8:	3501      	adds	r5, #1
 8003eda:	68e3      	ldr	r3, [r4, #12]
 8003edc:	9903      	ldr	r1, [sp, #12]
 8003ede:	1a5b      	subs	r3, r3, r1
 8003ee0:	42ab      	cmp	r3, r5
 8003ee2:	dcf2      	bgt.n	8003eca <_printf_i+0x21e>
 8003ee4:	e7eb      	b.n	8003ebe <_printf_i+0x212>
 8003ee6:	2500      	movs	r5, #0
 8003ee8:	f104 0619 	add.w	r6, r4, #25
 8003eec:	e7f5      	b.n	8003eda <_printf_i+0x22e>
 8003eee:	bf00      	nop
 8003ef0:	080047d3 	.word	0x080047d3
 8003ef4:	080047e4 	.word	0x080047e4

08003ef8 <_sbrk_r>:
 8003ef8:	b538      	push	{r3, r4, r5, lr}
 8003efa:	4d06      	ldr	r5, [pc, #24]	; (8003f14 <_sbrk_r+0x1c>)
 8003efc:	2300      	movs	r3, #0
 8003efe:	4604      	mov	r4, r0
 8003f00:	4608      	mov	r0, r1
 8003f02:	602b      	str	r3, [r5, #0]
 8003f04:	f7fd f8fe 	bl	8001104 <_sbrk>
 8003f08:	1c43      	adds	r3, r0, #1
 8003f0a:	d102      	bne.n	8003f12 <_sbrk_r+0x1a>
 8003f0c:	682b      	ldr	r3, [r5, #0]
 8003f0e:	b103      	cbz	r3, 8003f12 <_sbrk_r+0x1a>
 8003f10:	6023      	str	r3, [r4, #0]
 8003f12:	bd38      	pop	{r3, r4, r5, pc}
 8003f14:	20000820 	.word	0x20000820

08003f18 <__swbuf_r>:
 8003f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f1a:	460e      	mov	r6, r1
 8003f1c:	4614      	mov	r4, r2
 8003f1e:	4605      	mov	r5, r0
 8003f20:	b118      	cbz	r0, 8003f2a <__swbuf_r+0x12>
 8003f22:	6983      	ldr	r3, [r0, #24]
 8003f24:	b90b      	cbnz	r3, 8003f2a <__swbuf_r+0x12>
 8003f26:	f000 f9d9 	bl	80042dc <__sinit>
 8003f2a:	4b21      	ldr	r3, [pc, #132]	; (8003fb0 <__swbuf_r+0x98>)
 8003f2c:	429c      	cmp	r4, r3
 8003f2e:	d12b      	bne.n	8003f88 <__swbuf_r+0x70>
 8003f30:	686c      	ldr	r4, [r5, #4]
 8003f32:	69a3      	ldr	r3, [r4, #24]
 8003f34:	60a3      	str	r3, [r4, #8]
 8003f36:	89a3      	ldrh	r3, [r4, #12]
 8003f38:	071a      	lsls	r2, r3, #28
 8003f3a:	d52f      	bpl.n	8003f9c <__swbuf_r+0x84>
 8003f3c:	6923      	ldr	r3, [r4, #16]
 8003f3e:	b36b      	cbz	r3, 8003f9c <__swbuf_r+0x84>
 8003f40:	6923      	ldr	r3, [r4, #16]
 8003f42:	6820      	ldr	r0, [r4, #0]
 8003f44:	1ac0      	subs	r0, r0, r3
 8003f46:	6963      	ldr	r3, [r4, #20]
 8003f48:	b2f6      	uxtb	r6, r6
 8003f4a:	4283      	cmp	r3, r0
 8003f4c:	4637      	mov	r7, r6
 8003f4e:	dc04      	bgt.n	8003f5a <__swbuf_r+0x42>
 8003f50:	4621      	mov	r1, r4
 8003f52:	4628      	mov	r0, r5
 8003f54:	f000 f92e 	bl	80041b4 <_fflush_r>
 8003f58:	bb30      	cbnz	r0, 8003fa8 <__swbuf_r+0x90>
 8003f5a:	68a3      	ldr	r3, [r4, #8]
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	60a3      	str	r3, [r4, #8]
 8003f60:	6823      	ldr	r3, [r4, #0]
 8003f62:	1c5a      	adds	r2, r3, #1
 8003f64:	6022      	str	r2, [r4, #0]
 8003f66:	701e      	strb	r6, [r3, #0]
 8003f68:	6963      	ldr	r3, [r4, #20]
 8003f6a:	3001      	adds	r0, #1
 8003f6c:	4283      	cmp	r3, r0
 8003f6e:	d004      	beq.n	8003f7a <__swbuf_r+0x62>
 8003f70:	89a3      	ldrh	r3, [r4, #12]
 8003f72:	07db      	lsls	r3, r3, #31
 8003f74:	d506      	bpl.n	8003f84 <__swbuf_r+0x6c>
 8003f76:	2e0a      	cmp	r6, #10
 8003f78:	d104      	bne.n	8003f84 <__swbuf_r+0x6c>
 8003f7a:	4621      	mov	r1, r4
 8003f7c:	4628      	mov	r0, r5
 8003f7e:	f000 f919 	bl	80041b4 <_fflush_r>
 8003f82:	b988      	cbnz	r0, 8003fa8 <__swbuf_r+0x90>
 8003f84:	4638      	mov	r0, r7
 8003f86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f88:	4b0a      	ldr	r3, [pc, #40]	; (8003fb4 <__swbuf_r+0x9c>)
 8003f8a:	429c      	cmp	r4, r3
 8003f8c:	d101      	bne.n	8003f92 <__swbuf_r+0x7a>
 8003f8e:	68ac      	ldr	r4, [r5, #8]
 8003f90:	e7cf      	b.n	8003f32 <__swbuf_r+0x1a>
 8003f92:	4b09      	ldr	r3, [pc, #36]	; (8003fb8 <__swbuf_r+0xa0>)
 8003f94:	429c      	cmp	r4, r3
 8003f96:	bf08      	it	eq
 8003f98:	68ec      	ldreq	r4, [r5, #12]
 8003f9a:	e7ca      	b.n	8003f32 <__swbuf_r+0x1a>
 8003f9c:	4621      	mov	r1, r4
 8003f9e:	4628      	mov	r0, r5
 8003fa0:	f000 f80c 	bl	8003fbc <__swsetup_r>
 8003fa4:	2800      	cmp	r0, #0
 8003fa6:	d0cb      	beq.n	8003f40 <__swbuf_r+0x28>
 8003fa8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003fac:	e7ea      	b.n	8003f84 <__swbuf_r+0x6c>
 8003fae:	bf00      	nop
 8003fb0:	08004818 	.word	0x08004818
 8003fb4:	08004838 	.word	0x08004838
 8003fb8:	080047f8 	.word	0x080047f8

08003fbc <__swsetup_r>:
 8003fbc:	4b32      	ldr	r3, [pc, #200]	; (8004088 <__swsetup_r+0xcc>)
 8003fbe:	b570      	push	{r4, r5, r6, lr}
 8003fc0:	681d      	ldr	r5, [r3, #0]
 8003fc2:	4606      	mov	r6, r0
 8003fc4:	460c      	mov	r4, r1
 8003fc6:	b125      	cbz	r5, 8003fd2 <__swsetup_r+0x16>
 8003fc8:	69ab      	ldr	r3, [r5, #24]
 8003fca:	b913      	cbnz	r3, 8003fd2 <__swsetup_r+0x16>
 8003fcc:	4628      	mov	r0, r5
 8003fce:	f000 f985 	bl	80042dc <__sinit>
 8003fd2:	4b2e      	ldr	r3, [pc, #184]	; (800408c <__swsetup_r+0xd0>)
 8003fd4:	429c      	cmp	r4, r3
 8003fd6:	d10f      	bne.n	8003ff8 <__swsetup_r+0x3c>
 8003fd8:	686c      	ldr	r4, [r5, #4]
 8003fda:	89a3      	ldrh	r3, [r4, #12]
 8003fdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003fe0:	0719      	lsls	r1, r3, #28
 8003fe2:	d42c      	bmi.n	800403e <__swsetup_r+0x82>
 8003fe4:	06dd      	lsls	r5, r3, #27
 8003fe6:	d411      	bmi.n	800400c <__swsetup_r+0x50>
 8003fe8:	2309      	movs	r3, #9
 8003fea:	6033      	str	r3, [r6, #0]
 8003fec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003ff0:	81a3      	strh	r3, [r4, #12]
 8003ff2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ff6:	e03e      	b.n	8004076 <__swsetup_r+0xba>
 8003ff8:	4b25      	ldr	r3, [pc, #148]	; (8004090 <__swsetup_r+0xd4>)
 8003ffa:	429c      	cmp	r4, r3
 8003ffc:	d101      	bne.n	8004002 <__swsetup_r+0x46>
 8003ffe:	68ac      	ldr	r4, [r5, #8]
 8004000:	e7eb      	b.n	8003fda <__swsetup_r+0x1e>
 8004002:	4b24      	ldr	r3, [pc, #144]	; (8004094 <__swsetup_r+0xd8>)
 8004004:	429c      	cmp	r4, r3
 8004006:	bf08      	it	eq
 8004008:	68ec      	ldreq	r4, [r5, #12]
 800400a:	e7e6      	b.n	8003fda <__swsetup_r+0x1e>
 800400c:	0758      	lsls	r0, r3, #29
 800400e:	d512      	bpl.n	8004036 <__swsetup_r+0x7a>
 8004010:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004012:	b141      	cbz	r1, 8004026 <__swsetup_r+0x6a>
 8004014:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004018:	4299      	cmp	r1, r3
 800401a:	d002      	beq.n	8004022 <__swsetup_r+0x66>
 800401c:	4630      	mov	r0, r6
 800401e:	f7ff fb9d 	bl	800375c <_free_r>
 8004022:	2300      	movs	r3, #0
 8004024:	6363      	str	r3, [r4, #52]	; 0x34
 8004026:	89a3      	ldrh	r3, [r4, #12]
 8004028:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800402c:	81a3      	strh	r3, [r4, #12]
 800402e:	2300      	movs	r3, #0
 8004030:	6063      	str	r3, [r4, #4]
 8004032:	6923      	ldr	r3, [r4, #16]
 8004034:	6023      	str	r3, [r4, #0]
 8004036:	89a3      	ldrh	r3, [r4, #12]
 8004038:	f043 0308 	orr.w	r3, r3, #8
 800403c:	81a3      	strh	r3, [r4, #12]
 800403e:	6923      	ldr	r3, [r4, #16]
 8004040:	b94b      	cbnz	r3, 8004056 <__swsetup_r+0x9a>
 8004042:	89a3      	ldrh	r3, [r4, #12]
 8004044:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004048:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800404c:	d003      	beq.n	8004056 <__swsetup_r+0x9a>
 800404e:	4621      	mov	r1, r4
 8004050:	4630      	mov	r0, r6
 8004052:	f000 fa09 	bl	8004468 <__smakebuf_r>
 8004056:	89a0      	ldrh	r0, [r4, #12]
 8004058:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800405c:	f010 0301 	ands.w	r3, r0, #1
 8004060:	d00a      	beq.n	8004078 <__swsetup_r+0xbc>
 8004062:	2300      	movs	r3, #0
 8004064:	60a3      	str	r3, [r4, #8]
 8004066:	6963      	ldr	r3, [r4, #20]
 8004068:	425b      	negs	r3, r3
 800406a:	61a3      	str	r3, [r4, #24]
 800406c:	6923      	ldr	r3, [r4, #16]
 800406e:	b943      	cbnz	r3, 8004082 <__swsetup_r+0xc6>
 8004070:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004074:	d1ba      	bne.n	8003fec <__swsetup_r+0x30>
 8004076:	bd70      	pop	{r4, r5, r6, pc}
 8004078:	0781      	lsls	r1, r0, #30
 800407a:	bf58      	it	pl
 800407c:	6963      	ldrpl	r3, [r4, #20]
 800407e:	60a3      	str	r3, [r4, #8]
 8004080:	e7f4      	b.n	800406c <__swsetup_r+0xb0>
 8004082:	2000      	movs	r0, #0
 8004084:	e7f7      	b.n	8004076 <__swsetup_r+0xba>
 8004086:	bf00      	nop
 8004088:	2000000c 	.word	0x2000000c
 800408c:	08004818 	.word	0x08004818
 8004090:	08004838 	.word	0x08004838
 8004094:	080047f8 	.word	0x080047f8

08004098 <abort>:
 8004098:	b508      	push	{r3, lr}
 800409a:	2006      	movs	r0, #6
 800409c:	f000 fa58 	bl	8004550 <raise>
 80040a0:	2001      	movs	r0, #1
 80040a2:	f7fc ffb8 	bl	8001016 <_exit>
	...

080040a8 <__sflush_r>:
 80040a8:	898a      	ldrh	r2, [r1, #12]
 80040aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040ae:	4605      	mov	r5, r0
 80040b0:	0710      	lsls	r0, r2, #28
 80040b2:	460c      	mov	r4, r1
 80040b4:	d458      	bmi.n	8004168 <__sflush_r+0xc0>
 80040b6:	684b      	ldr	r3, [r1, #4]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	dc05      	bgt.n	80040c8 <__sflush_r+0x20>
 80040bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80040be:	2b00      	cmp	r3, #0
 80040c0:	dc02      	bgt.n	80040c8 <__sflush_r+0x20>
 80040c2:	2000      	movs	r0, #0
 80040c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80040ca:	2e00      	cmp	r6, #0
 80040cc:	d0f9      	beq.n	80040c2 <__sflush_r+0x1a>
 80040ce:	2300      	movs	r3, #0
 80040d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80040d4:	682f      	ldr	r7, [r5, #0]
 80040d6:	602b      	str	r3, [r5, #0]
 80040d8:	d032      	beq.n	8004140 <__sflush_r+0x98>
 80040da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80040dc:	89a3      	ldrh	r3, [r4, #12]
 80040de:	075a      	lsls	r2, r3, #29
 80040e0:	d505      	bpl.n	80040ee <__sflush_r+0x46>
 80040e2:	6863      	ldr	r3, [r4, #4]
 80040e4:	1ac0      	subs	r0, r0, r3
 80040e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80040e8:	b10b      	cbz	r3, 80040ee <__sflush_r+0x46>
 80040ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80040ec:	1ac0      	subs	r0, r0, r3
 80040ee:	2300      	movs	r3, #0
 80040f0:	4602      	mov	r2, r0
 80040f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80040f4:	6a21      	ldr	r1, [r4, #32]
 80040f6:	4628      	mov	r0, r5
 80040f8:	47b0      	blx	r6
 80040fa:	1c43      	adds	r3, r0, #1
 80040fc:	89a3      	ldrh	r3, [r4, #12]
 80040fe:	d106      	bne.n	800410e <__sflush_r+0x66>
 8004100:	6829      	ldr	r1, [r5, #0]
 8004102:	291d      	cmp	r1, #29
 8004104:	d82c      	bhi.n	8004160 <__sflush_r+0xb8>
 8004106:	4a2a      	ldr	r2, [pc, #168]	; (80041b0 <__sflush_r+0x108>)
 8004108:	40ca      	lsrs	r2, r1
 800410a:	07d6      	lsls	r6, r2, #31
 800410c:	d528      	bpl.n	8004160 <__sflush_r+0xb8>
 800410e:	2200      	movs	r2, #0
 8004110:	6062      	str	r2, [r4, #4]
 8004112:	04d9      	lsls	r1, r3, #19
 8004114:	6922      	ldr	r2, [r4, #16]
 8004116:	6022      	str	r2, [r4, #0]
 8004118:	d504      	bpl.n	8004124 <__sflush_r+0x7c>
 800411a:	1c42      	adds	r2, r0, #1
 800411c:	d101      	bne.n	8004122 <__sflush_r+0x7a>
 800411e:	682b      	ldr	r3, [r5, #0]
 8004120:	b903      	cbnz	r3, 8004124 <__sflush_r+0x7c>
 8004122:	6560      	str	r0, [r4, #84]	; 0x54
 8004124:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004126:	602f      	str	r7, [r5, #0]
 8004128:	2900      	cmp	r1, #0
 800412a:	d0ca      	beq.n	80040c2 <__sflush_r+0x1a>
 800412c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004130:	4299      	cmp	r1, r3
 8004132:	d002      	beq.n	800413a <__sflush_r+0x92>
 8004134:	4628      	mov	r0, r5
 8004136:	f7ff fb11 	bl	800375c <_free_r>
 800413a:	2000      	movs	r0, #0
 800413c:	6360      	str	r0, [r4, #52]	; 0x34
 800413e:	e7c1      	b.n	80040c4 <__sflush_r+0x1c>
 8004140:	6a21      	ldr	r1, [r4, #32]
 8004142:	2301      	movs	r3, #1
 8004144:	4628      	mov	r0, r5
 8004146:	47b0      	blx	r6
 8004148:	1c41      	adds	r1, r0, #1
 800414a:	d1c7      	bne.n	80040dc <__sflush_r+0x34>
 800414c:	682b      	ldr	r3, [r5, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d0c4      	beq.n	80040dc <__sflush_r+0x34>
 8004152:	2b1d      	cmp	r3, #29
 8004154:	d001      	beq.n	800415a <__sflush_r+0xb2>
 8004156:	2b16      	cmp	r3, #22
 8004158:	d101      	bne.n	800415e <__sflush_r+0xb6>
 800415a:	602f      	str	r7, [r5, #0]
 800415c:	e7b1      	b.n	80040c2 <__sflush_r+0x1a>
 800415e:	89a3      	ldrh	r3, [r4, #12]
 8004160:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004164:	81a3      	strh	r3, [r4, #12]
 8004166:	e7ad      	b.n	80040c4 <__sflush_r+0x1c>
 8004168:	690f      	ldr	r7, [r1, #16]
 800416a:	2f00      	cmp	r7, #0
 800416c:	d0a9      	beq.n	80040c2 <__sflush_r+0x1a>
 800416e:	0793      	lsls	r3, r2, #30
 8004170:	680e      	ldr	r6, [r1, #0]
 8004172:	bf08      	it	eq
 8004174:	694b      	ldreq	r3, [r1, #20]
 8004176:	600f      	str	r7, [r1, #0]
 8004178:	bf18      	it	ne
 800417a:	2300      	movne	r3, #0
 800417c:	eba6 0807 	sub.w	r8, r6, r7
 8004180:	608b      	str	r3, [r1, #8]
 8004182:	f1b8 0f00 	cmp.w	r8, #0
 8004186:	dd9c      	ble.n	80040c2 <__sflush_r+0x1a>
 8004188:	6a21      	ldr	r1, [r4, #32]
 800418a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800418c:	4643      	mov	r3, r8
 800418e:	463a      	mov	r2, r7
 8004190:	4628      	mov	r0, r5
 8004192:	47b0      	blx	r6
 8004194:	2800      	cmp	r0, #0
 8004196:	dc06      	bgt.n	80041a6 <__sflush_r+0xfe>
 8004198:	89a3      	ldrh	r3, [r4, #12]
 800419a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800419e:	81a3      	strh	r3, [r4, #12]
 80041a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80041a4:	e78e      	b.n	80040c4 <__sflush_r+0x1c>
 80041a6:	4407      	add	r7, r0
 80041a8:	eba8 0800 	sub.w	r8, r8, r0
 80041ac:	e7e9      	b.n	8004182 <__sflush_r+0xda>
 80041ae:	bf00      	nop
 80041b0:	20400001 	.word	0x20400001

080041b4 <_fflush_r>:
 80041b4:	b538      	push	{r3, r4, r5, lr}
 80041b6:	690b      	ldr	r3, [r1, #16]
 80041b8:	4605      	mov	r5, r0
 80041ba:	460c      	mov	r4, r1
 80041bc:	b913      	cbnz	r3, 80041c4 <_fflush_r+0x10>
 80041be:	2500      	movs	r5, #0
 80041c0:	4628      	mov	r0, r5
 80041c2:	bd38      	pop	{r3, r4, r5, pc}
 80041c4:	b118      	cbz	r0, 80041ce <_fflush_r+0x1a>
 80041c6:	6983      	ldr	r3, [r0, #24]
 80041c8:	b90b      	cbnz	r3, 80041ce <_fflush_r+0x1a>
 80041ca:	f000 f887 	bl	80042dc <__sinit>
 80041ce:	4b14      	ldr	r3, [pc, #80]	; (8004220 <_fflush_r+0x6c>)
 80041d0:	429c      	cmp	r4, r3
 80041d2:	d11b      	bne.n	800420c <_fflush_r+0x58>
 80041d4:	686c      	ldr	r4, [r5, #4]
 80041d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d0ef      	beq.n	80041be <_fflush_r+0xa>
 80041de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80041e0:	07d0      	lsls	r0, r2, #31
 80041e2:	d404      	bmi.n	80041ee <_fflush_r+0x3a>
 80041e4:	0599      	lsls	r1, r3, #22
 80041e6:	d402      	bmi.n	80041ee <_fflush_r+0x3a>
 80041e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80041ea:	f000 f915 	bl	8004418 <__retarget_lock_acquire_recursive>
 80041ee:	4628      	mov	r0, r5
 80041f0:	4621      	mov	r1, r4
 80041f2:	f7ff ff59 	bl	80040a8 <__sflush_r>
 80041f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80041f8:	07da      	lsls	r2, r3, #31
 80041fa:	4605      	mov	r5, r0
 80041fc:	d4e0      	bmi.n	80041c0 <_fflush_r+0xc>
 80041fe:	89a3      	ldrh	r3, [r4, #12]
 8004200:	059b      	lsls	r3, r3, #22
 8004202:	d4dd      	bmi.n	80041c0 <_fflush_r+0xc>
 8004204:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004206:	f000 f908 	bl	800441a <__retarget_lock_release_recursive>
 800420a:	e7d9      	b.n	80041c0 <_fflush_r+0xc>
 800420c:	4b05      	ldr	r3, [pc, #20]	; (8004224 <_fflush_r+0x70>)
 800420e:	429c      	cmp	r4, r3
 8004210:	d101      	bne.n	8004216 <_fflush_r+0x62>
 8004212:	68ac      	ldr	r4, [r5, #8]
 8004214:	e7df      	b.n	80041d6 <_fflush_r+0x22>
 8004216:	4b04      	ldr	r3, [pc, #16]	; (8004228 <_fflush_r+0x74>)
 8004218:	429c      	cmp	r4, r3
 800421a:	bf08      	it	eq
 800421c:	68ec      	ldreq	r4, [r5, #12]
 800421e:	e7da      	b.n	80041d6 <_fflush_r+0x22>
 8004220:	08004818 	.word	0x08004818
 8004224:	08004838 	.word	0x08004838
 8004228:	080047f8 	.word	0x080047f8

0800422c <std>:
 800422c:	2300      	movs	r3, #0
 800422e:	b510      	push	{r4, lr}
 8004230:	4604      	mov	r4, r0
 8004232:	e9c0 3300 	strd	r3, r3, [r0]
 8004236:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800423a:	6083      	str	r3, [r0, #8]
 800423c:	8181      	strh	r1, [r0, #12]
 800423e:	6643      	str	r3, [r0, #100]	; 0x64
 8004240:	81c2      	strh	r2, [r0, #14]
 8004242:	6183      	str	r3, [r0, #24]
 8004244:	4619      	mov	r1, r3
 8004246:	2208      	movs	r2, #8
 8004248:	305c      	adds	r0, #92	; 0x5c
 800424a:	f7ff f9db 	bl	8003604 <memset>
 800424e:	4b05      	ldr	r3, [pc, #20]	; (8004264 <std+0x38>)
 8004250:	6263      	str	r3, [r4, #36]	; 0x24
 8004252:	4b05      	ldr	r3, [pc, #20]	; (8004268 <std+0x3c>)
 8004254:	62a3      	str	r3, [r4, #40]	; 0x28
 8004256:	4b05      	ldr	r3, [pc, #20]	; (800426c <std+0x40>)
 8004258:	62e3      	str	r3, [r4, #44]	; 0x2c
 800425a:	4b05      	ldr	r3, [pc, #20]	; (8004270 <std+0x44>)
 800425c:	6224      	str	r4, [r4, #32]
 800425e:	6323      	str	r3, [r4, #48]	; 0x30
 8004260:	bd10      	pop	{r4, pc}
 8004262:	bf00      	nop
 8004264:	08004589 	.word	0x08004589
 8004268:	080045ab 	.word	0x080045ab
 800426c:	080045e3 	.word	0x080045e3
 8004270:	08004607 	.word	0x08004607

08004274 <_cleanup_r>:
 8004274:	4901      	ldr	r1, [pc, #4]	; (800427c <_cleanup_r+0x8>)
 8004276:	f000 b8af 	b.w	80043d8 <_fwalk_reent>
 800427a:	bf00      	nop
 800427c:	080041b5 	.word	0x080041b5

08004280 <__sfmoreglue>:
 8004280:	b570      	push	{r4, r5, r6, lr}
 8004282:	2268      	movs	r2, #104	; 0x68
 8004284:	1e4d      	subs	r5, r1, #1
 8004286:	4355      	muls	r5, r2
 8004288:	460e      	mov	r6, r1
 800428a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800428e:	f7ff fad1 	bl	8003834 <_malloc_r>
 8004292:	4604      	mov	r4, r0
 8004294:	b140      	cbz	r0, 80042a8 <__sfmoreglue+0x28>
 8004296:	2100      	movs	r1, #0
 8004298:	e9c0 1600 	strd	r1, r6, [r0]
 800429c:	300c      	adds	r0, #12
 800429e:	60a0      	str	r0, [r4, #8]
 80042a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80042a4:	f7ff f9ae 	bl	8003604 <memset>
 80042a8:	4620      	mov	r0, r4
 80042aa:	bd70      	pop	{r4, r5, r6, pc}

080042ac <__sfp_lock_acquire>:
 80042ac:	4801      	ldr	r0, [pc, #4]	; (80042b4 <__sfp_lock_acquire+0x8>)
 80042ae:	f000 b8b3 	b.w	8004418 <__retarget_lock_acquire_recursive>
 80042b2:	bf00      	nop
 80042b4:	2000081d 	.word	0x2000081d

080042b8 <__sfp_lock_release>:
 80042b8:	4801      	ldr	r0, [pc, #4]	; (80042c0 <__sfp_lock_release+0x8>)
 80042ba:	f000 b8ae 	b.w	800441a <__retarget_lock_release_recursive>
 80042be:	bf00      	nop
 80042c0:	2000081d 	.word	0x2000081d

080042c4 <__sinit_lock_acquire>:
 80042c4:	4801      	ldr	r0, [pc, #4]	; (80042cc <__sinit_lock_acquire+0x8>)
 80042c6:	f000 b8a7 	b.w	8004418 <__retarget_lock_acquire_recursive>
 80042ca:	bf00      	nop
 80042cc:	2000081e 	.word	0x2000081e

080042d0 <__sinit_lock_release>:
 80042d0:	4801      	ldr	r0, [pc, #4]	; (80042d8 <__sinit_lock_release+0x8>)
 80042d2:	f000 b8a2 	b.w	800441a <__retarget_lock_release_recursive>
 80042d6:	bf00      	nop
 80042d8:	2000081e 	.word	0x2000081e

080042dc <__sinit>:
 80042dc:	b510      	push	{r4, lr}
 80042de:	4604      	mov	r4, r0
 80042e0:	f7ff fff0 	bl	80042c4 <__sinit_lock_acquire>
 80042e4:	69a3      	ldr	r3, [r4, #24]
 80042e6:	b11b      	cbz	r3, 80042f0 <__sinit+0x14>
 80042e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042ec:	f7ff bff0 	b.w	80042d0 <__sinit_lock_release>
 80042f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80042f4:	6523      	str	r3, [r4, #80]	; 0x50
 80042f6:	4b13      	ldr	r3, [pc, #76]	; (8004344 <__sinit+0x68>)
 80042f8:	4a13      	ldr	r2, [pc, #76]	; (8004348 <__sinit+0x6c>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80042fe:	42a3      	cmp	r3, r4
 8004300:	bf04      	itt	eq
 8004302:	2301      	moveq	r3, #1
 8004304:	61a3      	streq	r3, [r4, #24]
 8004306:	4620      	mov	r0, r4
 8004308:	f000 f820 	bl	800434c <__sfp>
 800430c:	6060      	str	r0, [r4, #4]
 800430e:	4620      	mov	r0, r4
 8004310:	f000 f81c 	bl	800434c <__sfp>
 8004314:	60a0      	str	r0, [r4, #8]
 8004316:	4620      	mov	r0, r4
 8004318:	f000 f818 	bl	800434c <__sfp>
 800431c:	2200      	movs	r2, #0
 800431e:	60e0      	str	r0, [r4, #12]
 8004320:	2104      	movs	r1, #4
 8004322:	6860      	ldr	r0, [r4, #4]
 8004324:	f7ff ff82 	bl	800422c <std>
 8004328:	68a0      	ldr	r0, [r4, #8]
 800432a:	2201      	movs	r2, #1
 800432c:	2109      	movs	r1, #9
 800432e:	f7ff ff7d 	bl	800422c <std>
 8004332:	68e0      	ldr	r0, [r4, #12]
 8004334:	2202      	movs	r2, #2
 8004336:	2112      	movs	r1, #18
 8004338:	f7ff ff78 	bl	800422c <std>
 800433c:	2301      	movs	r3, #1
 800433e:	61a3      	str	r3, [r4, #24]
 8004340:	e7d2      	b.n	80042e8 <__sinit+0xc>
 8004342:	bf00      	nop
 8004344:	08004710 	.word	0x08004710
 8004348:	08004275 	.word	0x08004275

0800434c <__sfp>:
 800434c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800434e:	4607      	mov	r7, r0
 8004350:	f7ff ffac 	bl	80042ac <__sfp_lock_acquire>
 8004354:	4b1e      	ldr	r3, [pc, #120]	; (80043d0 <__sfp+0x84>)
 8004356:	681e      	ldr	r6, [r3, #0]
 8004358:	69b3      	ldr	r3, [r6, #24]
 800435a:	b913      	cbnz	r3, 8004362 <__sfp+0x16>
 800435c:	4630      	mov	r0, r6
 800435e:	f7ff ffbd 	bl	80042dc <__sinit>
 8004362:	3648      	adds	r6, #72	; 0x48
 8004364:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004368:	3b01      	subs	r3, #1
 800436a:	d503      	bpl.n	8004374 <__sfp+0x28>
 800436c:	6833      	ldr	r3, [r6, #0]
 800436e:	b30b      	cbz	r3, 80043b4 <__sfp+0x68>
 8004370:	6836      	ldr	r6, [r6, #0]
 8004372:	e7f7      	b.n	8004364 <__sfp+0x18>
 8004374:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004378:	b9d5      	cbnz	r5, 80043b0 <__sfp+0x64>
 800437a:	4b16      	ldr	r3, [pc, #88]	; (80043d4 <__sfp+0x88>)
 800437c:	60e3      	str	r3, [r4, #12]
 800437e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004382:	6665      	str	r5, [r4, #100]	; 0x64
 8004384:	f000 f847 	bl	8004416 <__retarget_lock_init_recursive>
 8004388:	f7ff ff96 	bl	80042b8 <__sfp_lock_release>
 800438c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004390:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004394:	6025      	str	r5, [r4, #0]
 8004396:	61a5      	str	r5, [r4, #24]
 8004398:	2208      	movs	r2, #8
 800439a:	4629      	mov	r1, r5
 800439c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80043a0:	f7ff f930 	bl	8003604 <memset>
 80043a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80043a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80043ac:	4620      	mov	r0, r4
 80043ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043b0:	3468      	adds	r4, #104	; 0x68
 80043b2:	e7d9      	b.n	8004368 <__sfp+0x1c>
 80043b4:	2104      	movs	r1, #4
 80043b6:	4638      	mov	r0, r7
 80043b8:	f7ff ff62 	bl	8004280 <__sfmoreglue>
 80043bc:	4604      	mov	r4, r0
 80043be:	6030      	str	r0, [r6, #0]
 80043c0:	2800      	cmp	r0, #0
 80043c2:	d1d5      	bne.n	8004370 <__sfp+0x24>
 80043c4:	f7ff ff78 	bl	80042b8 <__sfp_lock_release>
 80043c8:	230c      	movs	r3, #12
 80043ca:	603b      	str	r3, [r7, #0]
 80043cc:	e7ee      	b.n	80043ac <__sfp+0x60>
 80043ce:	bf00      	nop
 80043d0:	08004710 	.word	0x08004710
 80043d4:	ffff0001 	.word	0xffff0001

080043d8 <_fwalk_reent>:
 80043d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043dc:	4606      	mov	r6, r0
 80043de:	4688      	mov	r8, r1
 80043e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80043e4:	2700      	movs	r7, #0
 80043e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80043ea:	f1b9 0901 	subs.w	r9, r9, #1
 80043ee:	d505      	bpl.n	80043fc <_fwalk_reent+0x24>
 80043f0:	6824      	ldr	r4, [r4, #0]
 80043f2:	2c00      	cmp	r4, #0
 80043f4:	d1f7      	bne.n	80043e6 <_fwalk_reent+0xe>
 80043f6:	4638      	mov	r0, r7
 80043f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043fc:	89ab      	ldrh	r3, [r5, #12]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d907      	bls.n	8004412 <_fwalk_reent+0x3a>
 8004402:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004406:	3301      	adds	r3, #1
 8004408:	d003      	beq.n	8004412 <_fwalk_reent+0x3a>
 800440a:	4629      	mov	r1, r5
 800440c:	4630      	mov	r0, r6
 800440e:	47c0      	blx	r8
 8004410:	4307      	orrs	r7, r0
 8004412:	3568      	adds	r5, #104	; 0x68
 8004414:	e7e9      	b.n	80043ea <_fwalk_reent+0x12>

08004416 <__retarget_lock_init_recursive>:
 8004416:	4770      	bx	lr

08004418 <__retarget_lock_acquire_recursive>:
 8004418:	4770      	bx	lr

0800441a <__retarget_lock_release_recursive>:
 800441a:	4770      	bx	lr

0800441c <__swhatbuf_r>:
 800441c:	b570      	push	{r4, r5, r6, lr}
 800441e:	460e      	mov	r6, r1
 8004420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004424:	2900      	cmp	r1, #0
 8004426:	b096      	sub	sp, #88	; 0x58
 8004428:	4614      	mov	r4, r2
 800442a:	461d      	mov	r5, r3
 800442c:	da08      	bge.n	8004440 <__swhatbuf_r+0x24>
 800442e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	602a      	str	r2, [r5, #0]
 8004436:	061a      	lsls	r2, r3, #24
 8004438:	d410      	bmi.n	800445c <__swhatbuf_r+0x40>
 800443a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800443e:	e00e      	b.n	800445e <__swhatbuf_r+0x42>
 8004440:	466a      	mov	r2, sp
 8004442:	f000 f907 	bl	8004654 <_fstat_r>
 8004446:	2800      	cmp	r0, #0
 8004448:	dbf1      	blt.n	800442e <__swhatbuf_r+0x12>
 800444a:	9a01      	ldr	r2, [sp, #4]
 800444c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004450:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004454:	425a      	negs	r2, r3
 8004456:	415a      	adcs	r2, r3
 8004458:	602a      	str	r2, [r5, #0]
 800445a:	e7ee      	b.n	800443a <__swhatbuf_r+0x1e>
 800445c:	2340      	movs	r3, #64	; 0x40
 800445e:	2000      	movs	r0, #0
 8004460:	6023      	str	r3, [r4, #0]
 8004462:	b016      	add	sp, #88	; 0x58
 8004464:	bd70      	pop	{r4, r5, r6, pc}
	...

08004468 <__smakebuf_r>:
 8004468:	898b      	ldrh	r3, [r1, #12]
 800446a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800446c:	079d      	lsls	r5, r3, #30
 800446e:	4606      	mov	r6, r0
 8004470:	460c      	mov	r4, r1
 8004472:	d507      	bpl.n	8004484 <__smakebuf_r+0x1c>
 8004474:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004478:	6023      	str	r3, [r4, #0]
 800447a:	6123      	str	r3, [r4, #16]
 800447c:	2301      	movs	r3, #1
 800447e:	6163      	str	r3, [r4, #20]
 8004480:	b002      	add	sp, #8
 8004482:	bd70      	pop	{r4, r5, r6, pc}
 8004484:	ab01      	add	r3, sp, #4
 8004486:	466a      	mov	r2, sp
 8004488:	f7ff ffc8 	bl	800441c <__swhatbuf_r>
 800448c:	9900      	ldr	r1, [sp, #0]
 800448e:	4605      	mov	r5, r0
 8004490:	4630      	mov	r0, r6
 8004492:	f7ff f9cf 	bl	8003834 <_malloc_r>
 8004496:	b948      	cbnz	r0, 80044ac <__smakebuf_r+0x44>
 8004498:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800449c:	059a      	lsls	r2, r3, #22
 800449e:	d4ef      	bmi.n	8004480 <__smakebuf_r+0x18>
 80044a0:	f023 0303 	bic.w	r3, r3, #3
 80044a4:	f043 0302 	orr.w	r3, r3, #2
 80044a8:	81a3      	strh	r3, [r4, #12]
 80044aa:	e7e3      	b.n	8004474 <__smakebuf_r+0xc>
 80044ac:	4b0d      	ldr	r3, [pc, #52]	; (80044e4 <__smakebuf_r+0x7c>)
 80044ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80044b0:	89a3      	ldrh	r3, [r4, #12]
 80044b2:	6020      	str	r0, [r4, #0]
 80044b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044b8:	81a3      	strh	r3, [r4, #12]
 80044ba:	9b00      	ldr	r3, [sp, #0]
 80044bc:	6163      	str	r3, [r4, #20]
 80044be:	9b01      	ldr	r3, [sp, #4]
 80044c0:	6120      	str	r0, [r4, #16]
 80044c2:	b15b      	cbz	r3, 80044dc <__smakebuf_r+0x74>
 80044c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044c8:	4630      	mov	r0, r6
 80044ca:	f000 f8d5 	bl	8004678 <_isatty_r>
 80044ce:	b128      	cbz	r0, 80044dc <__smakebuf_r+0x74>
 80044d0:	89a3      	ldrh	r3, [r4, #12]
 80044d2:	f023 0303 	bic.w	r3, r3, #3
 80044d6:	f043 0301 	orr.w	r3, r3, #1
 80044da:	81a3      	strh	r3, [r4, #12]
 80044dc:	89a0      	ldrh	r0, [r4, #12]
 80044de:	4305      	orrs	r5, r0
 80044e0:	81a5      	strh	r5, [r4, #12]
 80044e2:	e7cd      	b.n	8004480 <__smakebuf_r+0x18>
 80044e4:	08004275 	.word	0x08004275

080044e8 <__malloc_lock>:
 80044e8:	4801      	ldr	r0, [pc, #4]	; (80044f0 <__malloc_lock+0x8>)
 80044ea:	f7ff bf95 	b.w	8004418 <__retarget_lock_acquire_recursive>
 80044ee:	bf00      	nop
 80044f0:	2000081c 	.word	0x2000081c

080044f4 <__malloc_unlock>:
 80044f4:	4801      	ldr	r0, [pc, #4]	; (80044fc <__malloc_unlock+0x8>)
 80044f6:	f7ff bf90 	b.w	800441a <__retarget_lock_release_recursive>
 80044fa:	bf00      	nop
 80044fc:	2000081c 	.word	0x2000081c

08004500 <_raise_r>:
 8004500:	291f      	cmp	r1, #31
 8004502:	b538      	push	{r3, r4, r5, lr}
 8004504:	4604      	mov	r4, r0
 8004506:	460d      	mov	r5, r1
 8004508:	d904      	bls.n	8004514 <_raise_r+0x14>
 800450a:	2316      	movs	r3, #22
 800450c:	6003      	str	r3, [r0, #0]
 800450e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004512:	bd38      	pop	{r3, r4, r5, pc}
 8004514:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004516:	b112      	cbz	r2, 800451e <_raise_r+0x1e>
 8004518:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800451c:	b94b      	cbnz	r3, 8004532 <_raise_r+0x32>
 800451e:	4620      	mov	r0, r4
 8004520:	f000 f830 	bl	8004584 <_getpid_r>
 8004524:	462a      	mov	r2, r5
 8004526:	4601      	mov	r1, r0
 8004528:	4620      	mov	r0, r4
 800452a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800452e:	f000 b817 	b.w	8004560 <_kill_r>
 8004532:	2b01      	cmp	r3, #1
 8004534:	d00a      	beq.n	800454c <_raise_r+0x4c>
 8004536:	1c59      	adds	r1, r3, #1
 8004538:	d103      	bne.n	8004542 <_raise_r+0x42>
 800453a:	2316      	movs	r3, #22
 800453c:	6003      	str	r3, [r0, #0]
 800453e:	2001      	movs	r0, #1
 8004540:	e7e7      	b.n	8004512 <_raise_r+0x12>
 8004542:	2400      	movs	r4, #0
 8004544:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004548:	4628      	mov	r0, r5
 800454a:	4798      	blx	r3
 800454c:	2000      	movs	r0, #0
 800454e:	e7e0      	b.n	8004512 <_raise_r+0x12>

08004550 <raise>:
 8004550:	4b02      	ldr	r3, [pc, #8]	; (800455c <raise+0xc>)
 8004552:	4601      	mov	r1, r0
 8004554:	6818      	ldr	r0, [r3, #0]
 8004556:	f7ff bfd3 	b.w	8004500 <_raise_r>
 800455a:	bf00      	nop
 800455c:	2000000c 	.word	0x2000000c

08004560 <_kill_r>:
 8004560:	b538      	push	{r3, r4, r5, lr}
 8004562:	4d07      	ldr	r5, [pc, #28]	; (8004580 <_kill_r+0x20>)
 8004564:	2300      	movs	r3, #0
 8004566:	4604      	mov	r4, r0
 8004568:	4608      	mov	r0, r1
 800456a:	4611      	mov	r1, r2
 800456c:	602b      	str	r3, [r5, #0]
 800456e:	f7fc fd42 	bl	8000ff6 <_kill>
 8004572:	1c43      	adds	r3, r0, #1
 8004574:	d102      	bne.n	800457c <_kill_r+0x1c>
 8004576:	682b      	ldr	r3, [r5, #0]
 8004578:	b103      	cbz	r3, 800457c <_kill_r+0x1c>
 800457a:	6023      	str	r3, [r4, #0]
 800457c:	bd38      	pop	{r3, r4, r5, pc}
 800457e:	bf00      	nop
 8004580:	20000820 	.word	0x20000820

08004584 <_getpid_r>:
 8004584:	f7fc bd2f 	b.w	8000fe6 <_getpid>

08004588 <__sread>:
 8004588:	b510      	push	{r4, lr}
 800458a:	460c      	mov	r4, r1
 800458c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004590:	f000 f894 	bl	80046bc <_read_r>
 8004594:	2800      	cmp	r0, #0
 8004596:	bfab      	itete	ge
 8004598:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800459a:	89a3      	ldrhlt	r3, [r4, #12]
 800459c:	181b      	addge	r3, r3, r0
 800459e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80045a2:	bfac      	ite	ge
 80045a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80045a6:	81a3      	strhlt	r3, [r4, #12]
 80045a8:	bd10      	pop	{r4, pc}

080045aa <__swrite>:
 80045aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045ae:	461f      	mov	r7, r3
 80045b0:	898b      	ldrh	r3, [r1, #12]
 80045b2:	05db      	lsls	r3, r3, #23
 80045b4:	4605      	mov	r5, r0
 80045b6:	460c      	mov	r4, r1
 80045b8:	4616      	mov	r6, r2
 80045ba:	d505      	bpl.n	80045c8 <__swrite+0x1e>
 80045bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045c0:	2302      	movs	r3, #2
 80045c2:	2200      	movs	r2, #0
 80045c4:	f000 f868 	bl	8004698 <_lseek_r>
 80045c8:	89a3      	ldrh	r3, [r4, #12]
 80045ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045d2:	81a3      	strh	r3, [r4, #12]
 80045d4:	4632      	mov	r2, r6
 80045d6:	463b      	mov	r3, r7
 80045d8:	4628      	mov	r0, r5
 80045da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045de:	f000 b817 	b.w	8004610 <_write_r>

080045e2 <__sseek>:
 80045e2:	b510      	push	{r4, lr}
 80045e4:	460c      	mov	r4, r1
 80045e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045ea:	f000 f855 	bl	8004698 <_lseek_r>
 80045ee:	1c43      	adds	r3, r0, #1
 80045f0:	89a3      	ldrh	r3, [r4, #12]
 80045f2:	bf15      	itete	ne
 80045f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80045f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80045fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80045fe:	81a3      	strheq	r3, [r4, #12]
 8004600:	bf18      	it	ne
 8004602:	81a3      	strhne	r3, [r4, #12]
 8004604:	bd10      	pop	{r4, pc}

08004606 <__sclose>:
 8004606:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800460a:	f000 b813 	b.w	8004634 <_close_r>
	...

08004610 <_write_r>:
 8004610:	b538      	push	{r3, r4, r5, lr}
 8004612:	4d07      	ldr	r5, [pc, #28]	; (8004630 <_write_r+0x20>)
 8004614:	4604      	mov	r4, r0
 8004616:	4608      	mov	r0, r1
 8004618:	4611      	mov	r1, r2
 800461a:	2200      	movs	r2, #0
 800461c:	602a      	str	r2, [r5, #0]
 800461e:	461a      	mov	r2, r3
 8004620:	f7fc fd20 	bl	8001064 <_write>
 8004624:	1c43      	adds	r3, r0, #1
 8004626:	d102      	bne.n	800462e <_write_r+0x1e>
 8004628:	682b      	ldr	r3, [r5, #0]
 800462a:	b103      	cbz	r3, 800462e <_write_r+0x1e>
 800462c:	6023      	str	r3, [r4, #0]
 800462e:	bd38      	pop	{r3, r4, r5, pc}
 8004630:	20000820 	.word	0x20000820

08004634 <_close_r>:
 8004634:	b538      	push	{r3, r4, r5, lr}
 8004636:	4d06      	ldr	r5, [pc, #24]	; (8004650 <_close_r+0x1c>)
 8004638:	2300      	movs	r3, #0
 800463a:	4604      	mov	r4, r0
 800463c:	4608      	mov	r0, r1
 800463e:	602b      	str	r3, [r5, #0]
 8004640:	f7fc fd2c 	bl	800109c <_close>
 8004644:	1c43      	adds	r3, r0, #1
 8004646:	d102      	bne.n	800464e <_close_r+0x1a>
 8004648:	682b      	ldr	r3, [r5, #0]
 800464a:	b103      	cbz	r3, 800464e <_close_r+0x1a>
 800464c:	6023      	str	r3, [r4, #0]
 800464e:	bd38      	pop	{r3, r4, r5, pc}
 8004650:	20000820 	.word	0x20000820

08004654 <_fstat_r>:
 8004654:	b538      	push	{r3, r4, r5, lr}
 8004656:	4d07      	ldr	r5, [pc, #28]	; (8004674 <_fstat_r+0x20>)
 8004658:	2300      	movs	r3, #0
 800465a:	4604      	mov	r4, r0
 800465c:	4608      	mov	r0, r1
 800465e:	4611      	mov	r1, r2
 8004660:	602b      	str	r3, [r5, #0]
 8004662:	f7fc fd27 	bl	80010b4 <_fstat>
 8004666:	1c43      	adds	r3, r0, #1
 8004668:	d102      	bne.n	8004670 <_fstat_r+0x1c>
 800466a:	682b      	ldr	r3, [r5, #0]
 800466c:	b103      	cbz	r3, 8004670 <_fstat_r+0x1c>
 800466e:	6023      	str	r3, [r4, #0]
 8004670:	bd38      	pop	{r3, r4, r5, pc}
 8004672:	bf00      	nop
 8004674:	20000820 	.word	0x20000820

08004678 <_isatty_r>:
 8004678:	b538      	push	{r3, r4, r5, lr}
 800467a:	4d06      	ldr	r5, [pc, #24]	; (8004694 <_isatty_r+0x1c>)
 800467c:	2300      	movs	r3, #0
 800467e:	4604      	mov	r4, r0
 8004680:	4608      	mov	r0, r1
 8004682:	602b      	str	r3, [r5, #0]
 8004684:	f7fc fd26 	bl	80010d4 <_isatty>
 8004688:	1c43      	adds	r3, r0, #1
 800468a:	d102      	bne.n	8004692 <_isatty_r+0x1a>
 800468c:	682b      	ldr	r3, [r5, #0]
 800468e:	b103      	cbz	r3, 8004692 <_isatty_r+0x1a>
 8004690:	6023      	str	r3, [r4, #0]
 8004692:	bd38      	pop	{r3, r4, r5, pc}
 8004694:	20000820 	.word	0x20000820

08004698 <_lseek_r>:
 8004698:	b538      	push	{r3, r4, r5, lr}
 800469a:	4d07      	ldr	r5, [pc, #28]	; (80046b8 <_lseek_r+0x20>)
 800469c:	4604      	mov	r4, r0
 800469e:	4608      	mov	r0, r1
 80046a0:	4611      	mov	r1, r2
 80046a2:	2200      	movs	r2, #0
 80046a4:	602a      	str	r2, [r5, #0]
 80046a6:	461a      	mov	r2, r3
 80046a8:	f7fc fd1f 	bl	80010ea <_lseek>
 80046ac:	1c43      	adds	r3, r0, #1
 80046ae:	d102      	bne.n	80046b6 <_lseek_r+0x1e>
 80046b0:	682b      	ldr	r3, [r5, #0]
 80046b2:	b103      	cbz	r3, 80046b6 <_lseek_r+0x1e>
 80046b4:	6023      	str	r3, [r4, #0]
 80046b6:	bd38      	pop	{r3, r4, r5, pc}
 80046b8:	20000820 	.word	0x20000820

080046bc <_read_r>:
 80046bc:	b538      	push	{r3, r4, r5, lr}
 80046be:	4d07      	ldr	r5, [pc, #28]	; (80046dc <_read_r+0x20>)
 80046c0:	4604      	mov	r4, r0
 80046c2:	4608      	mov	r0, r1
 80046c4:	4611      	mov	r1, r2
 80046c6:	2200      	movs	r2, #0
 80046c8:	602a      	str	r2, [r5, #0]
 80046ca:	461a      	mov	r2, r3
 80046cc:	f7fc fcad 	bl	800102a <_read>
 80046d0:	1c43      	adds	r3, r0, #1
 80046d2:	d102      	bne.n	80046da <_read_r+0x1e>
 80046d4:	682b      	ldr	r3, [r5, #0]
 80046d6:	b103      	cbz	r3, 80046da <_read_r+0x1e>
 80046d8:	6023      	str	r3, [r4, #0]
 80046da:	bd38      	pop	{r3, r4, r5, pc}
 80046dc:	20000820 	.word	0x20000820

080046e0 <_init>:
 80046e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046e2:	bf00      	nop
 80046e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046e6:	bc08      	pop	{r3}
 80046e8:	469e      	mov	lr, r3
 80046ea:	4770      	bx	lr

080046ec <_fini>:
 80046ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046ee:	bf00      	nop
 80046f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046f2:	bc08      	pop	{r3}
 80046f4:	469e      	mov	lr, r3
 80046f6:	4770      	bx	lr
