[2025-09-17 11:46:39] START suite=qualcomm_srv trace=srv51_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv51_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2823078 heartbeat IPC: 3.542 cumulative IPC: 3.542 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5455876 cumulative IPC: 3.666 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5455876 cumulative IPC: 3.666 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5455877 heartbeat IPC: 3.798 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 11045170 heartbeat IPC: 1.789 cumulative IPC: 1.789 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 16593041 heartbeat IPC: 1.802 cumulative IPC: 1.796 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 22097799 heartbeat IPC: 1.817 cumulative IPC: 1.803 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 27666698 heartbeat IPC: 1.796 cumulative IPC: 1.801 (Simulation time: 00 hr 05 min 11 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 33190345 heartbeat IPC: 1.81 cumulative IPC: 1.803 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 38681664 heartbeat IPC: 1.821 cumulative IPC: 1.806 (Simulation time: 00 hr 07 min 07 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 44157819 heartbeat IPC: 1.826 cumulative IPC: 1.809 (Simulation time: 00 hr 08 min 05 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 49789075 heartbeat IPC: 1.776 cumulative IPC: 1.805 (Simulation time: 00 hr 09 min 01 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv51_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000023 cycles: 55402476 heartbeat IPC: 1.781 cumulative IPC: 1.802 (Simulation time: 00 hr 09 min 56 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 55636155 cumulative IPC: 1.797 (Simulation time: 00 hr 10 min 50 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 55636155 cumulative IPC: 1.797 (Simulation time: 00 hr 10 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv51_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.797 instructions: 100000004 cycles: 55636155
CPU 0 Branch Prediction Accuracy: 96.93% MPKI: 5.273 Average ROB Occupancy at Mispredict: 70.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00041
BRANCH_INDIRECT: 0.06059
BRANCH_CONDITIONAL: 4.89
BRANCH_DIRECT_CALL: 0.00069
BRANCH_INDIRECT_CALL: 0.303
BRANCH_RETURN: 0.01904


====Backend Stall Breakdown====
ROB_STALL: 458980
LQ_STALL: 0
SQ_STALL: 90060


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 187.57692
REPLAY_LOAD: 53.57362
NON_REPLAY_LOAD: 22.904066

== Total ==
ADDR_TRANS: 58524
REPLAY_LOAD: 34930
NON_REPLAY_LOAD: 365526

== Counts ==
ADDR_TRANS: 312
REPLAY_LOAD: 652
NON_REPLAY_LOAD: 15959

cpu0->cpu0_STLB TOTAL        ACCESS:    2204585 HIT:    2193436 MISS:      11149 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2204585 HIT:    2193436 MISS:      11149 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 258.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9014013 HIT:    8666478 MISS:     347535 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8428061 HIT:    8157174 MISS:     270887 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     110703 HIT:      58124 MISS:      52579 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     450466 HIT:     448931 MISS:       1535 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24783 HIT:       2249 MISS:      22534 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 41.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17263160 HIT:    6379486 MISS:   10883674 MSHR_MERGE:    3192521
cpu0->cpu0_L1I LOAD         ACCESS:   17263160 HIT:    6379486 MISS:   10883674 MSHR_MERGE:    3192521
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26850545 HIT:   25361855 MISS:    1488690 MSHR_MERGE:     616285
cpu0->cpu0_L1D LOAD         ACCESS:   14632755 HIT:   13481915 MISS:    1150840 MSHR_MERGE:     413924
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12191531 HIT:   11879163 MISS:     312368 MSHR_MERGE:     201662
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26259 HIT:        777 MISS:      25482 MSHR_MERGE:        699
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 28.02 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13901374 HIT:   11195243 MISS:    2706131 MSHR_MERGE:    1500776
cpu0->cpu0_ITLB LOAD         ACCESS:   13901374 HIT:   11195243 MISS:    2706131 MSHR_MERGE:    1500776
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.031 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25099038 HIT:   23556419 MISS:    1542619 MSHR_MERGE:     543388
cpu0->cpu0_DTLB LOAD         ACCESS:   25099038 HIT:   23556419 MISS:    1542619 MSHR_MERGE:     543388
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.834 cycles
cpu0->LLC TOTAL        ACCESS:     537321 HIT:     481467 MISS:      55854 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     270887 HIT:     239557 MISS:      31330 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      52579 HIT:      40745 MISS:      11834 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     191321 HIT:     190766 MISS:        555 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22534 HIT:      10399 MISS:      12135 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 87.87 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1133
  ROW_BUFFER_MISS:      54145
  AVG DBUS CONGESTED CYCLE: 5.019
Channel 0 WQ ROW_BUFFER_HIT:       1163
  ROW_BUFFER_MISS:      14655
  FULL:          0
Channel 0 REFRESHES ISSUED:       4637

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1034323       156539        73113        12423
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          221          365          470
  STLB miss resolved @ L2C                0           93          242          926         2451
  STLB miss resolved @ LLC                0           89          773         2901         8002
  STLB miss resolved @ MEM                0            1          799         5629        11055

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             255464        41862      1792995         6668           73
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           89           56            6
  STLB miss resolved @ L2C                0           48           71           56            2
  STLB miss resolved @ LLC                0           38          120          260           20
  STLB miss resolved @ MEM                0            1           11           69           30
[2025-09-17 11:57:29] END   suite=qualcomm_srv trace=srv51_ap (rc=0)
