Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Wed Dec  4 00:22:32 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt final_project_impl_1.twr final_project_impl_1.udb -gui -msgset C:/Users/jphilion/Desktop/e155-final-project/FPGA/radiant_project/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 0.139179%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
clk_c/Q                                 |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
sdi                                     |                     input
cs                                      |                     input
sclk                                    |                     input
reset                                   |                     input
d[6]                                    |                    output
d[5]                                    |                    output
rs                                      |                    output
e                                       |                    output
d[0]                                    |                    output
d[1]                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        13
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
clk                                     |                   clk_c/Q
sclk_c                                  |        sclk_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 1 End Points           |    Slack    
-------------------------------------------------------
clk_c/D                                  |   18.732 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : hf_osc/CLKHF  (HFOSC_HFOSC_R1C32)
Path End         : clk_c/D  (SLICE_R13C2A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 93.9% (route), 6.1% (logic)
Clock Skew       : 5.499 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 18.732 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name      Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  --------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  3       


Data Path
Name                                      Cell/Site Name     Delay Name      Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  --------------  --------  ---------------------  ------  
int_osc                                   HFOSC_HFOSC_R1C32                     0.000                  0.000  3       
int_osc                                                      NET DELAY          6.953                  6.953  3       
SLICE_13/D0->SLICE_13/F0                  SLICE_R13C2A       D0_TO_F0_DELAY     0.449                  7.402  1       
int_osc.sig_000.FeedThruLUT                                  NET DELAY          0.000                  7.402  1       
clk_c/D                                                      ENDPOINT           0.000                  7.402  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name      Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  --------------  --------  ---------------------  ------  
                                                             CONSTRAINT         0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                 20.833  3       
int_osc                                                      NET DELAY          5.499                 26.332  3       
clk_c/CK                                                     CLOCK PIN          0.000                 26.332  1       
                                                             Uncertainty     -(0.000)                 26.332  
                                                             Setup time      -(0.198)                 26.134  
----------------------------------------  -----------------  --------------  --------  ---------------------  ------  
Required Time                                                                                         26.134  
Arrival Time                                                                                        -(7.401)  
----------------------------------------  -----------------  --------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  18.732  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 1 End Points           |    Slack    
-------------------------------------------------------
clk_c/D                                  |    0.014 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : hf_osc/CLKHF  (HFOSC_HFOSC_R1C32)
Path End         : clk_c/D  (SLICE_R13C2A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 91.4% (route), 8.6% (logic)
Clock Skew       : 3.084 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 0.014 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  --------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000                  0.000  4       


Data Path
Name                                      Cell/Site Name     Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  --------------  -----  ---------------------  ------  
int_osc                                   HFOSC_HFOSC_R1C32                  0.000                  0.000  4       
int_osc                                                      NET DELAY       2.832                  2.832  4       
SLICE_13/D0->SLICE_13/F0                  SLICE_R13C2A       D0_TO_F0_DELAY  0.266                  3.098  1       
int_osc.sig_000.FeedThruLUT                                  NET DELAY       0.000                  3.098  1       
clk_c/D                                                      ENDPOINT        0.000                  3.098  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  --------------  -----  ---------------------  ------  
                                                             CONSTRAINT      0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000                  0.000  4       
int_osc                                                      NET DELAY       3.084                  3.084  4       
clk_c/CK                                                     CLOCK PIN       0.000                  3.084  1       
                                                             Uncertainty     0.000                  3.084  
                                                             Hold time       0.000                  3.084  
----------------------------------------  -----------------  --------------  -----  ---------------------  ------  
Required Time                                                                                      -3.084  
Arrival Time                                                                                        3.098  
----------------------------------------  -----------------  --------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                0.014  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



