#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000271c125fab0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v00000271c12d9e70_0 .net "PC", 31 0, v00000271c1293fa0_0;  1 drivers
v00000271c12d9bf0_0 .var "clk", 0 0;
v00000271c12d8750_0 .net "clkout", 0 0, L_00000271c12db6b0;  1 drivers
v00000271c12d9f10_0 .net "cycles_consumed", 31 0, v00000271c12d9d30_0;  1 drivers
v00000271c12da0f0_0 .var "rst", 0 0;
S_00000271c125fdd0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_00000271c125fab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000271c1272bf0 .param/l "RType" 0 4 2, C4<000000>;
P_00000271c1272c28 .param/l "add" 0 4 5, C4<100000>;
P_00000271c1272c60 .param/l "addi" 0 4 8, C4<001000>;
P_00000271c1272c98 .param/l "addu" 0 4 5, C4<100001>;
P_00000271c1272cd0 .param/l "and_" 0 4 5, C4<100100>;
P_00000271c1272d08 .param/l "andi" 0 4 8, C4<001100>;
P_00000271c1272d40 .param/l "beq" 0 4 10, C4<000100>;
P_00000271c1272d78 .param/l "bne" 0 4 10, C4<000101>;
P_00000271c1272db0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000271c1272de8 .param/l "j" 0 4 12, C4<000010>;
P_00000271c1272e20 .param/l "jal" 0 4 12, C4<000011>;
P_00000271c1272e58 .param/l "jr" 0 4 6, C4<001000>;
P_00000271c1272e90 .param/l "lw" 0 4 8, C4<100011>;
P_00000271c1272ec8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000271c1272f00 .param/l "or_" 0 4 5, C4<100101>;
P_00000271c1272f38 .param/l "ori" 0 4 8, C4<001101>;
P_00000271c1272f70 .param/l "sgt" 0 4 6, C4<101011>;
P_00000271c1272fa8 .param/l "sll" 0 4 6, C4<000000>;
P_00000271c1272fe0 .param/l "slt" 0 4 5, C4<101010>;
P_00000271c1273018 .param/l "slti" 0 4 8, C4<101010>;
P_00000271c1273050 .param/l "srl" 0 4 6, C4<000010>;
P_00000271c1273088 .param/l "sub" 0 4 5, C4<100010>;
P_00000271c12730c0 .param/l "subu" 0 4 5, C4<100011>;
P_00000271c12730f8 .param/l "sw" 0 4 8, C4<101011>;
P_00000271c1273130 .param/l "xor_" 0 4 5, C4<100110>;
P_00000271c1273168 .param/l "xori" 0 4 8, C4<001110>;
L_00000271c12dba30 .functor NOT 1, v00000271c12da0f0_0, C4<0>, C4<0>, C4<0>;
L_00000271c12db870 .functor NOT 1, v00000271c12da0f0_0, C4<0>, C4<0>, C4<0>;
L_00000271c12db250 .functor NOT 1, v00000271c12da0f0_0, C4<0>, C4<0>, C4<0>;
L_00000271c12db410 .functor NOT 1, v00000271c12da0f0_0, C4<0>, C4<0>, C4<0>;
L_00000271c12daed0 .functor NOT 1, v00000271c12da0f0_0, C4<0>, C4<0>, C4<0>;
L_00000271c12db640 .functor NOT 1, v00000271c12da0f0_0, C4<0>, C4<0>, C4<0>;
L_00000271c12dbaa0 .functor NOT 1, v00000271c12da0f0_0, C4<0>, C4<0>, C4<0>;
L_00000271c12db1e0 .functor NOT 1, v00000271c12da0f0_0, C4<0>, C4<0>, C4<0>;
L_00000271c12db6b0 .functor OR 1, v00000271c12d9bf0_0, v00000271c12679f0_0, C4<0>, C4<0>;
L_00000271c12daf40 .functor OR 1, L_00000271c1324710, L_00000271c1325930, C4<0>, C4<0>;
L_00000271c12db020 .functor AND 1, L_00000271c1323f90, L_00000271c13252f0, C4<1>, C4<1>;
L_00000271c12dbd40 .functor NOT 1, v00000271c12da0f0_0, C4<0>, C4<0>, C4<0>;
L_00000271c12db5d0 .functor OR 1, L_00000271c1324fd0, L_00000271c1324350, C4<0>, C4<0>;
L_00000271c12db800 .functor OR 1, L_00000271c12db5d0, L_00000271c1325070, C4<0>, C4<0>;
L_00000271c12dbdb0 .functor OR 1, L_00000271c1324f30, L_00000271c1326d60, C4<0>, C4<0>;
L_00000271c12db3a0 .functor AND 1, L_00000271c1324d50, L_00000271c12dbdb0, C4<1>, C4<1>;
L_00000271c12db560 .functor OR 1, L_00000271c13271c0, L_00000271c1326ea0, C4<0>, C4<0>;
L_00000271c12db090 .functor AND 1, L_00000271c1326540, L_00000271c12db560, C4<1>, C4<1>;
L_00000271c12db9c0 .functor NOT 1, L_00000271c12db6b0, C4<0>, C4<0>, C4<0>;
v00000271c1294180_0 .net "ALUOp", 3 0, v00000271c1268530_0;  1 drivers
v00000271c1294360_0 .net "ALUResult", 31 0, v00000271c1295580_0;  1 drivers
v00000271c12944a0_0 .net "ALUSrc", 0 0, v00000271c1266d70_0;  1 drivers
v00000271c1296f70_0 .net "ALUin2", 31 0, L_00000271c13274e0;  1 drivers
v00000271c12967f0_0 .net "MemReadEn", 0 0, v00000271c12680d0_0;  1 drivers
v00000271c1297e70_0 .net "MemWriteEn", 0 0, v00000271c1267450_0;  1 drivers
v00000271c1296570_0 .net "MemtoReg", 0 0, v00000271c12669b0_0;  1 drivers
v00000271c1297470_0 .net "PC", 31 0, v00000271c1293fa0_0;  alias, 1 drivers
v00000271c1297830_0 .net "PCPlus1", 31 0, L_00000271c1324e90;  1 drivers
v00000271c1296d90_0 .net "PCsrc", 0 0, v00000271c1294680_0;  1 drivers
v00000271c12978d0_0 .net "RegDst", 0 0, v00000271c1267810_0;  1 drivers
v00000271c12964d0_0 .net "RegWriteEn", 0 0, v00000271c12671d0_0;  1 drivers
v00000271c1297f10_0 .net "WriteRegister", 4 0, L_00000271c1325a70;  1 drivers
v00000271c1296930_0 .net *"_ivl_0", 0 0, L_00000271c12dba30;  1 drivers
L_00000271c12dbee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000271c1296cf0_0 .net/2u *"_ivl_10", 4 0, L_00000271c12dbee0;  1 drivers
L_00000271c12dc2d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1297290_0 .net *"_ivl_101", 15 0, L_00000271c12dc2d0;  1 drivers
v00000271c1297150_0 .net *"_ivl_102", 31 0, L_00000271c1325390;  1 drivers
L_00000271c12dc318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1296e30_0 .net *"_ivl_105", 25 0, L_00000271c12dc318;  1 drivers
L_00000271c12dc360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1297c90_0 .net/2u *"_ivl_106", 31 0, L_00000271c12dc360;  1 drivers
v00000271c12962f0_0 .net *"_ivl_108", 0 0, L_00000271c1323f90;  1 drivers
L_00000271c12dc3a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000271c1296430_0 .net/2u *"_ivl_110", 5 0, L_00000271c12dc3a8;  1 drivers
v00000271c1297970_0 .net *"_ivl_112", 0 0, L_00000271c13252f0;  1 drivers
v00000271c12973d0_0 .net *"_ivl_115", 0 0, L_00000271c12db020;  1 drivers
v00000271c12966b0_0 .net *"_ivl_116", 47 0, L_00000271c1324a30;  1 drivers
L_00000271c12dc3f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1297650_0 .net *"_ivl_119", 15 0, L_00000271c12dc3f0;  1 drivers
L_00000271c12dbf28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000271c1296610_0 .net/2u *"_ivl_12", 5 0, L_00000271c12dbf28;  1 drivers
v00000271c1296ed0_0 .net *"_ivl_120", 47 0, L_00000271c1325cf0;  1 drivers
L_00000271c12dc438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c12970b0_0 .net *"_ivl_123", 15 0, L_00000271c12dc438;  1 drivers
v00000271c1296b10_0 .net *"_ivl_125", 0 0, L_00000271c1325610;  1 drivers
v00000271c1296890_0 .net *"_ivl_126", 31 0, L_00000271c13242b0;  1 drivers
v00000271c1296750_0 .net *"_ivl_128", 47 0, L_00000271c1325570;  1 drivers
v00000271c1297a10_0 .net *"_ivl_130", 47 0, L_00000271c1325d90;  1 drivers
v00000271c12969d0_0 .net *"_ivl_132", 47 0, L_00000271c13257f0;  1 drivers
v00000271c1297b50_0 .net *"_ivl_134", 47 0, L_00000271c1324490;  1 drivers
v00000271c1296a70_0 .net *"_ivl_14", 0 0, L_00000271c12d8a70;  1 drivers
v00000271c1297ab0_0 .net *"_ivl_140", 0 0, L_00000271c12dbd40;  1 drivers
L_00000271c12dc4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1296bb0_0 .net/2u *"_ivl_142", 31 0, L_00000271c12dc4c8;  1 drivers
L_00000271c12dc5a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000271c1297d30_0 .net/2u *"_ivl_146", 5 0, L_00000271c12dc5a0;  1 drivers
v00000271c12976f0_0 .net *"_ivl_148", 0 0, L_00000271c1324fd0;  1 drivers
L_00000271c12dc5e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000271c1297010_0 .net/2u *"_ivl_150", 5 0, L_00000271c12dc5e8;  1 drivers
v00000271c1297fb0_0 .net *"_ivl_152", 0 0, L_00000271c1324350;  1 drivers
v00000271c1297bf0_0 .net *"_ivl_155", 0 0, L_00000271c12db5d0;  1 drivers
L_00000271c12dc630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000271c1297510_0 .net/2u *"_ivl_156", 5 0, L_00000271c12dc630;  1 drivers
v00000271c12971f0_0 .net *"_ivl_158", 0 0, L_00000271c1325070;  1 drivers
L_00000271c12dbf70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000271c1296c50_0 .net/2u *"_ivl_16", 4 0, L_00000271c12dbf70;  1 drivers
v00000271c12975b0_0 .net *"_ivl_161", 0 0, L_00000271c12db800;  1 drivers
L_00000271c12dc678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1297330_0 .net/2u *"_ivl_162", 15 0, L_00000271c12dc678;  1 drivers
v00000271c1297790_0 .net *"_ivl_164", 31 0, L_00000271c1324210;  1 drivers
v00000271c1297dd0_0 .net *"_ivl_167", 0 0, L_00000271c1325c50;  1 drivers
v00000271c1298050_0 .net *"_ivl_168", 15 0, L_00000271c1324530;  1 drivers
v00000271c12980f0_0 .net *"_ivl_170", 31 0, L_00000271c1324670;  1 drivers
v00000271c1298190_0 .net *"_ivl_174", 31 0, L_00000271c1324c10;  1 drivers
L_00000271c12dc6c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1296390_0 .net *"_ivl_177", 25 0, L_00000271c12dc6c0;  1 drivers
L_00000271c12dc708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1299e80_0 .net/2u *"_ivl_178", 31 0, L_00000271c12dc708;  1 drivers
v00000271c1299a20_0 .net *"_ivl_180", 0 0, L_00000271c1324d50;  1 drivers
L_00000271c12dc750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000271c1298440_0 .net/2u *"_ivl_182", 5 0, L_00000271c12dc750;  1 drivers
v00000271c12998e0_0 .net *"_ivl_184", 0 0, L_00000271c1324f30;  1 drivers
L_00000271c12dc798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000271c1299fc0_0 .net/2u *"_ivl_186", 5 0, L_00000271c12dc798;  1 drivers
v00000271c1298800_0 .net *"_ivl_188", 0 0, L_00000271c1326d60;  1 drivers
v00000271c1299ac0_0 .net *"_ivl_19", 4 0, L_00000271c12da190;  1 drivers
v00000271c12988a0_0 .net *"_ivl_191", 0 0, L_00000271c12dbdb0;  1 drivers
v00000271c1299980_0 .net *"_ivl_193", 0 0, L_00000271c12db3a0;  1 drivers
L_00000271c12dc7e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000271c1298c60_0 .net/2u *"_ivl_194", 5 0, L_00000271c12dc7e0;  1 drivers
v00000271c1299b60_0 .net *"_ivl_196", 0 0, L_00000271c1326b80;  1 drivers
L_00000271c12dc828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000271c12983a0_0 .net/2u *"_ivl_198", 31 0, L_00000271c12dc828;  1 drivers
L_00000271c12dbe98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000271c1299700_0 .net/2u *"_ivl_2", 5 0, L_00000271c12dbe98;  1 drivers
v00000271c129a1a0_0 .net *"_ivl_20", 4 0, L_00000271c12da550;  1 drivers
v00000271c1299840_0 .net *"_ivl_200", 31 0, L_00000271c1326e00;  1 drivers
v00000271c1299c00_0 .net *"_ivl_204", 31 0, L_00000271c1327bc0;  1 drivers
L_00000271c12dc870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1299f20_0 .net *"_ivl_207", 25 0, L_00000271c12dc870;  1 drivers
L_00000271c12dc8b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1298ee0_0 .net/2u *"_ivl_208", 31 0, L_00000271c12dc8b8;  1 drivers
v00000271c1298d00_0 .net *"_ivl_210", 0 0, L_00000271c1326540;  1 drivers
L_00000271c12dc900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000271c1298a80_0 .net/2u *"_ivl_212", 5 0, L_00000271c12dc900;  1 drivers
v00000271c1298940_0 .net *"_ivl_214", 0 0, L_00000271c13271c0;  1 drivers
L_00000271c12dc948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000271c1298b20_0 .net/2u *"_ivl_216", 5 0, L_00000271c12dc948;  1 drivers
v00000271c12984e0_0 .net *"_ivl_218", 0 0, L_00000271c1326ea0;  1 drivers
v00000271c1299660_0 .net *"_ivl_221", 0 0, L_00000271c12db560;  1 drivers
v00000271c129a060_0 .net *"_ivl_223", 0 0, L_00000271c12db090;  1 drivers
L_00000271c12dc990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000271c1298bc0_0 .net/2u *"_ivl_224", 5 0, L_00000271c12dc990;  1 drivers
v00000271c1299ca0_0 .net *"_ivl_226", 0 0, L_00000271c1325f00;  1 drivers
v00000271c129a100_0 .net *"_ivl_228", 31 0, L_00000271c1327760;  1 drivers
v00000271c1299d40_0 .net *"_ivl_24", 0 0, L_00000271c12db250;  1 drivers
L_00000271c12dbfb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000271c1298f80_0 .net/2u *"_ivl_26", 4 0, L_00000271c12dbfb8;  1 drivers
v00000271c1298da0_0 .net *"_ivl_29", 4 0, L_00000271c12d89d0;  1 drivers
v00000271c1298e40_0 .net *"_ivl_32", 0 0, L_00000271c12db410;  1 drivers
L_00000271c12dc000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000271c12997a0_0 .net/2u *"_ivl_34", 4 0, L_00000271c12dc000;  1 drivers
v00000271c1299020_0 .net *"_ivl_37", 4 0, L_00000271c12d8ed0;  1 drivers
v00000271c1299de0_0 .net *"_ivl_40", 0 0, L_00000271c12daed0;  1 drivers
L_00000271c12dc048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c12989e0_0 .net/2u *"_ivl_42", 15 0, L_00000271c12dc048;  1 drivers
v00000271c1298580_0 .net *"_ivl_45", 15 0, L_00000271c1325bb0;  1 drivers
v00000271c12993e0_0 .net *"_ivl_48", 0 0, L_00000271c12db640;  1 drivers
v00000271c12990c0_0 .net *"_ivl_5", 5 0, L_00000271c12d87f0;  1 drivers
L_00000271c12dc090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1298300_0 .net/2u *"_ivl_50", 36 0, L_00000271c12dc090;  1 drivers
L_00000271c12dc0d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1299160_0 .net/2u *"_ivl_52", 31 0, L_00000271c12dc0d8;  1 drivers
v00000271c1298620_0 .net *"_ivl_55", 4 0, L_00000271c1324030;  1 drivers
v00000271c12986c0_0 .net *"_ivl_56", 36 0, L_00000271c1325250;  1 drivers
v00000271c1298760_0 .net *"_ivl_58", 36 0, L_00000271c1324df0;  1 drivers
v00000271c1299200_0 .net *"_ivl_62", 0 0, L_00000271c12dbaa0;  1 drivers
L_00000271c12dc120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000271c12995c0_0 .net/2u *"_ivl_64", 5 0, L_00000271c12dc120;  1 drivers
v00000271c12992a0_0 .net *"_ivl_67", 5 0, L_00000271c13248f0;  1 drivers
v00000271c1299340_0 .net *"_ivl_70", 0 0, L_00000271c12db1e0;  1 drivers
L_00000271c12dc168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1299480_0 .net/2u *"_ivl_72", 57 0, L_00000271c12dc168;  1 drivers
L_00000271c12dc1b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1299520_0 .net/2u *"_ivl_74", 31 0, L_00000271c12dc1b0;  1 drivers
v00000271c12d9650_0 .net *"_ivl_77", 25 0, L_00000271c13245d0;  1 drivers
v00000271c12d9510_0 .net *"_ivl_78", 57 0, L_00000271c1324990;  1 drivers
v00000271c12d8890_0 .net *"_ivl_8", 0 0, L_00000271c12db870;  1 drivers
v00000271c12d9010_0 .net *"_ivl_80", 57 0, L_00000271c13254d0;  1 drivers
L_00000271c12dc1f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000271c12d93d0_0 .net/2u *"_ivl_84", 31 0, L_00000271c12dc1f8;  1 drivers
L_00000271c12dc240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000271c12d9290_0 .net/2u *"_ivl_88", 5 0, L_00000271c12dc240;  1 drivers
v00000271c12d91f0_0 .net *"_ivl_90", 0 0, L_00000271c1324710;  1 drivers
L_00000271c12dc288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000271c12d95b0_0 .net/2u *"_ivl_92", 5 0, L_00000271c12dc288;  1 drivers
v00000271c12d96f0_0 .net *"_ivl_94", 0 0, L_00000271c1325930;  1 drivers
v00000271c12d8f70_0 .net *"_ivl_97", 0 0, L_00000271c12daf40;  1 drivers
v00000271c12d8bb0_0 .net *"_ivl_98", 47 0, L_00000271c1323ef0;  1 drivers
v00000271c12da370_0 .net "adderResult", 31 0, L_00000271c13259d0;  1 drivers
v00000271c12d9790_0 .net "address", 31 0, L_00000271c1325110;  1 drivers
v00000271c12d90b0_0 .net "clk", 0 0, L_00000271c12db6b0;  alias, 1 drivers
v00000271c12d9d30_0 .var "cycles_consumed", 31 0;
v00000271c12d9970_0 .net "extImm", 31 0, L_00000271c1324b70;  1 drivers
v00000271c12d9830_0 .net "funct", 5 0, L_00000271c1324ad0;  1 drivers
v00000271c12d9330_0 .net "hlt", 0 0, v00000271c12679f0_0;  1 drivers
v00000271c12d8c50_0 .net "imm", 15 0, L_00000271c1325890;  1 drivers
v00000271c12da230_0 .net "immediate", 31 0, L_00000271c13265e0;  1 drivers
v00000271c12d9150_0 .net "input_clk", 0 0, v00000271c12d9bf0_0;  1 drivers
v00000271c12d8b10_0 .net "instruction", 31 0, L_00000271c1324170;  1 drivers
v00000271c12d9fb0_0 .net "memoryReadData", 31 0, v00000271c12949a0_0;  1 drivers
v00000271c12d9470_0 .net "nextPC", 31 0, L_00000271c13256b0;  1 drivers
v00000271c12da410_0 .net "opcode", 5 0, L_00000271c12da4b0;  1 drivers
v00000271c12da2d0_0 .net "rd", 4 0, L_00000271c12d8930;  1 drivers
v00000271c12d8cf0_0 .net "readData1", 31 0, L_00000271c12db950;  1 drivers
v00000271c12d98d0_0 .net "readData1_w", 31 0, L_00000271c13276c0;  1 drivers
v00000271c12d9a10_0 .net "readData2", 31 0, L_00000271c12db330;  1 drivers
v00000271c12d8d90_0 .net "rs", 4 0, L_00000271c12d8e30;  1 drivers
v00000271c12d9c90_0 .net "rst", 0 0, v00000271c12da0f0_0;  1 drivers
v00000271c12d9ab0_0 .net "rt", 4 0, L_00000271c1324850;  1 drivers
v00000271c12da050_0 .net "shamt", 31 0, L_00000271c13243f0;  1 drivers
v00000271c12d86b0_0 .net "wire_instruction", 31 0, L_00000271c12dafb0;  1 drivers
v00000271c12d9b50_0 .net "writeData", 31 0, L_00000271c1327800;  1 drivers
v00000271c12d9dd0_0 .net "zero", 0 0, L_00000271c1325fa0;  1 drivers
L_00000271c12d87f0 .part L_00000271c1324170, 26, 6;
L_00000271c12da4b0 .functor MUXZ 6, L_00000271c12d87f0, L_00000271c12dbe98, L_00000271c12dba30, C4<>;
L_00000271c12d8a70 .cmp/eq 6, L_00000271c12da4b0, L_00000271c12dbf28;
L_00000271c12da190 .part L_00000271c1324170, 11, 5;
L_00000271c12da550 .functor MUXZ 5, L_00000271c12da190, L_00000271c12dbf70, L_00000271c12d8a70, C4<>;
L_00000271c12d8930 .functor MUXZ 5, L_00000271c12da550, L_00000271c12dbee0, L_00000271c12db870, C4<>;
L_00000271c12d89d0 .part L_00000271c1324170, 21, 5;
L_00000271c12d8e30 .functor MUXZ 5, L_00000271c12d89d0, L_00000271c12dbfb8, L_00000271c12db250, C4<>;
L_00000271c12d8ed0 .part L_00000271c1324170, 16, 5;
L_00000271c1324850 .functor MUXZ 5, L_00000271c12d8ed0, L_00000271c12dc000, L_00000271c12db410, C4<>;
L_00000271c1325bb0 .part L_00000271c1324170, 0, 16;
L_00000271c1325890 .functor MUXZ 16, L_00000271c1325bb0, L_00000271c12dc048, L_00000271c12daed0, C4<>;
L_00000271c1324030 .part L_00000271c1324170, 6, 5;
L_00000271c1325250 .concat [ 5 32 0 0], L_00000271c1324030, L_00000271c12dc0d8;
L_00000271c1324df0 .functor MUXZ 37, L_00000271c1325250, L_00000271c12dc090, L_00000271c12db640, C4<>;
L_00000271c13243f0 .part L_00000271c1324df0, 0, 32;
L_00000271c13248f0 .part L_00000271c1324170, 0, 6;
L_00000271c1324ad0 .functor MUXZ 6, L_00000271c13248f0, L_00000271c12dc120, L_00000271c12dbaa0, C4<>;
L_00000271c13245d0 .part L_00000271c1324170, 0, 26;
L_00000271c1324990 .concat [ 26 32 0 0], L_00000271c13245d0, L_00000271c12dc1b0;
L_00000271c13254d0 .functor MUXZ 58, L_00000271c1324990, L_00000271c12dc168, L_00000271c12db1e0, C4<>;
L_00000271c1325110 .part L_00000271c13254d0, 0, 32;
L_00000271c1324e90 .arith/sum 32, v00000271c1293fa0_0, L_00000271c12dc1f8;
L_00000271c1324710 .cmp/eq 6, L_00000271c12da4b0, L_00000271c12dc240;
L_00000271c1325930 .cmp/eq 6, L_00000271c12da4b0, L_00000271c12dc288;
L_00000271c1323ef0 .concat [ 32 16 0 0], L_00000271c1325110, L_00000271c12dc2d0;
L_00000271c1325390 .concat [ 6 26 0 0], L_00000271c12da4b0, L_00000271c12dc318;
L_00000271c1323f90 .cmp/eq 32, L_00000271c1325390, L_00000271c12dc360;
L_00000271c13252f0 .cmp/eq 6, L_00000271c1324ad0, L_00000271c12dc3a8;
L_00000271c1324a30 .concat [ 32 16 0 0], L_00000271c12db950, L_00000271c12dc3f0;
L_00000271c1325cf0 .concat [ 32 16 0 0], v00000271c1293fa0_0, L_00000271c12dc438;
L_00000271c1325610 .part L_00000271c1325890, 15, 1;
LS_00000271c13242b0_0_0 .concat [ 1 1 1 1], L_00000271c1325610, L_00000271c1325610, L_00000271c1325610, L_00000271c1325610;
LS_00000271c13242b0_0_4 .concat [ 1 1 1 1], L_00000271c1325610, L_00000271c1325610, L_00000271c1325610, L_00000271c1325610;
LS_00000271c13242b0_0_8 .concat [ 1 1 1 1], L_00000271c1325610, L_00000271c1325610, L_00000271c1325610, L_00000271c1325610;
LS_00000271c13242b0_0_12 .concat [ 1 1 1 1], L_00000271c1325610, L_00000271c1325610, L_00000271c1325610, L_00000271c1325610;
LS_00000271c13242b0_0_16 .concat [ 1 1 1 1], L_00000271c1325610, L_00000271c1325610, L_00000271c1325610, L_00000271c1325610;
LS_00000271c13242b0_0_20 .concat [ 1 1 1 1], L_00000271c1325610, L_00000271c1325610, L_00000271c1325610, L_00000271c1325610;
LS_00000271c13242b0_0_24 .concat [ 1 1 1 1], L_00000271c1325610, L_00000271c1325610, L_00000271c1325610, L_00000271c1325610;
LS_00000271c13242b0_0_28 .concat [ 1 1 1 1], L_00000271c1325610, L_00000271c1325610, L_00000271c1325610, L_00000271c1325610;
LS_00000271c13242b0_1_0 .concat [ 4 4 4 4], LS_00000271c13242b0_0_0, LS_00000271c13242b0_0_4, LS_00000271c13242b0_0_8, LS_00000271c13242b0_0_12;
LS_00000271c13242b0_1_4 .concat [ 4 4 4 4], LS_00000271c13242b0_0_16, LS_00000271c13242b0_0_20, LS_00000271c13242b0_0_24, LS_00000271c13242b0_0_28;
L_00000271c13242b0 .concat [ 16 16 0 0], LS_00000271c13242b0_1_0, LS_00000271c13242b0_1_4;
L_00000271c1325570 .concat [ 16 32 0 0], L_00000271c1325890, L_00000271c13242b0;
L_00000271c1325d90 .arith/sum 48, L_00000271c1325cf0, L_00000271c1325570;
L_00000271c13257f0 .functor MUXZ 48, L_00000271c1325d90, L_00000271c1324a30, L_00000271c12db020, C4<>;
L_00000271c1324490 .functor MUXZ 48, L_00000271c13257f0, L_00000271c1323ef0, L_00000271c12daf40, C4<>;
L_00000271c13259d0 .part L_00000271c1324490, 0, 32;
L_00000271c13256b0 .functor MUXZ 32, L_00000271c1324e90, L_00000271c13259d0, v00000271c1294680_0, C4<>;
L_00000271c1324170 .functor MUXZ 32, L_00000271c12dafb0, L_00000271c12dc4c8, L_00000271c12dbd40, C4<>;
L_00000271c1324fd0 .cmp/eq 6, L_00000271c12da4b0, L_00000271c12dc5a0;
L_00000271c1324350 .cmp/eq 6, L_00000271c12da4b0, L_00000271c12dc5e8;
L_00000271c1325070 .cmp/eq 6, L_00000271c12da4b0, L_00000271c12dc630;
L_00000271c1324210 .concat [ 16 16 0 0], L_00000271c1325890, L_00000271c12dc678;
L_00000271c1325c50 .part L_00000271c1325890, 15, 1;
LS_00000271c1324530_0_0 .concat [ 1 1 1 1], L_00000271c1325c50, L_00000271c1325c50, L_00000271c1325c50, L_00000271c1325c50;
LS_00000271c1324530_0_4 .concat [ 1 1 1 1], L_00000271c1325c50, L_00000271c1325c50, L_00000271c1325c50, L_00000271c1325c50;
LS_00000271c1324530_0_8 .concat [ 1 1 1 1], L_00000271c1325c50, L_00000271c1325c50, L_00000271c1325c50, L_00000271c1325c50;
LS_00000271c1324530_0_12 .concat [ 1 1 1 1], L_00000271c1325c50, L_00000271c1325c50, L_00000271c1325c50, L_00000271c1325c50;
L_00000271c1324530 .concat [ 4 4 4 4], LS_00000271c1324530_0_0, LS_00000271c1324530_0_4, LS_00000271c1324530_0_8, LS_00000271c1324530_0_12;
L_00000271c1324670 .concat [ 16 16 0 0], L_00000271c1325890, L_00000271c1324530;
L_00000271c1324b70 .functor MUXZ 32, L_00000271c1324670, L_00000271c1324210, L_00000271c12db800, C4<>;
L_00000271c1324c10 .concat [ 6 26 0 0], L_00000271c12da4b0, L_00000271c12dc6c0;
L_00000271c1324d50 .cmp/eq 32, L_00000271c1324c10, L_00000271c12dc708;
L_00000271c1324f30 .cmp/eq 6, L_00000271c1324ad0, L_00000271c12dc750;
L_00000271c1326d60 .cmp/eq 6, L_00000271c1324ad0, L_00000271c12dc798;
L_00000271c1326b80 .cmp/eq 6, L_00000271c12da4b0, L_00000271c12dc7e0;
L_00000271c1326e00 .functor MUXZ 32, L_00000271c1324b70, L_00000271c12dc828, L_00000271c1326b80, C4<>;
L_00000271c13265e0 .functor MUXZ 32, L_00000271c1326e00, L_00000271c13243f0, L_00000271c12db3a0, C4<>;
L_00000271c1327bc0 .concat [ 6 26 0 0], L_00000271c12da4b0, L_00000271c12dc870;
L_00000271c1326540 .cmp/eq 32, L_00000271c1327bc0, L_00000271c12dc8b8;
L_00000271c13271c0 .cmp/eq 6, L_00000271c1324ad0, L_00000271c12dc900;
L_00000271c1326ea0 .cmp/eq 6, L_00000271c1324ad0, L_00000271c12dc948;
L_00000271c1325f00 .cmp/eq 6, L_00000271c12da4b0, L_00000271c12dc990;
L_00000271c1327760 .functor MUXZ 32, L_00000271c12db950, v00000271c1293fa0_0, L_00000271c1325f00, C4<>;
L_00000271c13276c0 .functor MUXZ 32, L_00000271c1327760, L_00000271c12db330, L_00000271c12db090, C4<>;
S_00000271c125ff60 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000271c125fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000271c1253470 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000271c12db2c0 .functor NOT 1, v00000271c1266d70_0, C4<0>, C4<0>, C4<0>;
v00000271c1267bd0_0 .net *"_ivl_0", 0 0, L_00000271c12db2c0;  1 drivers
v00000271c1267a90_0 .net "in1", 31 0, L_00000271c12db330;  alias, 1 drivers
v00000271c1268670_0 .net "in2", 31 0, L_00000271c13265e0;  alias, 1 drivers
v00000271c1267630_0 .net "out", 31 0, L_00000271c13274e0;  alias, 1 drivers
v00000271c1267db0_0 .net "s", 0 0, v00000271c1266d70_0;  alias, 1 drivers
L_00000271c13274e0 .functor MUXZ 32, L_00000271c13265e0, L_00000271c12db330, L_00000271c12db2c0, C4<>;
S_00000271c1206580 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000271c125fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000271c12d0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000271c12d00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000271c12d0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000271c12d0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000271c12d0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000271c12d01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000271c12d01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000271c12d0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000271c12d0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000271c12d0288 .param/l "j" 0 4 12, C4<000010>;
P_00000271c12d02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000271c12d02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000271c12d0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000271c12d0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000271c12d03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000271c12d03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000271c12d0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000271c12d0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000271c12d0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000271c12d04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000271c12d04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000271c12d0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000271c12d0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000271c12d0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000271c12d05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000271c12d0608 .param/l "xori" 0 4 8, C4<001110>;
v00000271c1268530_0 .var "ALUOp", 3 0;
v00000271c1266d70_0 .var "ALUSrc", 0 0;
v00000271c12680d0_0 .var "MemReadEn", 0 0;
v00000271c1267450_0 .var "MemWriteEn", 0 0;
v00000271c12669b0_0 .var "MemtoReg", 0 0;
v00000271c1267810_0 .var "RegDst", 0 0;
v00000271c12671d0_0 .var "RegWriteEn", 0 0;
v00000271c12678b0_0 .net "funct", 5 0, L_00000271c1324ad0;  alias, 1 drivers
v00000271c12679f0_0 .var "hlt", 0 0;
v00000271c1267c70_0 .net "opcode", 5 0, L_00000271c12da4b0;  alias, 1 drivers
v00000271c1268030_0 .net "rst", 0 0, v00000271c12da0f0_0;  alias, 1 drivers
E_00000271c1252f70 .event anyedge, v00000271c1268030_0, v00000271c1267c70_0, v00000271c12678b0_0;
S_00000271c12067d0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000271c125fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000271c12534b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000271c12dafb0 .functor BUFZ 32, L_00000271c13240d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000271c1268170_0 .net "Data_Out", 31 0, L_00000271c12dafb0;  alias, 1 drivers
v00000271c12667d0 .array "InstMem", 2047 0, 31 0;
v00000271c1268210_0 .net *"_ivl_0", 31 0, L_00000271c13240d0;  1 drivers
v00000271c1268350_0 .net *"_ivl_3", 10 0, L_00000271c1325430;  1 drivers
v00000271c12683f0_0 .net *"_ivl_4", 12 0, L_00000271c1324cb0;  1 drivers
L_00000271c12dc480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000271c1266870_0 .net *"_ivl_7", 1 0, L_00000271c12dc480;  1 drivers
v00000271c1266a50_0 .net "addr", 31 0, v00000271c1293fa0_0;  alias, 1 drivers
v00000271c1266af0_0 .var/i "i", 31 0;
L_00000271c13240d0 .array/port v00000271c12667d0, L_00000271c1324cb0;
L_00000271c1325430 .part v00000271c1293fa0_0, 0, 11;
L_00000271c1324cb0 .concat [ 11 2 0 0], L_00000271c1325430, L_00000271c12dc480;
S_00000271c11b29c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000271c125fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000271c12db950 .functor BUFZ 32, L_00000271c13247b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000271c12db330 .functor BUFZ 32, L_00000271c1325750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000271c1266eb0_0 .net *"_ivl_0", 31 0, L_00000271c13247b0;  1 drivers
v00000271c1266f50_0 .net *"_ivl_10", 6 0, L_00000271c1325b10;  1 drivers
L_00000271c12dc558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000271c12463b0_0 .net *"_ivl_13", 1 0, L_00000271c12dc558;  1 drivers
v00000271c1244fb0_0 .net *"_ivl_2", 6 0, L_00000271c13251b0;  1 drivers
L_00000271c12dc510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000271c1294cc0_0 .net *"_ivl_5", 1 0, L_00000271c12dc510;  1 drivers
v00000271c1294540_0 .net *"_ivl_8", 31 0, L_00000271c1325750;  1 drivers
v00000271c1294720_0 .net "clk", 0 0, L_00000271c12db6b0;  alias, 1 drivers
v00000271c1294fe0_0 .var/i "i", 31 0;
v00000271c1294400_0 .net "readData1", 31 0, L_00000271c12db950;  alias, 1 drivers
v00000271c1294ae0_0 .net "readData2", 31 0, L_00000271c12db330;  alias, 1 drivers
v00000271c1295260_0 .net "readRegister1", 4 0, L_00000271c12d8e30;  alias, 1 drivers
v00000271c1294040_0 .net "readRegister2", 4 0, L_00000271c1324850;  alias, 1 drivers
v00000271c1295080 .array "registers", 31 0, 31 0;
v00000271c1295440_0 .net "rst", 0 0, v00000271c12da0f0_0;  alias, 1 drivers
v00000271c12959e0_0 .net "we", 0 0, v00000271c12671d0_0;  alias, 1 drivers
v00000271c1294860_0 .net "writeData", 31 0, L_00000271c1327800;  alias, 1 drivers
v00000271c1294a40_0 .net "writeRegister", 4 0, L_00000271c1325a70;  alias, 1 drivers
E_00000271c1253370/0 .event negedge, v00000271c1268030_0;
E_00000271c1253370/1 .event posedge, v00000271c1294720_0;
E_00000271c1253370 .event/or E_00000271c1253370/0, E_00000271c1253370/1;
L_00000271c13247b0 .array/port v00000271c1295080, L_00000271c13251b0;
L_00000271c13251b0 .concat [ 5 2 0 0], L_00000271c12d8e30, L_00000271c12dc510;
L_00000271c1325750 .array/port v00000271c1295080, L_00000271c1325b10;
L_00000271c1325b10 .concat [ 5 2 0 0], L_00000271c1324850, L_00000271c12dc558;
S_00000271c11b2b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000271c11b29c0;
 .timescale 0 0;
v00000271c1266e10_0 .var/i "i", 31 0;
S_00000271c1204c30 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000271c125fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000271c12528f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000271c12db4f0 .functor NOT 1, v00000271c1267810_0, C4<0>, C4<0>, C4<0>;
v00000271c12940e0_0 .net *"_ivl_0", 0 0, L_00000271c12db4f0;  1 drivers
v00000271c12942c0_0 .net "in1", 4 0, L_00000271c1324850;  alias, 1 drivers
v00000271c1293dc0_0 .net "in2", 4 0, L_00000271c12d8930;  alias, 1 drivers
v00000271c12947c0_0 .net "out", 4 0, L_00000271c1325a70;  alias, 1 drivers
v00000271c1295940_0 .net "s", 0 0, v00000271c1267810_0;  alias, 1 drivers
L_00000271c1325a70 .functor MUXZ 5, L_00000271c12d8930, L_00000271c1324850, L_00000271c12db4f0, C4<>;
S_00000271c1204dc0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000271c125fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000271c1252770 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000271c12db170 .functor NOT 1, v00000271c12669b0_0, C4<0>, C4<0>, C4<0>;
v00000271c12951c0_0 .net *"_ivl_0", 0 0, L_00000271c12db170;  1 drivers
v00000271c1294220_0 .net "in1", 31 0, v00000271c1295580_0;  alias, 1 drivers
v00000271c1295300_0 .net "in2", 31 0, v00000271c12949a0_0;  alias, 1 drivers
v00000271c1295120_0 .net "out", 31 0, L_00000271c1327800;  alias, 1 drivers
v00000271c12945e0_0 .net "s", 0 0, v00000271c12669b0_0;  alias, 1 drivers
L_00000271c1327800 .functor MUXZ 32, v00000271c12949a0_0, v00000271c1295580_0, L_00000271c12db170, C4<>;
S_00000271c11eede0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000271c125fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000271c11eef70 .param/l "ADD" 0 9 12, C4<0000>;
P_00000271c11eefa8 .param/l "AND" 0 9 12, C4<0010>;
P_00000271c11eefe0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000271c11ef018 .param/l "OR" 0 9 12, C4<0011>;
P_00000271c11ef050 .param/l "SGT" 0 9 12, C4<0111>;
P_00000271c11ef088 .param/l "SLL" 0 9 12, C4<1000>;
P_00000271c11ef0c0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000271c11ef0f8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000271c11ef130 .param/l "SUB" 0 9 12, C4<0001>;
P_00000271c11ef168 .param/l "XOR" 0 9 12, C4<0100>;
P_00000271c11ef1a0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000271c11ef1d8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000271c12dc9d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000271c1293e60_0 .net/2u *"_ivl_0", 31 0, L_00000271c12dc9d8;  1 drivers
v00000271c12953a0_0 .net "opSel", 3 0, v00000271c1268530_0;  alias, 1 drivers
v00000271c1294f40_0 .net "operand1", 31 0, L_00000271c13276c0;  alias, 1 drivers
v00000271c12954e0_0 .net "operand2", 31 0, L_00000271c13274e0;  alias, 1 drivers
v00000271c1295580_0 .var "result", 31 0;
v00000271c1295a80_0 .net "zero", 0 0, L_00000271c1325fa0;  alias, 1 drivers
E_00000271c12530f0 .event anyedge, v00000271c1268530_0, v00000271c1294f40_0, v00000271c1267630_0;
L_00000271c1325fa0 .cmp/eq 32, v00000271c1295580_0, L_00000271c12dc9d8;
S_00000271c1233a60 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000271c125fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000271c1295ce0 .param/l "RType" 0 4 2, C4<000000>;
P_00000271c1295d18 .param/l "add" 0 4 5, C4<100000>;
P_00000271c1295d50 .param/l "addi" 0 4 8, C4<001000>;
P_00000271c1295d88 .param/l "addu" 0 4 5, C4<100001>;
P_00000271c1295dc0 .param/l "and_" 0 4 5, C4<100100>;
P_00000271c1295df8 .param/l "andi" 0 4 8, C4<001100>;
P_00000271c1295e30 .param/l "beq" 0 4 10, C4<000100>;
P_00000271c1295e68 .param/l "bne" 0 4 10, C4<000101>;
P_00000271c1295ea0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000271c1295ed8 .param/l "j" 0 4 12, C4<000010>;
P_00000271c1295f10 .param/l "jal" 0 4 12, C4<000011>;
P_00000271c1295f48 .param/l "jr" 0 4 6, C4<001000>;
P_00000271c1295f80 .param/l "lw" 0 4 8, C4<100011>;
P_00000271c1295fb8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000271c1295ff0 .param/l "or_" 0 4 5, C4<100101>;
P_00000271c1296028 .param/l "ori" 0 4 8, C4<001101>;
P_00000271c1296060 .param/l "sgt" 0 4 6, C4<101011>;
P_00000271c1296098 .param/l "sll" 0 4 6, C4<000000>;
P_00000271c12960d0 .param/l "slt" 0 4 5, C4<101010>;
P_00000271c1296108 .param/l "slti" 0 4 8, C4<101010>;
P_00000271c1296140 .param/l "srl" 0 4 6, C4<000010>;
P_00000271c1296178 .param/l "sub" 0 4 5, C4<100010>;
P_00000271c12961b0 .param/l "subu" 0 4 5, C4<100011>;
P_00000271c12961e8 .param/l "sw" 0 4 8, C4<101011>;
P_00000271c1296220 .param/l "xor_" 0 4 5, C4<100110>;
P_00000271c1296258 .param/l "xori" 0 4 8, C4<001110>;
v00000271c1294680_0 .var "PCsrc", 0 0;
v00000271c1295620_0 .net "funct", 5 0, L_00000271c1324ad0;  alias, 1 drivers
v00000271c1294b80_0 .net "opcode", 5 0, L_00000271c12da4b0;  alias, 1 drivers
v00000271c1294900_0 .net "operand1", 31 0, L_00000271c12db950;  alias, 1 drivers
v00000271c1294c20_0 .net "operand2", 31 0, L_00000271c13274e0;  alias, 1 drivers
v00000271c12956c0_0 .net "rst", 0 0, v00000271c12da0f0_0;  alias, 1 drivers
E_00000271c1253130/0 .event anyedge, v00000271c1268030_0, v00000271c1267c70_0, v00000271c1294400_0, v00000271c1267630_0;
E_00000271c1253130/1 .event anyedge, v00000271c12678b0_0;
E_00000271c1253130 .event/or E_00000271c1253130/0, E_00000271c1253130/1;
S_00000271c1233bf0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000271c125fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000271c1295760 .array "DataMem", 2047 0, 31 0;
v00000271c1294d60_0 .net "address", 31 0, v00000271c1295580_0;  alias, 1 drivers
v00000271c1295800_0 .net "clock", 0 0, L_00000271c12db9c0;  1 drivers
v00000271c1294e00_0 .net "data", 31 0, L_00000271c12db330;  alias, 1 drivers
v00000271c1293f00_0 .var/i "i", 31 0;
v00000271c12949a0_0 .var "q", 31 0;
v00000271c1294ea0_0 .net "rden", 0 0, v00000271c12680d0_0;  alias, 1 drivers
v00000271c12958a0_0 .net "wren", 0 0, v00000271c1267450_0;  alias, 1 drivers
E_00000271c12532b0 .event posedge, v00000271c1295800_0;
S_00000271c121d100 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000271c125fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000271c1253170 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000271c1295b20_0 .net "PCin", 31 0, L_00000271c13256b0;  alias, 1 drivers
v00000271c1293fa0_0 .var "PCout", 31 0;
v00000271c1295bc0_0 .net "clk", 0 0, L_00000271c12db6b0;  alias, 1 drivers
v00000271c1293d20_0 .net "rst", 0 0, v00000271c12da0f0_0;  alias, 1 drivers
    .scope S_00000271c1233a60;
T_0 ;
    %wait E_00000271c1253130;
    %load/vec4 v00000271c12956c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271c1294680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000271c1294b80_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000271c1294900_0;
    %load/vec4 v00000271c1294c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000271c1294b80_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000271c1294900_0;
    %load/vec4 v00000271c1294c20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000271c1294b80_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000271c1294b80_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000271c1294b80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000271c1295620_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000271c1294680_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000271c121d100;
T_1 ;
    %wait E_00000271c1253370;
    %load/vec4 v00000271c1293d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000271c1293fa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000271c1295b20_0;
    %assign/vec4 v00000271c1293fa0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000271c12067d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271c1266af0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000271c1266af0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000271c1266af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %load/vec4 v00000271c1266af0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000271c1266af0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 2099242, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 337641475, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 4196394, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 270532611, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c12667d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000271c1206580;
T_3 ;
    %wait E_00000271c1252f70;
    %load/vec4 v00000271c1268030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000271c12679f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000271c1266d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000271c12671d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000271c1267450_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000271c12669b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000271c12680d0_0, 0;
    %assign/vec4 v00000271c1267810_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000271c12679f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000271c1268530_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000271c1266d70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000271c12671d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000271c1267450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000271c12669b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000271c12680d0_0, 0, 1;
    %store/vec4 v00000271c1267810_0, 0, 1;
    %load/vec4 v00000271c1267c70_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c12679f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c1267810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c12671d0_0, 0;
    %load/vec4 v00000271c12678b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c1266d70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c1266d70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c12671d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c1267810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c1266d70_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c12671d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271c1267810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c1266d70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c12671d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c1266d70_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c12671d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c1266d70_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c12671d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c1266d70_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c12671d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c1266d70_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c12680d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c12671d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c1266d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c12669b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c1267450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271c1266d70_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000271c1268530_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000271c11b29c0;
T_4 ;
    %wait E_00000271c1253370;
    %fork t_1, S_00000271c11b2b50;
    %jmp t_0;
    .scope S_00000271c11b2b50;
t_1 ;
    %load/vec4 v00000271c1295440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271c1266e10_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000271c1266e10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000271c1266e10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c1295080, 0, 4;
    %load/vec4 v00000271c1266e10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000271c1266e10_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000271c12959e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000271c1294860_0;
    %load/vec4 v00000271c1294a40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c1295080, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c1295080, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000271c11b29c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000271c11b29c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271c1294fe0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000271c1294fe0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000271c1294fe0_0;
    %ix/getv/s 4, v00000271c1294fe0_0;
    %load/vec4a v00000271c1295080, 4;
    %ix/getv/s 4, v00000271c1294fe0_0;
    %load/vec4a v00000271c1295080, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000271c1294fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000271c1294fe0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000271c11eede0;
T_6 ;
    %wait E_00000271c12530f0;
    %load/vec4 v00000271c12953a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000271c1295580_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000271c1294f40_0;
    %load/vec4 v00000271c12954e0_0;
    %add;
    %assign/vec4 v00000271c1295580_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000271c1294f40_0;
    %load/vec4 v00000271c12954e0_0;
    %sub;
    %assign/vec4 v00000271c1295580_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000271c1294f40_0;
    %load/vec4 v00000271c12954e0_0;
    %and;
    %assign/vec4 v00000271c1295580_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000271c1294f40_0;
    %load/vec4 v00000271c12954e0_0;
    %or;
    %assign/vec4 v00000271c1295580_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000271c1294f40_0;
    %load/vec4 v00000271c12954e0_0;
    %xor;
    %assign/vec4 v00000271c1295580_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000271c1294f40_0;
    %load/vec4 v00000271c12954e0_0;
    %or;
    %inv;
    %assign/vec4 v00000271c1295580_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000271c1294f40_0;
    %load/vec4 v00000271c12954e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000271c1295580_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000271c12954e0_0;
    %load/vec4 v00000271c1294f40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000271c1295580_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000271c1294f40_0;
    %ix/getv 4, v00000271c12954e0_0;
    %shiftl 4;
    %assign/vec4 v00000271c1295580_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000271c1294f40_0;
    %ix/getv 4, v00000271c12954e0_0;
    %shiftr 4;
    %assign/vec4 v00000271c1295580_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000271c1233bf0;
T_7 ;
    %wait E_00000271c12532b0;
    %load/vec4 v00000271c1294ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000271c1294d60_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000271c1295760, 4;
    %assign/vec4 v00000271c12949a0_0, 0;
T_7.0 ;
    %load/vec4 v00000271c12958a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000271c1294e00_0;
    %ix/getv 3, v00000271c1294d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c1295760, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000271c1233bf0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271c1293f00_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000271c1293f00_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000271c1293f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271c1295760, 0, 4;
    %load/vec4 v00000271c1293f00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000271c1293f00_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000271c1233bf0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271c1293f00_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000271c1293f00_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000271c1293f00_0;
    %load/vec4a v00000271c1295760, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000271c1293f00_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000271c1293f00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000271c1293f00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000271c125fdd0;
T_10 ;
    %wait E_00000271c1253370;
    %load/vec4 v00000271c12d9c90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000271c12d9d30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000271c12d9d30_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000271c12d9d30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000271c125fab0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271c12d9bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271c12da0f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000271c125fab0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000271c12d9bf0_0;
    %inv;
    %assign/vec4 v00000271c12d9bf0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000271c125fab0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271c12da0f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271c12da0f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v00000271c12d9f10_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
