Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Mon Sep  9 13:25:23 2024
| Host              : DESKTOP-JS8NSUT running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cable_delay_tester_wrapper_timing_summary_routed.rpt -pb cable_delay_tester_wrapper_timing_summary_routed.pb -rpx cable_delay_tester_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : cable_delay_tester_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-8   Critical Warning  No common period between related clocks                    2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
LUTAR-1    Warning           LUT drives async reset alert                               5           
TIMING-16  Warning           Large setup violation                                      156         
TIMING-18  Warning           Missing input or output delay                              2           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.264     -296.800                    156                 8559        0.005        0.000                      0                 8543        2.000        0.000                       0                  5227  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
cable_delay_tester_i/clk_wiz_0/inst/clk_in1                                                          {0.000 5.000}      10.000          100.000         
  clk_18M_cable_delay_tester_clk_wiz_0_0                                                             {0.000 27.782}     55.565          17.997          
  clk_39M_cable_delay_tester_clk_wiz_0_0                                                             {0.000 12.816}     25.632          39.013          
clk_pl_0                                                                                             {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cable_delay_tester_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_18M_cable_delay_tester_clk_wiz_0_0                                                                  51.567        0.000                      0                  269        0.088        0.000                      0                  269       27.020        0.000                       0                   132  
  clk_39M_cable_delay_tester_clk_wiz_0_0                                                                  20.646        0.000                      0                  254        0.057        0.000                      0                  254       12.054        0.000                       0                   127  
clk_pl_0                                                                                                   6.235        0.000                      0                 6734        0.005        0.000                      0                 6734        3.500        0.000                       0                  4484  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.163        0.000                      0                  997        0.049        0.000                      0                  997       24.238        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_18M_cable_delay_tester_clk_wiz_0_0                                                               clk_pl_0                                                                                                  -2.264     -170.615                     80                   80        0.615        0.000                      0                   80  
clk_39M_cable_delay_tester_clk_wiz_0_0                                                               clk_pl_0                                                                                                  -1.922     -126.185                     76                   76        0.401        0.000                      0                   76  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                                  49.575        0.000                      0                    8                                                                        
clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.562        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   8.096        0.000                      0                  111        0.146        0.000                      0                  111  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.594        0.000                      0                  100        0.157        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                    clk_18M_cable_delay_tester_clk_wiz_0_0                                                               
(none)                                                                                                                                                                                                    clk_39M_cable_delay_tester_clk_wiz_0_0                                                               
(none)                                                                                               clk_pl_0                                                                                             clk_pl_0                                                                                             
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                             
(none)                                                                                               clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk_18M_cable_delay_tester_clk_wiz_0_0                                                                                                                                                                    
(none)                                                                                               clk_39M_cable_delay_tester_clk_wiz_0_0                                                                                                                                                                    
(none)                                                                                                                                                                                                    clk_18M_cable_delay_tester_clk_wiz_0_0                                                               
(none)                                                                                                                                                                                                    clk_39M_cable_delay_tester_clk_wiz_0_0                                                               
(none)                                                                                                                                                                                                    clk_pl_0                                                                                             
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cable_delay_tester_i/clk_wiz_0/inst/clk_in1
  To Clock:  cable_delay_tester_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cable_delay_tester_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cable_delay_tester_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_18M_cable_delay_tester_clk_wiz_0_0
  To Clock:  clk_18M_cable_delay_tester_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       51.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       27.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.567ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.117ns (29.250%)  route 2.702ns (70.750%))
  Logic Levels:           6  (CARRY8=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 60.260 - 55.565 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.234ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.220ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.557     4.295    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y177        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.409 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.323     4.732    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X28Y178        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     4.925 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.343     5.268    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X27Y179        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.464 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3/O
                         net (fo=5, routed)           0.526     5.990    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3_n_0
    SLICE_X27Y177        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.222 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     6.252    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry_n_0
    SLICE_X27Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     6.325 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry__0/CO[7]
                         net (fo=3, routed)           0.364     6.689    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3
    SLICE_X28Y176        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     6.771 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_2/O
                         net (fo=16, routed)          1.046     7.817    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_2_n_0
    SLICE_X26Y171        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.227     8.044 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[2]_i_1/O
                         net (fo=1, routed)           0.070     8.114    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[2]_i_1_n_0
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    57.789    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.528 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    58.835    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    58.874 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.386    60.260    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/C
                         clock pessimism             -0.501    59.759    
                         clock uncertainty           -0.122    59.637    
    SLICE_X26Y171        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    59.681    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         59.681    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                 51.567    

Slack (MET) :             51.791ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.087ns (31.265%)  route 2.390ns (68.735%))
  Logic Levels:           6  (CARRY8=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 60.265 - 55.565 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.234ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.220ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.557     4.295    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y177        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.409 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.323     4.732    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X28Y178        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     4.925 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.343     5.268    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X27Y179        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.464 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3/O
                         net (fo=5, routed)           0.526     5.990    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3_n_0
    SLICE_X27Y177        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.222 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     6.252    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry_n_0
    SLICE_X27Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     6.325 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry__0/CO[7]
                         net (fo=3, routed)           0.315     6.639    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3
    SLICE_X28Y176        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     6.862 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_4/O
                         net (fo=1, routed)           0.263     7.125    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out1__2
    SLICE_X28Y176        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.181 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1/O
                         net (fo=5, routed)           0.591     7.772    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1_n_0
    SLICE_X27Y173        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    57.789    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.528 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    58.835    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    58.874 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.391    60.265    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y173        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[0]/C
                         clock pessimism             -0.501    59.764    
                         clock uncertainty           -0.122    59.642    
    SLICE_X27Y173        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.079    59.563    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[0]
  -------------------------------------------------------------------
                         required time                         59.562    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                 51.791    

Slack (MET) :             51.791ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.087ns (31.265%)  route 2.390ns (68.735%))
  Logic Levels:           6  (CARRY8=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 60.265 - 55.565 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.234ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.220ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.557     4.295    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y177        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.409 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.323     4.732    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X28Y178        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     4.925 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.343     5.268    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X27Y179        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.464 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3/O
                         net (fo=5, routed)           0.526     5.990    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3_n_0
    SLICE_X27Y177        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.222 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     6.252    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry_n_0
    SLICE_X27Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     6.325 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry__0/CO[7]
                         net (fo=3, routed)           0.315     6.639    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3
    SLICE_X28Y176        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     6.862 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_4/O
                         net (fo=1, routed)           0.263     7.125    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out1__2
    SLICE_X28Y176        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.181 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1/O
                         net (fo=5, routed)           0.591     7.772    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1_n_0
    SLICE_X27Y173        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    57.789    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.528 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    58.835    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    58.874 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.391    60.265    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y173        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[2]/C
                         clock pessimism             -0.501    59.764    
                         clock uncertainty           -0.122    59.642    
    SLICE_X27Y173        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079    59.563    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[2]
  -------------------------------------------------------------------
                         required time                         59.562    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                 51.791    

Slack (MET) :             51.791ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.087ns (31.265%)  route 2.390ns (68.735%))
  Logic Levels:           6  (CARRY8=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 60.265 - 55.565 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.234ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.220ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.557     4.295    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y177        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.409 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.323     4.732    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X28Y178        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     4.925 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.343     5.268    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X27Y179        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.464 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3/O
                         net (fo=5, routed)           0.526     5.990    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3_n_0
    SLICE_X27Y177        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.222 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     6.252    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry_n_0
    SLICE_X27Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     6.325 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry__0/CO[7]
                         net (fo=3, routed)           0.315     6.639    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3
    SLICE_X28Y176        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     6.862 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_4/O
                         net (fo=1, routed)           0.263     7.125    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out1__2
    SLICE_X28Y176        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.181 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1/O
                         net (fo=5, routed)           0.591     7.772    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1_n_0
    SLICE_X27Y173        FDSE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    57.789    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.528 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    58.835    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    58.874 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.391    60.265    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y173        FDSE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[4]/C
                         clock pessimism             -0.501    59.764    
                         clock uncertainty           -0.122    59.642    
    SLICE_X27Y173        FDSE (Setup_BFF_SLICEL_C_CE)
                                                     -0.079    59.563    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[4]
  -------------------------------------------------------------------
                         required time                         59.562    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                 51.791    

Slack (MET) :             51.792ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.087ns (31.265%)  route 2.390ns (68.735%))
  Logic Levels:           6  (CARRY8=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 60.265 - 55.565 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.234ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.220ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.557     4.295    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y177        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.409 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.323     4.732    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X28Y178        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     4.925 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.343     5.268    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X27Y179        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.464 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3/O
                         net (fo=5, routed)           0.526     5.990    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3_n_0
    SLICE_X27Y177        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.222 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     6.252    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry_n_0
    SLICE_X27Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     6.325 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry__0/CO[7]
                         net (fo=3, routed)           0.315     6.639    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3
    SLICE_X28Y176        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     6.862 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_4/O
                         net (fo=1, routed)           0.263     7.125    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out1__2
    SLICE_X28Y176        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.181 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1/O
                         net (fo=5, routed)           0.591     7.772    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1_n_0
    SLICE_X27Y173        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    57.789    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.528 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    58.835    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    58.874 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.391    60.265    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y173        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[1]/C
                         clock pessimism             -0.501    59.764    
                         clock uncertainty           -0.122    59.642    
    SLICE_X27Y173        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    59.564    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[1]
  -------------------------------------------------------------------
                         required time                         59.563    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                 51.792    

Slack (MET) :             51.792ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.087ns (31.265%)  route 2.390ns (68.735%))
  Logic Levels:           6  (CARRY8=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 60.265 - 55.565 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.234ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.220ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.557     4.295    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y177        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.409 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.323     4.732    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X28Y178        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     4.925 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.343     5.268    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X27Y179        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.464 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3/O
                         net (fo=5, routed)           0.526     5.990    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3_n_0
    SLICE_X27Y177        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.222 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     6.252    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry_n_0
    SLICE_X27Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     6.325 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry__0/CO[7]
                         net (fo=3, routed)           0.315     6.639    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3
    SLICE_X28Y176        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     6.862 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_4/O
                         net (fo=1, routed)           0.263     7.125    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out1__2
    SLICE_X28Y176        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.056     7.181 r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1/O
                         net (fo=5, routed)           0.591     7.772    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled[4]_i_1_n_0
    SLICE_X27Y173        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    57.789    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.528 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    58.835    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    58.874 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.391    60.265    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y173        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[3]/C
                         clock pessimism             -0.501    59.764    
                         clock uncertainty           -0.122    59.642    
    SLICE_X27Y173        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.078    59.564    cable_delay_tester_i/rhd_spi_master_0/inst/index_sampled_reg[3]
  -------------------------------------------------------------------
                         required time                         59.563    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                 51.792    

Slack (MET) :             51.823ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.077ns (30.235%)  route 2.485ns (69.765%))
  Logic Levels:           6  (CARRY8=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 60.260 - 55.565 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.234ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.220ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.557     4.295    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y177        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.409 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.323     4.732    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X28Y178        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     4.925 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.343     5.268    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X27Y179        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.464 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3/O
                         net (fo=5, routed)           0.526     5.990    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3_n_0
    SLICE_X27Y177        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.222 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     6.252    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry_n_0
    SLICE_X27Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     6.325 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry__0/CO[7]
                         net (fo=3, routed)           0.364     6.689    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3
    SLICE_X28Y176        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     6.771 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_2/O
                         net (fo=16, routed)          0.836     7.607    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_2_n_0
    SLICE_X26Y171        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187     7.794 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[3]_i_1/O
                         net (fo=1, routed)           0.063     7.857    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[3]_i_1_n_0
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    57.789    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.528 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    58.835    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    58.874 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.386    60.260    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/C
                         clock pessimism             -0.501    59.759    
                         clock uncertainty           -0.122    59.637    
    SLICE_X26Y171        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    59.681    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         59.681    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                 51.823    

Slack (MET) :             51.907ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.117ns (32.042%)  route 2.369ns (67.958%))
  Logic Levels:           6  (CARRY8=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 60.268 - 55.565 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.234ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.220ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.557     4.295    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y177        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.409 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.323     4.732    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X28Y178        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     4.925 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.343     5.268    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X27Y179        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.464 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3/O
                         net (fo=5, routed)           0.526     5.990    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3_n_0
    SLICE_X27Y177        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.222 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     6.252    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry_n_0
    SLICE_X27Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     6.325 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry__0/CO[7]
                         net (fo=3, routed)           0.364     6.689    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3
    SLICE_X28Y176        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     6.771 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_2/O
                         net (fo=16, routed)          0.713     7.484    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_2_n_0
    SLICE_X27Y172        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.227     7.711 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[4]_i_1/O
                         net (fo=1, routed)           0.070     7.781    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[4]_i_1_n_0
    SLICE_X27Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    57.789    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.528 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    58.835    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    58.874 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.394    60.268    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[4]/C
                         clock pessimism             -0.501    59.767    
                         clock uncertainty           -0.122    59.644    
    SLICE_X27Y172        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    59.688    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         59.688    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                 51.907    

Slack (MET) :             51.924ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.113ns (32.084%)  route 2.356ns (67.916%))
  Logic Levels:           6  (CARRY8=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 60.268 - 55.565 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.234ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.220ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.557     4.295    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y177        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.409 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.323     4.732    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X28Y178        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     4.925 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.343     5.268    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X27Y179        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.464 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3/O
                         net (fo=5, routed)           0.526     5.990    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3_n_0
    SLICE_X27Y177        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.222 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     6.252    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry_n_0
    SLICE_X27Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     6.325 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry__0/CO[7]
                         net (fo=3, routed)           0.364     6.689    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3
    SLICE_X28Y176        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     6.771 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_2/O
                         net (fo=16, routed)          0.707     7.478    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_2_n_0
    SLICE_X27Y172        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.223     7.701 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[5]_i_1/O
                         net (fo=1, routed)           0.063     7.764    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[5]_i_1_n_0
    SLICE_X27Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    57.789    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.528 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    58.835    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    58.874 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.394    60.268    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[5]/C
                         clock pessimism             -0.501    59.767    
                         clock uncertainty           -0.122    59.644    
    SLICE_X27Y172        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    59.688    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         59.688    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 51.924    

Slack (MET) :             52.036ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.565ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@55.565ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 1.114ns (33.069%)  route 2.255ns (66.931%))
  Logic Levels:           6  (CARRY8=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 60.280 - 55.565 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.234ns, distribution 1.323ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.220ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.557     4.295    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y177        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.409 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg[1]/Q
                         net (fo=18, routed)          0.323     4.732    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X28Y178        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     4.925 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4/O
                         net (fo=5, routed)           0.343     5.268    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_4_n_0
    SLICE_X27Y179        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     5.464 r  cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3/O
                         net (fo=5, routed)           0.526     5.990    cable_delay_tester_i/rhd_spi_master_0/inst/clk_counter[8]_i_3_n_0
    SLICE_X27Y177        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     6.222 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     6.252    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry_n_0
    SLICE_X27Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.073     6.325 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3_carry__0/CO[7]
                         net (fo=3, routed)           0.364     6.689    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out3
    SLICE_X28Y176        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     6.771 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_2/O
                         net (fo=16, routed)          0.574     7.345    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_2_n_0
    SLICE_X29Y172        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     7.569 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[12]_i_1/O
                         net (fo=1, routed)           0.095     7.664    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[12]_i_1_n_0
    SLICE_X29Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     55.565    55.565 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    55.565 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    57.789    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    58.528 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    58.835    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    58.874 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.406    60.280    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[12]/C
                         clock pessimism             -0.501    59.779    
                         clock uncertainty           -0.122    59.657    
    SLICE_X29Y172        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    59.700    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         59.700    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                 52.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/reset_rhd/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.159ns (56.772%)  route 0.121ns (43.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Net Delay (Source):      1.396ns (routing 0.220ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.234ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.270    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.396     4.705    cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X27Y186        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y186        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     4.817 r  cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.110     4.927    cable_delay_tester_i/reset_rhd/U0/SEQ/seq_cnt[3]
    SLICE_X26Y186        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.047     4.974 r  cable_delay_tester_i/reset_rhd/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.011     4.985    cable_delay_tester_i/reset_rhd/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X26Y186        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.560     4.298    cable_delay_tester_i/reset_rhd/U0/SEQ/slowest_sync_clk
    SLICE_X26Y186        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.496     4.794    
    SLICE_X26Y186        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.897    cable_delay_tester_i/reset_rhd/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.897    
                         arrival time                           4.985    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.106ns (75.644%)  route 0.034ns (24.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      0.848ns (routing 0.126ns, distribution 0.722ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.133ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.848     2.958    cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X27Y186        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y186        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.042 r  cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.027     3.069    cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X27Y186        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     3.091 r  cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.007     3.098    cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X27Y186        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.928     2.545    cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X27Y186        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.418     2.964    
    SLICE_X27Y186        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.045     3.009    cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.106ns (74.320%)  route 0.037ns (25.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      0.848ns (routing 0.126ns, distribution 0.722ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.133ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.848     2.958    cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X27Y186        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y186        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     3.042 r  cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.030     3.071    cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/Q[3]
    SLICE_X27Y186        LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.022     3.093 r  cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.007     3.100    cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X27Y186        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.928     2.545    cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X27Y186        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.418     2.964    
    SLICE_X27Y186        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.045     3.009    cable_delay_tester_i/reset_rhd/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhd/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/reset_rhd/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.084ns (56.757%)  route 0.064ns (43.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      0.840ns (routing 0.126ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.133ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.840     2.950    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y234        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.034 r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.064     3.098    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/p_2_in3_in
    SLICE_X26Y234        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.920     2.537    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y234        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism              0.418     2.956    
    SLICE_X26Y234        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.045     3.001    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.106ns (71.626%)  route 0.042ns (28.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      0.838ns (routing 0.126ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.133ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.838     2.948    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y172        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.032 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[13]/Q
                         net (fo=3, routed)           0.025     3.057    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[13]
    SLICE_X30Y172        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.022     3.079 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[13]_i_1/O
                         net (fo=1, routed)           0.017     3.096    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[13]_i_1_n_0
    SLICE_X30Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.909     2.526    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[13]/C
                         clock pessimism              0.426     2.953    
    SLICE_X30Y172        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.044     2.997    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.105ns (70.950%)  route 0.043ns (29.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      0.833ns (routing 0.126ns, distribution 0.707ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.133ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.833     2.943    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.027 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]/Q
                         net (fo=3, routed)           0.025     3.052    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[8]
    SLICE_X30Y174        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.021     3.073 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[8]_i_1/O
                         net (fo=1, routed)           0.018     3.091    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[8]_i_1_n_0
    SLICE_X30Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.905     2.522    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]/C
                         clock pessimism              0.426     2.948    
    SLICE_X30Y174        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     2.992    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.105ns (70.404%)  route 0.044ns (29.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      0.826ns (routing 0.126ns, distribution 0.700ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.133ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.826     2.936    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.020 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/Q
                         net (fo=3, routed)           0.025     3.045    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[2]
    SLICE_X26Y171        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.021     3.066 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[2]_i_1/O
                         net (fo=1, routed)           0.019     3.085    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[2]_i_1_n_0
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.899     2.516    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/C
                         clock pessimism              0.426     2.942    
    SLICE_X26Y171        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.044     2.986    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhd/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/reset_rhd/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.105ns (70.879%)  route 0.043ns (29.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Net Delay (Source):      0.838ns (routing 0.126ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.916ns (routing 0.133ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.838     2.948    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y234        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y234        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.032 r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.025     3.057    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr
    SLICE_X26Y234        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.021     3.078 r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.018     3.096    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X26Y234        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.916     2.533    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y234        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.419     2.953    
    SLICE_X26Y234        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     2.997    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.082ns (53.947%)  route 0.070ns (46.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      0.846ns (routing 0.126ns, distribution 0.720ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.133ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.846     2.956    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/slowest_sync_clk
    SLICE_X28Y234        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y234        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.038 r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.070     3.108    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/p_2_in
    SLICE_X28Y234        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.927     2.544    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/slowest_sync_clk
    SLICE_X28Y234        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.418     2.963    
    SLICE_X28Y234        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     3.008    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             clk_18M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.105ns (70.170%)  route 0.045ns (29.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      0.829ns (routing 0.126ns, distribution 0.703ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.133ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.829     2.939    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y170        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y170        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.023 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/Q
                         net (fo=3, routed)           0.027     3.050    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[2]
    SLICE_X27Y170        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.021     3.071 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[2]_i_1/O
                         net (fo=1, routed)           0.018     3.089    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[2]_i_1_n_0
    SLICE_X27Y170        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.901     2.518    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y170        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/C
                         clock pessimism              0.426     2.944    
    SLICE_X27Y170        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     2.988    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_18M_cable_delay_tester_clk_wiz_0_0
Waveform(ns):       { 0.000 27.782 }
Period(ns):         55.565
Sources:            { cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK          n/a            1.524         55.565      54.041     SLICE_X28Y233  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         55.565      54.186     BUFGCE_X0Y76   cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         55.565      54.494     MMCM_X0Y3      cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X25Y182  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X26Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X26Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         55.565      55.015     SLICE_X26Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         27.782      27.020     SLICE_X28Y233  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         27.782      27.020     SLICE_X28Y233  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X25Y182  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X25Y182  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         27.782      27.020     SLICE_X28Y233  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         27.782      27.020     SLICE_X28Y233  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X25Y182  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X25Y182  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         27.782      27.507     SLICE_X28Y234  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0
  To Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.646ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.941ns (40.100%)  route 2.899ns (59.900%))
  Logic Levels:           10  (CARRY8=4 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 29.840 - 25.632 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.001ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.998     3.744    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y204        FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y204        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.862 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.237     4.099    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X28Y204        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.285 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.137     4.422    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X27Y204        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.646 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.335     4.981    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X28Y207        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.207 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7/O
                         net (fo=1, routed)           0.021     5.228    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7_n_0
    SLICE_X28Y207        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.403 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     5.433    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X28Y208        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     5.512 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.711     6.223    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X27Y210        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.484 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.514    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1_n_0
    SLICE_X27Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     6.607 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.510     7.117    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[27]
    SLICE_X28Y211        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     7.255 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6/O
                         net (fo=4, routed)           0.326     7.581    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6_n_0
    SLICE_X27Y213        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     7.802 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[15]_i_2/O
                         net (fo=8, routed)           0.467     8.269    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[15]_i_2_n_0
    SLICE_X28Y221        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.220     8.489 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[15]_i_1/O
                         net (fo=1, routed)           0.095     8.584    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[15]_i_1_n_0
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    27.856    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.595 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    28.908    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    28.947 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.893    29.840    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[15]/C
                         clock pessimism             -0.558    29.282    
                         clock uncertainty           -0.095    29.187    
    SLICE_X28Y221        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    29.230    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 20.646    

Slack (MET) :             20.748ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.855ns (39.148%)  route 2.883ns (60.852%))
  Logic Levels:           10  (CARRY8=4 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 29.840 - 25.632 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.001ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.998     3.744    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y204        FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y204        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.862 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.237     4.099    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X28Y204        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.285 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.137     4.422    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X27Y204        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.646 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.335     4.981    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X28Y207        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.207 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7/O
                         net (fo=1, routed)           0.021     5.228    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7_n_0
    SLICE_X28Y207        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.403 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     5.433    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X28Y208        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     5.512 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.711     6.223    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X27Y210        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.484 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.514    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1_n_0
    SLICE_X27Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     6.607 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.510     7.117    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[27]
    SLICE_X28Y211        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     7.255 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6/O
                         net (fo=4, routed)           0.326     7.581    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6_n_0
    SLICE_X27Y213        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     7.802 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[15]_i_2/O
                         net (fo=8, routed)           0.450     8.252    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[15]_i_2_n_0
    SLICE_X28Y221        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     8.386 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[14]_i_1/O
                         net (fo=1, routed)           0.096     8.482    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[14]_i_1_n_0
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    27.856    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.595 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    28.908    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    28.947 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.893    29.840    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[14]/C
                         clock pessimism             -0.558    29.282    
                         clock uncertainty           -0.095    29.187    
    SLICE_X28Y221        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    29.230    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                 20.748    

Slack (MET) :             20.774ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 2.086ns (44.263%)  route 2.627ns (55.737%))
  Logic Levels:           11  (CARRY8=4 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 29.840 - 25.632 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.001ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.998     3.744    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y204        FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y204        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.862 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.237     4.099    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X28Y204        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.285 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.137     4.422    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X27Y204        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.646 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.335     4.981    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X28Y207        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.207 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7/O
                         net (fo=1, routed)           0.021     5.228    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7_n_0
    SLICE_X28Y207        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.403 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     5.433    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X28Y208        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     5.512 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.557     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X27Y209        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.330 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.062     6.392    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0_n_0
    SLICE_X27Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     6.506 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.226     6.732    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[20]
    SLICE_X27Y211        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.226     6.958 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_9/O
                         net (fo=1, routed)           0.198     7.156    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_9_n_0
    SLICE_X27Y207        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     7.307 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7/O
                         net (fo=4, routed)           0.275     7.582    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7_n_0
    SLICE_X27Y213        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.138     7.720 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[23]_i_2/O
                         net (fo=8, routed)           0.468     8.188    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[23]_i_2_n_0
    SLICE_X28Y221        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.188     8.376 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[22]_i_1/O
                         net (fo=1, routed)           0.081     8.457    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[22]_i_1_n_0
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    27.856    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.595 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    28.908    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    28.947 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.893    29.840    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[22]/C
                         clock pessimism             -0.558    29.282    
                         clock uncertainty           -0.095    29.187    
    SLICE_X28Y221        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    29.230    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[22]
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                 20.774    

Slack (MET) :             20.792ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.905ns (40.582%)  route 2.789ns (59.418%))
  Logic Levels:           10  (CARRY8=4 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 29.840 - 25.632 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.001ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.998     3.744    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y204        FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y204        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.862 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.237     4.099    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X28Y204        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.285 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.137     4.422    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X27Y204        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.646 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.335     4.981    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X28Y207        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.207 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7/O
                         net (fo=1, routed)           0.021     5.228    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7_n_0
    SLICE_X28Y207        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.403 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     5.433    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X28Y208        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     5.512 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.711     6.223    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X27Y210        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.484 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.514    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1_n_0
    SLICE_X27Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     6.607 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.510     7.117    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[27]
    SLICE_X28Y211        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     7.255 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6/O
                         net (fo=4, routed)           0.326     7.581    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6_n_0
    SLICE_X27Y213        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.219     7.800 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_2/O
                         net (fo=8, routed)           0.357     8.157    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_2_n_0
    SLICE_X28Y221        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.186     8.343 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[6]_i_1/O
                         net (fo=1, routed)           0.095     8.438    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[6]_i_1_n_0
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    27.856    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.595 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    28.908    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    28.947 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.893    29.840    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/C
                         clock pessimism             -0.558    29.282    
                         clock uncertainty           -0.095    29.187    
    SLICE_X28Y221        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    29.230    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                 20.792    

Slack (MET) :             20.811ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.906ns (40.759%)  route 2.770ns (59.241%))
  Logic Levels:           10  (CARRY8=4 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 29.840 - 25.632 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.001ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.998     3.744    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y204        FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y204        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.862 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.237     4.099    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X28Y204        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.285 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.137     4.422    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X27Y204        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.646 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.335     4.981    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X28Y207        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.207 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7/O
                         net (fo=1, routed)           0.021     5.228    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7_n_0
    SLICE_X28Y207        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.403 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     5.433    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X28Y208        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     5.512 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.711     6.223    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X27Y210        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.484 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.514    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1_n_0
    SLICE_X27Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     6.607 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.510     7.117    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[27]
    SLICE_X28Y211        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     7.255 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6/O
                         net (fo=4, routed)           0.326     7.581    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6_n_0
    SLICE_X27Y213        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.219     7.800 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_2/O
                         net (fo=8, routed)           0.358     8.158    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_2_n_0
    SLICE_X28Y221        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.187     8.345 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_1/O
                         net (fo=1, routed)           0.075     8.420    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[7]_i_1_n_0
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    27.856    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.595 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    28.908    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    28.947 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.893    29.840    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[7]/C
                         clock pessimism             -0.558    29.282    
                         clock uncertainty           -0.095    29.187    
    SLICE_X28Y221        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    29.231    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         29.231    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 20.811    

Slack (MET) :             20.842ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 2.036ns (43.825%)  route 2.610ns (56.175%))
  Logic Levels:           11  (CARRY8=4 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 29.840 - 25.632 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.001ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.998     3.744    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y204        FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y204        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.862 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.237     4.099    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X28Y204        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.285 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.137     4.422    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X27Y204        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.646 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.335     4.981    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X28Y207        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.207 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7/O
                         net (fo=1, routed)           0.021     5.228    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7_n_0
    SLICE_X28Y207        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.403 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     5.433    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X28Y208        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     5.512 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.557     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X27Y209        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.330 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.062     6.392    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0_n_0
    SLICE_X27Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     6.506 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.226     6.732    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[20]
    SLICE_X27Y211        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.226     6.958 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_9/O
                         net (fo=1, routed)           0.198     7.156    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_9_n_0
    SLICE_X27Y207        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     7.307 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7/O
                         net (fo=4, routed)           0.275     7.582    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7_n_0
    SLICE_X27Y213        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.138     7.720 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[23]_i_2/O
                         net (fo=8, routed)           0.459     8.179    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[23]_i_2_n_0
    SLICE_X28Y221        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.138     8.317 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[23]_i_1/O
                         net (fo=1, routed)           0.073     8.390    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[23]_i_1_n_0
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    27.856    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.595 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    28.908    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    28.947 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.893    29.840    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[23]/C
                         clock pessimism             -0.558    29.282    
                         clock uncertainty           -0.095    29.187    
    SLICE_X28Y221        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    29.231    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         29.231    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                 20.842    

Slack (MET) :             20.852ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 2.056ns (44.349%)  route 2.580ns (55.651%))
  Logic Levels:           11  (CARRY8=4 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 29.840 - 25.632 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.001ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.998     3.744    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y204        FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y204        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.862 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.237     4.099    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X28Y204        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.285 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.137     4.422    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X27Y204        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.646 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.335     4.981    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X28Y207        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.207 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7/O
                         net (fo=1, routed)           0.021     5.228    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7_n_0
    SLICE_X28Y207        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.403 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     5.433    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X28Y208        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     5.512 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.557     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X27Y209        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.330 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.062     6.392    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0_n_0
    SLICE_X27Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     6.506 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.226     6.732    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[20]
    SLICE_X27Y211        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.226     6.958 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_9/O
                         net (fo=1, routed)           0.198     7.156    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_9_n_0
    SLICE_X27Y207        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     7.307 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7/O
                         net (fo=4, routed)           0.275     7.582    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7_n_0
    SLICE_X27Y213        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.142     7.724 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4/O
                         net (fo=8, routed)           0.422     8.146    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4_n_0
    SLICE_X28Y221        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.154     8.300 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[30]_i_1/O
                         net (fo=1, routed)           0.080     8.380    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[30]_i_1_n_0
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    27.856    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.595 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    28.908    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    28.947 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.893    29.840    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/C
                         clock pessimism             -0.558    29.282    
                         clock uncertainty           -0.095    29.187    
    SLICE_X28Y221        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    29.231    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         29.231    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                 20.852    

Slack (MET) :             20.856ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 2.054ns (44.353%)  route 2.577ns (55.647%))
  Logic Levels:           11  (CARRY8=4 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 29.840 - 25.632 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.001ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.998     3.744    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y204        FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y204        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.862 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.237     4.099    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X28Y204        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.285 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.137     4.422    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X27Y204        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.646 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.335     4.981    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X28Y207        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.207 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7/O
                         net (fo=1, routed)           0.021     5.228    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7_n_0
    SLICE_X28Y207        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.403 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     5.433    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X28Y208        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     5.512 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.557     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X27Y209        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.330 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.062     6.392    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0_n_0
    SLICE_X27Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     6.506 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.226     6.732    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[20]
    SLICE_X27Y211        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.226     6.958 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_9/O
                         net (fo=1, routed)           0.198     7.156    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_9_n_0
    SLICE_X27Y207        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     7.307 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7/O
                         net (fo=4, routed)           0.275     7.582    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7_n_0
    SLICE_X27Y213        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.142     7.724 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4/O
                         net (fo=8, routed)           0.419     8.143    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_4_n_0
    SLICE_X28Y221        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     8.295 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_1/O
                         net (fo=1, routed)           0.080     8.375    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_1_n_0
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    27.856    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.595 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    28.908    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    28.947 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.893    29.840    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/C
                         clock pessimism             -0.558    29.282    
                         clock uncertainty           -0.095    29.187    
    SLICE_X28Y221        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    29.230    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 20.856    

Slack (MET) :             20.871ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 2.118ns (45.957%)  route 2.491ns (54.043%))
  Logic Levels:           11  (CARRY8=4 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 29.833 - 25.632 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.001ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.998     3.744    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y204        FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y204        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.862 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.237     4.099    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X28Y204        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.285 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.137     4.422    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X27Y204        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.646 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.335     4.981    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X28Y207        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.207 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7/O
                         net (fo=1, routed)           0.021     5.228    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7_n_0
    SLICE_X28Y207        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.403 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     5.433    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X28Y208        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     5.512 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.557     6.069    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X27Y209        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.330 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0/CO[7]
                         net (fo=1, routed)           0.062     6.392    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__0_n_0
    SLICE_X27Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     6.506 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.226     6.732    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[20]
    SLICE_X27Y211        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.226     6.958 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_9/O
                         net (fo=1, routed)           0.198     7.156    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_9_n_0
    SLICE_X27Y207        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     7.307 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7/O
                         net (fo=4, routed)           0.275     7.582    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_7_n_0
    SLICE_X27Y213        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.138     7.720 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[23]_i_2/O
                         net (fo=8, routed)           0.318     8.037    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[23]_i_2_n_0
    SLICE_X29Y216        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.220     8.257 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[17]_i_1/O
                         net (fo=1, routed)           0.095     8.352    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[17]_i_1_n_0
    SLICE_X29Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    27.856    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.595 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    28.908    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    28.947 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.886    29.833    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[17]/C
                         clock pessimism             -0.558    29.275    
                         clock uncertainty           -0.095    29.180    
    SLICE_X29Y216        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    29.223    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         29.223    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                 20.871    

Slack (MET) :             20.910ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.632ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@25.632ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.872ns (40.978%)  route 2.696ns (59.022%))
  Logic Levels:           10  (CARRY8=4 LUT2=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 29.832 - 25.632 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.001ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.998     3.744    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y204        FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y204        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.862 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.237     4.099    cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter_reg_n_0_[4]
    SLICE_X28Y204        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.285 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5/O
                         net (fo=4, routed)           0.137     4.422    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_i_5_n_0
    SLICE_X27Y204        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.646 r  cable_delay_tester_i/rhs_spi_master_0/inst/clk_counter[6]_i_2/O
                         net (fo=11, routed)          0.335     4.981    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_1_n_0
    SLICE_X28Y207        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.207 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7/O
                         net (fo=1, routed)           0.021     5.228    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_i_7_n_0
    SLICE_X28Y207        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.403 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry/CO[7]
                         net (fo=1, routed)           0.030     5.433    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry_n_0
    SLICE_X28Y208        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     5.512 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0/CO[2]
                         net (fo=44, routed)          0.711     6.223    cable_delay_tester_i/rhs_spi_master_0/inst/data_out3_carry__0_n_5
    SLICE_X27Y210        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.484 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.514    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__1_n_0
    SLICE_X27Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     6.607 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.510     7.117    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1[27]
    SLICE_X28Y211        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     7.255 f  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6/O
                         net (fo=4, routed)           0.326     7.581    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_6_n_0
    SLICE_X27Y213        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.221     7.802 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[15]_i_2/O
                         net (fo=8, routed)           0.263     8.065    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[15]_i_2_n_0
    SLICE_X29Y215        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     8.216 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[10]_i_1/O
                         net (fo=1, routed)           0.096     8.312    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[10]_i_1_n_0
    SLICE_X29Y215        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                     25.632    25.632 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000    25.632 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224    27.856    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739    28.595 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313    28.908    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    28.947 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.885    29.832    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y215        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[10]/C
                         clock pessimism             -0.558    29.274    
                         clock uncertainty           -0.095    29.179    
    SLICE_X29Y215        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    29.222    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         29.222    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                 20.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhs/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/reset_rhs/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.161ns (65.182%)  route 0.086ns (34.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    4.215ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Net Delay (Source):      0.900ns (routing 0.001ns, distribution 0.899ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.001ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.900     4.215    cable_delay_tester_i/reset_rhs/U0/SEQ/slowest_sync_clk
    SLICE_X28Y233        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y233        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     4.329 r  cable_delay_tester_i/reset_rhs/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.075     4.404    cable_delay_tester_i/reset_rhs/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X27Y233        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.047     4.451 r  cable_delay_tester_i/reset_rhs/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.011     4.462    cable_delay_tester_i/reset_rhs/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X27Y233        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.999     3.745    cable_delay_tester_i/reset_rhs/U0/SEQ/slowest_sync_clk
    SLICE_X27Y233        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.558     4.303    
    SLICE_X27Y233        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     4.405    cable_delay_tester_i/reset_rhs/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.405    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.147ns (53.995%)  route 0.125ns (46.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Net Delay (Source):      0.898ns (routing 0.001ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.001ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.898     4.213    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y188        FDSE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y188        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     4.326 r  cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[3]/Q
                         net (fo=5, routed)           0.093     4.419    cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg_n_0_[3]
    SLICE_X27Y188        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.034     4.453 r  cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter[4]_i_1/O
                         net (fo=1, routed)           0.032     4.485    cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter[4]
    SLICE_X27Y188        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         1.009     3.755    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y188        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[4]/C
                         clock pessimism              0.558     4.313    
    SLICE_X27Y188        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     4.414    cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.414    
                         arrival time                           4.485    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.168ns (58.002%)  route 0.122ns (41.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Net Delay (Source):      0.896ns (routing 0.001ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.001ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.896     4.211    cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X27Y232        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     4.324 r  cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.105     4.429    cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/Q[2]
    SLICE_X28Y233        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.055     4.484 r  cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.017     4.501    cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X28Y233        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         1.010     3.756    cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X28Y233        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.558     4.314    
    SLICE_X28Y233        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     4.416    cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.416    
                         arrival time                           4.501    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhs/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/reset_rhs/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.106ns (77.941%)  route 0.030ns (22.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Net Delay (Source):      0.538ns (routing 0.001ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.001ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.538     2.652    cable_delay_tester_i/reset_rhs/U0/SEQ/slowest_sync_clk
    SLICE_X27Y233        FDSE                                         r  cable_delay_tester_i/reset_rhs/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y233        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.736 r  cable_delay_tester_i/reset_rhs/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.023     2.759    cable_delay_tester_i/reset_rhs/U0/SEQ/MB_out
    SLICE_X27Y233        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.022     2.781 r  cable_delay_tester_i/reset_rhs/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.007     2.788    cable_delay_tester_i/reset_rhs/U0/SEQ/from_sys_i_1_n_0
    SLICE_X27Y233        FDSE                                         r  cable_delay_tester_i/reset_rhs/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.586     2.207    cable_delay_tester_i/reset_rhs/U0/SEQ/slowest_sync_clk
    SLICE_X27Y233        FDSE                                         r  cable_delay_tester_i/reset_rhs/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.450     2.658    
    SLICE_X27Y233        FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.045     2.703    cable_delay_tester_i/reset_rhs/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.106ns (74.845%)  route 0.036ns (25.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Net Delay (Source):      0.538ns (routing 0.001ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.001ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.538     2.652    cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X27Y232        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y232        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.736 r  cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.029     2.764    cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X27Y232        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     2.786 r  cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.007     2.793    cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X27Y232        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.586     2.207    cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X27Y232        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.450     2.658    
    SLICE_X27Y232        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.045     2.703    cable_delay_tester_i/reset_rhs/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.107ns (75.546%)  route 0.035ns (24.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Net Delay (Source):      0.538ns (routing 0.001ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.001ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.538     2.652    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y188        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y188        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     2.736 r  cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[6]/Q
                         net (fo=4, routed)           0.027     2.762    cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg_n_0_[6]
    SLICE_X27Y188        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.023     2.785 r  cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter[7]_i_2/O
                         net (fo=1, routed)           0.008     2.793    cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter[7]
    SLICE_X27Y188        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.585     2.206    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y188        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[7]/C
                         clock pessimism              0.450     2.657    
    SLICE_X27Y188        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     2.702    cable_delay_tester_i/rhs_spi_master_0/inst/padding_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.106ns (70.954%)  route 0.043ns (29.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Net Delay (Source):      0.535ns (routing 0.001ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.535     2.649    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y189        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.733 f  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.036     2.769    cable_delay_tester_i/rhs_spi_master_0/inst/state__0[1]
    SLICE_X27Y189        LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.022     2.791 r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.007     2.798    cable_delay_tester_i/rhs_spi_master_0/inst/state__1[0]
    SLICE_X27Y189        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.583     2.204    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y189        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.451     2.655    
    SLICE_X27Y189        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.045     2.700    cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.106ns (70.954%)  route 0.043ns (29.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Net Delay (Source):      0.535ns (routing 0.001ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.535     2.649    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y189        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.733 r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.036     2.769    cable_delay_tester_i/rhs_spi_master_0/inst/state__0[1]
    SLICE_X27Y189        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     2.791 r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.007     2.798    cable_delay_tester_i/rhs_spi_master_0/inst/state__1[2]
    SLICE_X27Y189        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.583     2.204    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y189        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.451     2.655    
    SLICE_X27Y189        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.045     2.700    cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.084ns (56.003%)  route 0.066ns (43.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Net Delay (Source):      0.538ns (routing 0.001ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.001ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.538     2.652    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/slowest_sync_clk
    SLICE_X27Y234        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.736 r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.066     2.802    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/p_2_in
    SLICE_X27Y234        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.587     2.208    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/slowest_sync_clk
    SLICE_X27Y234        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.449     2.658    
    SLICE_X27Y234        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.045     2.703    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             clk_39M_cable_delay_tester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.105ns (70.404%)  route 0.044ns (29.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Net Delay (Source):      0.525ns (routing 0.001ns, distribution 0.524ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.001ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.525     2.639    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y216        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.723 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[24]/Q
                         net (fo=3, routed)           0.025     2.748    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[24]
    SLICE_X27Y216        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.021     2.769 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[24]_i_1/O
                         net (fo=1, routed)           0.019     2.788    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[24]_i_1_n_0
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.573     2.194    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[24]/C
                         clock pessimism              0.451     2.645    
    SLICE_X27Y216        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.044     2.689    cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_39M_cable_delay_tester_clk_wiz_0_0
Waveform(ns):       { 0.000 12.816 }
Period(ns):         25.632
Sources:            { cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK          n/a            1.524         25.632      24.108     SLICE_X28Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I            n/a            1.379         25.632      24.253     BUFGCE_X0Y89   cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         25.632      24.561     MMCM_X0Y3      cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         25.632      25.082     SLICE_X27Y231  cable_delay_tester_i/reset_rhs/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            0.550         25.632      25.082     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         25.632      25.082     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         25.632      25.082     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         25.632      25.082     SLICE_X27Y235  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         25.632      25.082     SLICE_X27Y235  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         25.632      25.082     SLICE_X27Y235  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         12.816      12.054     SLICE_X28Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         12.816      12.054     SLICE_X28Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y231  cable_delay_tester_i/reset_rhs/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y231  cable_delay_tester_i/reset_rhs/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         12.816      12.054     SLICE_X28Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         12.816      12.054     SLICE_X28Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y231  cable_delay_tester_i/reset_rhs/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y231  cable_delay_tester_i/reset_rhs/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         12.816      12.541     SLICE_X27Y234  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.753ns (22.570%)  route 2.583ns (77.430%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.685ns (routing 1.297ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.350ns (routing 1.182ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.685     2.952    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y186        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.067 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=115, routed)         1.485     4.552    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X33Y167        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     4.776 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.098     4.874    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X33Y167        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     5.009 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.352     5.361    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y168        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     5.444 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.102     5.546    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X30Y168        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     5.604 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.266     5.870    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y167        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.138     6.008 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.281     6.289    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X28Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.350    12.566    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
                         clock pessimism              0.166    12.732    
                         clock uncertainty           -0.130    12.602    
    SLICE_X28Y166        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.079    12.523    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.753ns (22.577%)  route 2.582ns (77.423%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.685ns (routing 1.297ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.350ns (routing 1.182ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.685     2.952    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y186        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.067 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=115, routed)         1.485     4.552    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X33Y167        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     4.776 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.098     4.874    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X33Y167        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     5.009 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.352     5.361    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y168        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     5.444 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.102     5.546    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X30Y168        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     5.604 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.266     5.870    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y167        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.138     6.008 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.280     6.288    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X28Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.350    12.566    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C
                         clock pessimism              0.166    12.732    
                         clock uncertainty           -0.130    12.602    
    SLICE_X28Y166        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.080    12.522    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.753ns (22.577%)  route 2.582ns (77.423%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.685ns (routing 1.297ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.350ns (routing 1.182ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.685     2.952    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y186        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.067 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=115, routed)         1.485     4.552    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X33Y167        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     4.776 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.098     4.874    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X33Y167        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     5.009 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.352     5.361    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y168        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     5.444 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.102     5.546    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X30Y168        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     5.604 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.266     5.870    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y167        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.138     6.008 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.280     6.288    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X28Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.350    12.566    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism              0.166    12.732    
                         clock uncertainty           -0.130    12.602    
    SLICE_X28Y166        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080    12.522    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.753ns (22.630%)  route 2.574ns (77.370%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 12.582 - 10.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.685ns (routing 1.297ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.366ns (routing 1.182ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.685     2.952    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y186        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.067 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=115, routed)         1.485     4.552    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X33Y167        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     4.776 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.098     4.874    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X33Y167        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     5.009 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.352     5.361    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y168        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     5.444 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.102     5.546    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X30Y168        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     5.604 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.266     5.870    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y167        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.138     6.008 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.272     6.280    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X29Y167        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.366    12.582    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X29Y167        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism              0.166    12.748    
                         clock uncertainty           -0.130    12.618    
    SLICE_X29Y167        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.081    12.537    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.753ns (22.630%)  route 2.574ns (77.370%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 12.582 - 10.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.685ns (routing 1.297ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.366ns (routing 1.182ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.685     2.952    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y186        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.067 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=115, routed)         1.485     4.552    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X33Y167        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     4.776 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.098     4.874    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X33Y167        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     5.009 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.352     5.361    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y168        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     5.444 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.102     5.546    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X30Y168        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     5.604 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.266     5.870    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y167        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.138     6.008 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.272     6.280    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X29Y167        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.366    12.582    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X29Y167        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism              0.166    12.748    
                         clock uncertainty           -0.130    12.618    
    SLICE_X29Y167        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    12.537    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.753ns (22.630%)  route 2.574ns (77.370%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 12.582 - 10.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.685ns (routing 1.297ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.366ns (routing 1.182ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.685     2.952    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y186        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.067 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=115, routed)         1.485     4.552    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X33Y167        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     4.776 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.098     4.874    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X33Y167        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     5.009 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.352     5.361    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y168        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     5.444 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.102     5.546    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X30Y168        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     5.604 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.266     5.870    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y167        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.138     6.008 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.272     6.280    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X29Y167        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.366    12.582    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X29Y167        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism              0.166    12.748    
                         clock uncertainty           -0.130    12.618    
    SLICE_X29Y167        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    12.537    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.577ns (16.692%)  route 2.880ns (83.308%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 12.587 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.679ns (routing 1.297ns, distribution 1.382ns)
  Clock Net Delay (Destination): 2.371ns (routing 1.182ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.679     2.946    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X31Y187        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y187        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.059 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=199, routed)         2.151     5.210    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X31Y163        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     5.348 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[1]_i_8/O
                         net (fo=1, routed)           0.107     5.455    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[1]_i_8_n_0
    SLICE_X31Y164        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     5.641 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[1]_i_4/O
                         net (fo=1, routed)           0.187     5.828    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[1]_i_4_n_0
    SLICE_X31Y165        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080     5.908 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[1]_i_2/O
                         net (fo=1, routed)           0.355     6.263    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[1]_i_2_n_0
    SLICE_X32Y171        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     6.323 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[1]_i_1/O
                         net (fo=1, routed)           0.080     6.403    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[1]_i_1_n_0
    SLICE_X32Y171        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.371    12.587    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X32Y171        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/C
                         clock pessimism              0.166    12.753    
                         clock uncertainty           -0.130    12.623    
    SLICE_X32Y171        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.667    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.753ns (22.795%)  route 2.550ns (77.205%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.685ns (routing 1.297ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.350ns (routing 1.182ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.685     2.952    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y186        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.067 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=115, routed)         1.485     4.552    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X33Y167        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     4.776 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.098     4.874    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X33Y167        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     5.009 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.352     5.361    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y168        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     5.444 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.102     5.546    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X30Y168        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     5.604 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.266     5.870    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y167        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.138     6.008 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.248     6.256    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X28Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.350    12.566    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism              0.166    12.732    
                         clock uncertainty           -0.130    12.602    
    SLICE_X28Y166        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    12.521    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.753ns (22.795%)  route 2.550ns (77.205%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 12.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.685ns (routing 1.297ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.350ns (routing 1.182ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.685     2.952    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y186        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.067 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=115, routed)         1.485     4.552    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X33Y167        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     4.776 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.098     4.874    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X33Y167        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     5.009 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.352     5.361    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y168        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     5.444 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.102     5.546    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X30Y168        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     5.604 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.266     5.870    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y167        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.138     6.008 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.248     6.256    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X28Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.350    12.566    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism              0.166    12.732    
                         clock uncertainty           -0.130    12.602    
    SLICE_X28Y166        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    12.521    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.753ns (22.837%)  route 2.544ns (77.163%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 12.567 - 10.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.685ns (routing 1.297ns, distribution 1.388ns)
  Clock Net Delay (Destination): 2.351ns (routing 1.182ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.685     2.952    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y186        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.067 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=115, routed)         1.485     4.552    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X33Y167        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     4.776 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.098     4.874    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X33Y167        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     5.009 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=8, routed)           0.352     5.361    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X30Y168        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     5.444 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3/O
                         net (fo=1, routed)           0.102     5.546    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3_n_0
    SLICE_X30Y168        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     5.604 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=14, routed)          0.266     5.870    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X29Y167        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.138     6.008 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.242     6.250    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X28Y167        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.351    12.567    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y167        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.166    12.733    
                         clock uncertainty           -0.130    12.603    
    SLICE_X28Y167        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    12.522    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  6.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.196ns (46.664%)  route 0.224ns (53.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      2.365ns (routing 1.182ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.297ns, distribution 1.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.365     2.581    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_i
    SLICE_X33Y174        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y174        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     2.693 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]/Q
                         net (fo=22, routed)          0.179     2.872    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[3]
    SLICE_X32Y174        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.084     2.956 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]_i_1/O
                         net (fo=1, routed)           0.045     3.001    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]
    SLICE_X32Y174        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.846     3.113    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_i
    SLICE_X32Y174        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/C
                         clock pessimism             -0.217     2.896    
    SLICE_X32Y174        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     2.996    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.996    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.166ns (22.782%)  route 0.563ns (77.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      2.351ns (routing 1.182ns, distribution 1.169ns)
  Clock Net Delay (Destination): 3.085ns (routing 1.297ns, distribution 1.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.351     2.567    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y168        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y168        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     2.681 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=56, routed)          0.549     3.230    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/probeDelay1_reg[15]
    SLICE_X25Y182        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.052     3.282 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M_i_1/O
                         net (fo=1, routed)           0.014     3.296    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X25Y182        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        3.085     3.352    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X25Y182        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.166     3.186    
    SLICE_X25Y182        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     3.288    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[8][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.113ns (47.881%)  route 0.123ns (52.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Net Delay (Source):      2.401ns (routing 1.182ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.297ns, distribution 1.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.401     2.617    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y219        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[8][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y219        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     2.730 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[8][31]/Q
                         net (fo=1, routed)           0.123     2.853    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y44         RAMB36E2                                     r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.848     3.115    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y44         RAMB36E2                                     r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.224     2.890    
    RAMB36_X0Y44         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.048     2.842    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.842    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[8][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.112ns (47.660%)  route 0.123ns (52.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.110ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Net Delay (Source):      2.397ns (routing 1.182ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.297ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.397     2.613    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y215        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[8][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y215        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.725 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[8][55]/Q
                         net (fo=1, routed)           0.123     2.848    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y43         RAMB36E2                                     r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.843     3.110    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y43         RAMB36E2                                     r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.224     2.885    
    RAMB36_X0Y43         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.048     2.837    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.208ns (61.357%)  route 0.131ns (38.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      2.375ns (routing 1.182ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.718ns (routing 1.297ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.375     2.591    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X35Y179        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y179        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.703 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.086     2.789    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg_n_0_[12]
    SLICE_X35Y180        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.096     2.885 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[11]_i_1/O
                         net (fo=1, routed)           0.045     2.930    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[11]
    SLICE_X35Y180        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.718     2.985    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X35Y180        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[11]/C
                         clock pessimism             -0.166     2.819    
    SLICE_X35Y180        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     2.919    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.113ns (46.897%)  route 0.128ns (53.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      2.398ns (routing 1.182ns, distribution 1.216ns)
  Clock Net Delay (Destination): 2.696ns (routing 1.297ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.398     2.614    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X34Y208        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y208        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     2.727 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.128     2.855    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_do_o[12]
    SLICE_X35Y208        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.696     2.963    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X35Y208        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism             -0.221     2.742    
    SLICE_X35Y208        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     2.843    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.207ns (46.480%)  route 0.238ns (53.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      2.351ns (routing 1.182ns, distribution 1.169ns)
  Clock Net Delay (Destination): 2.847ns (routing 1.297ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.351     2.567    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y168        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y168        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     2.681 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=56, routed)          0.226     2.907    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/probeDelay1_reg[15]
    SLICE_X30Y170        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.093     3.000 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_15/O
                         net (fo=1, routed)           0.012     3.012    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[1]
    SLICE_X30Y170        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.847     3.114    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X30Y170        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism             -0.217     2.897    
    SLICE_X30Y170        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     2.999    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.195ns (54.131%)  route 0.165ns (45.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      2.357ns (routing 1.182ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.718ns (routing 1.297ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.357     2.573    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X37Y179        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y179        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.684 f  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]/Q
                         net (fo=22, routed)          0.117     2.801    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[3]
    SLICE_X35Y180        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.084     2.885 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[10]_i_1/O
                         net (fo=1, routed)           0.048     2.933    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[10]
    SLICE_X35Y180        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.718     2.985    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X35Y180        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism             -0.166     2.819    
    SLICE_X35Y180        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     2.919    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.114ns (47.769%)  route 0.125ns (52.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.110ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Net Delay (Source):      2.397ns (routing 1.182ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.297ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.397     2.613    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y215        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y215        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.727 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[8][57]/Q
                         net (fo=1, routed)           0.125     2.852    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y43         RAMB36E2                                     r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.843     3.110    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y43         RAMB36E2                                     r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.224     2.885    
    RAMB36_X0Y43         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.048     2.837    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.112ns (51.553%)  route 0.105ns (48.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      2.414ns (routing 1.182ns, distribution 1.232ns)
  Clock Net Delay (Destination): 2.683ns (routing 1.297ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.414     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/Q
                         net (fo=5, routed)           0.105     2.847    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[20]
    SLICE_X33Y190        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.683     2.950    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y190        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[16]/C
                         clock pessimism             -0.221     2.729    
    SLICE_X33Y190        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     2.832    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y62   cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y62   cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y32   cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y32   cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y33   cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y33   cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y34   cable_delay_tester_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X28Y169  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X28Y169  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X28Y169  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X28Y169  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X28Y169  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X28Y169  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X28Y169  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X28Y169  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.163ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.550ns (17.747%)  route 2.549ns (82.253%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -9.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    9.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.293ns (routing 1.111ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.293     9.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y158        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     9.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.293     9.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X45Y162        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.154    10.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.228    10.294    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X45Y167        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.223    10.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.429    10.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X47Y161        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057    11.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.599    12.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                 12.163    

Slack (MET) :             19.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.729ns  (logic 6.059ns (78.391%)  route 1.670ns (21.609%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 52.776 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.223ns (routing 0.613ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.735    31.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.118    31.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.605    32.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X38Y188        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.206    32.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.064    32.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X38Y188        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135    32.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.267    32.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065    51.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.223    52.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.776    
                         clock uncertainty           -0.235    52.541    
    SLICE_X38Y192        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.049    52.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.492    
                         arrival time                         -32.729    
  -------------------------------------------------------------------
                         slack                                 19.763    

Slack (MET) :             19.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.729ns  (logic 6.059ns (78.391%)  route 1.670ns (21.609%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 52.776 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.223ns (routing 0.613ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.735    31.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.118    31.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.605    32.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X38Y188        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.206    32.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.064    32.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X38Y188        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135    32.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.267    32.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065    51.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.223    52.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.776    
                         clock uncertainty           -0.235    52.541    
    SLICE_X38Y192        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.049    52.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.492    
                         arrival time                         -32.729    
  -------------------------------------------------------------------
                         slack                                 19.763    

Slack (MET) :             19.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.729ns  (logic 6.059ns (78.391%)  route 1.670ns (21.609%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 52.776 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.223ns (routing 0.613ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.735    31.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.118    31.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.605    32.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X38Y188        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.206    32.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.064    32.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X38Y188        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135    32.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.267    32.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065    51.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.223    52.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.776    
                         clock uncertainty           -0.235    52.541    
    SLICE_X38Y192        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.049    52.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.492    
                         arrival time                         -32.729    
  -------------------------------------------------------------------
                         slack                                 19.763    

Slack (MET) :             19.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.729ns  (logic 6.059ns (78.391%)  route 1.670ns (21.609%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 52.776 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.223ns (routing 0.613ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.735    31.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.118    31.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.605    32.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X38Y188        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.206    32.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.064    32.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X38Y188        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135    32.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.267    32.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065    51.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.223    52.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.776    
                         clock uncertainty           -0.235    52.541    
    SLICE_X38Y192        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.049    52.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.492    
                         arrival time                         -32.729    
  -------------------------------------------------------------------
                         slack                                 19.763    

Slack (MET) :             19.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.729ns  (logic 6.059ns (78.391%)  route 1.670ns (21.609%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 52.776 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.223ns (routing 0.613ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.735    31.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.118    31.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.605    32.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X38Y188        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.206    32.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.064    32.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X38Y188        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135    32.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.267    32.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065    51.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.223    52.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.776    
                         clock uncertainty           -0.235    52.541    
    SLICE_X38Y192        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.049    52.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.492    
                         arrival time                         -32.729    
  -------------------------------------------------------------------
                         slack                                 19.763    

Slack (MET) :             19.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.729ns  (logic 6.059ns (78.391%)  route 1.670ns (21.609%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 52.776 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.223ns (routing 0.613ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.735    31.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.118    31.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.605    32.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X38Y188        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.206    32.263 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.064    32.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X38Y188        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.135    32.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.267    32.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065    51.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.223    52.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.776    
                         clock uncertainty           -0.235    52.541    
    SLICE_X38Y192        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.049    52.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.492    
                         arrival time                         -32.729    
  -------------------------------------------------------------------
                         slack                                 19.763    

Slack (MET) :             19.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.677ns  (logic 5.941ns (77.388%)  route 1.736ns (22.612%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 52.767 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.214ns (routing 0.613ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.735    31.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.118    31.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.605    32.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X38Y188        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223    32.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.397    32.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X36Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065    51.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.214    52.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X36Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.767    
                         clock uncertainty           -0.235    52.532    
    SLICE_X36Y188        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.050    52.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.482    
                         arrival time                         -32.677    
  -------------------------------------------------------------------
                         slack                                 19.805    

Slack (MET) :             19.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.677ns  (logic 5.941ns (77.388%)  route 1.736ns (22.612%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 52.767 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.214ns (routing 0.613ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.735    31.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.118    31.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.605    32.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X38Y188        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223    32.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.397    32.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X36Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065    51.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.214    52.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X36Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.767    
                         clock uncertainty           -0.235    52.532    
    SLICE_X36Y188        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.050    52.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.482    
                         arrival time                         -32.677    
  -------------------------------------------------------------------
                         slack                                 19.805    

Slack (MET) :             19.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.609ns  (logic 5.941ns (78.076%)  route 1.668ns (21.924%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 52.775 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.222ns (routing 0.613ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.735    31.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X45Y162        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.118    31.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.605    32.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X38Y188        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223    32.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.329    32.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X39Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065    51.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.222    52.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X39Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.775    
                         clock uncertainty           -0.235    52.540    
    SLICE_X39Y188        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.049    52.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.491    
                         arrival time                         -32.609    
  -------------------------------------------------------------------
                         slack                                 19.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.083ns (53.222%)  route 0.073ns (46.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    5.153ns
  Clock Net Delay (Source):      1.215ns (routing 0.613ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.670ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.215     2.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y194        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=3, routed)           0.073     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/D
    SLICE_X31Y192        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.370     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X31Y192        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -5.153     2.825    
    SLICE_X31Y192        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.049     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.083ns (39.874%)  route 0.125ns (60.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.227ns (routing 0.613ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.670ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.227     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.125     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH2
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.370     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -5.128     2.850    
    SLICE_X31Y193        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.089     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.083ns (39.874%)  route 0.125ns (60.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.227ns (routing 0.613ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.670ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.227     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.125     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH2
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.370     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -5.128     2.850    
    SLICE_X31Y193        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.089     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.083ns (39.874%)  route 0.125ns (60.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.227ns (routing 0.613ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.670ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.227     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.125     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH2
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.370     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -5.128     2.850    
    SLICE_X31Y193        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.089     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.083ns (39.874%)  route 0.125ns (60.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.227ns (routing 0.613ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.670ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.227     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.125     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH2
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.370     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -5.128     2.850    
    SLICE_X31Y193        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR2)
                                                      0.089     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.083ns (39.874%)  route 0.125ns (60.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.227ns (routing 0.613ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.670ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.227     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.125     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH2
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.370     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -5.128     2.850    
    SLICE_X31Y193        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR2)
                                                      0.089     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.083ns (39.874%)  route 0.125ns (60.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.227ns (routing 0.613ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.670ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.227     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.125     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH2
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.370     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -5.128     2.850    
    SLICE_X31Y193        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR2)
                                                      0.089     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.083ns (39.874%)  route 0.125ns (60.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.227ns (routing 0.613ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.670ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.227     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.125     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH2
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.370     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -5.128     2.850    
    SLICE_X31Y193        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR2)
                                                      0.089     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.083ns (39.874%)  route 0.125ns (60.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.227ns (routing 0.613ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.670ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.227     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.125     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH2
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.370     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -5.128     2.850    
    SLICE_X31Y193        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR2)
                                                      0.089     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.083ns (39.874%)  route 0.125ns (60.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.227ns (routing 0.613ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.670ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.227     2.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y191        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=24, routed)          0.125     2.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH2
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.370     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism             -5.128     2.850    
    SLICE_X31Y193        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR2)
                                                      0.089     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X31Y193  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_18M_cable_delay_tester_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :           80  Failing Endpoints,  Worst Slack       -2.264ns,  Total Violation     -170.615ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.427ns  (logic 0.267ns (62.474%)  route 0.160ns (37.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 6392.656 - 6390.000 ) 
    Source Clock Delay      (SCD):    4.293ns = ( 6394.260 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.555ns (routing 0.234ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.182ns, distribution 1.258ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  6392.416    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.313 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.661    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.705 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.555  6394.260    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y172        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113  6394.373 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[7]/Q
                         net (fo=3, routed)           0.119  6394.492    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[23]
    SLICE_X28Y172        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154  6394.646 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_9/O
                         net (fo=1, routed)           0.041  6394.687    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[7]
    SLICE_X28Y172        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.440  6392.656    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X28Y172        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.110  6392.766    
                         clock uncertainty           -0.388  6392.378    
    SLICE_X28Y172        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045  6392.423    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                       6392.423    
                         arrival time                       -6394.688    
  -------------------------------------------------------------------
                         slack                                 -2.264    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.418ns  (logic 0.251ns (60.060%)  route 0.167ns (39.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 6392.648 - 6390.000 ) 
    Source Clock Delay      (SCD):    4.291ns = ( 6394.258 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.553ns (routing 0.234ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.182ns, distribution 1.250ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  6392.416    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.313 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.661    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.705 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.553  6394.258    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y174        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113  6394.371 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[14]/Q
                         net (fo=3, routed)           0.104  6394.475    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[30]
    SLICE_X27Y173        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.138  6394.613 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_2/O
                         net (fo=1, routed)           0.063  6394.676    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[14]
    SLICE_X27Y173        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.432  6392.648    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X27Y173        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.110  6392.758    
                         clock uncertainty           -0.388  6392.370    
    SLICE_X27Y173        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044  6392.414    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                       6392.414    
                         arrival time                       -6394.676    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.425ns  (logic 0.197ns (46.376%)  route 0.228ns (53.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 6392.647 - 6390.000 ) 
    Source Clock Delay      (SCD):    4.283ns = ( 6394.250 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.545ns (routing 0.234ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.431ns (routing 1.182ns, distribution 1.249ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  6392.416    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.313 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.661    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.705 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.545  6394.250    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y170        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y170        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114  6394.364 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/Q
                         net (fo=3, routed)           0.158  6394.521    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[2]
    SLICE_X27Y170        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083  6394.604 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_14/O
                         net (fo=1, routed)           0.070  6394.674    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[2]
    SLICE_X27Y170        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.431  6392.647    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X27Y170        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.110  6392.757    
                         clock uncertainty           -0.388  6392.369    
    SLICE_X27Y170        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044  6392.413    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                       6392.413    
                         arrival time                       -6394.675    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.259ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.418ns  (logic 0.276ns (65.969%)  route 0.142ns (34.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 6392.648 - 6390.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 6394.257 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.552ns (routing 0.234ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.182ns, distribution 1.250ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  6392.416    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.313 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.661    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.705 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.552  6394.257    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y172        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114  6394.371 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[5]/Q
                         net (fo=3, routed)           0.111  6394.482    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[21]
    SLICE_X27Y173        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.162  6394.644 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_11/O
                         net (fo=1, routed)           0.031  6394.675    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[5]
    SLICE_X27Y173        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.432  6392.648    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X27Y173        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.110  6392.758    
                         clock uncertainty           -0.388  6392.370    
    SLICE_X27Y173        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046  6392.416    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                       6392.416    
                         arrival time                       -6394.675    
  -------------------------------------------------------------------
                         slack                                 -2.259    

Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.351%)  route 0.171ns (40.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 6392.645 - 6390.000 ) 
    Source Clock Delay      (SCD):    4.281ns = ( 6394.248 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.543ns (routing 0.234ns, distribution 1.309ns)
  Clock Net Delay (Destination): 2.429ns (routing 1.182ns, distribution 1.247ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  6392.416    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.313 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.661    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.705 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.543  6394.248    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113  6394.361 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/Q
                         net (fo=3, routed)           0.104  6394.464    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[18]
    SLICE_X26Y171        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136  6394.601 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_14/O
                         net (fo=1, routed)           0.067  6394.667    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[2]
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.429  6392.646    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.110  6392.755    
                         clock uncertainty           -0.388  6392.367    
    SLICE_X26Y171        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044  6392.411    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                       6392.411    
                         arrival time                       -6394.667    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.334ns  (logic 0.113ns (33.794%)  route 0.221ns (66.206%))
  Logic Levels:           0  
  Clock Path Skew:        -1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 6392.562 - 6390.000 ) 
    Source Clock Delay      (SCD):    4.283ns = ( 6394.250 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.545ns (routing 0.234ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.182ns, distribution 1.164ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  6392.416    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.313 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.661    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.705 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.545  6394.250    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y170        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y170        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113  6394.363 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[6]/Q
                         net (fo=3, routed)           0.221  6394.584    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[6]
    SLICE_X27Y169        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.346  6392.562    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y169        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8_srlopt/C
                         clock pessimism              0.110  6392.672    
                         clock uncertainty           -0.388  6392.284    
    SLICE_X27Y169        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046  6392.330    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       6392.330    
                         arrival time                       -6394.584    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.247ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.417ns  (logic 0.113ns (27.074%)  route 0.304ns (72.926%))
  Logic Levels:           0  
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 6392.661 - 6390.000 ) 
    Source Clock Delay      (SCD):    4.290ns = ( 6394.257 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.552ns (routing 0.234ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.445ns (routing 1.182ns, distribution 1.263ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  6392.416    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.313 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.661    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.705 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.552  6394.257    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y174        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113  6394.370 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[8]/Q
                         net (fo=3, routed)           0.304  6394.674    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[24]
    SLICE_X31Y174        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.445  6392.661    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X31Y174        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8_srlopt/C
                         clock pessimism              0.110  6392.771    
                         clock uncertainty           -0.388  6392.383    
    SLICE_X31Y174        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044  6392.427    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       6392.427    
                         arrival time                       -6394.674    
  -------------------------------------------------------------------
                         slack                                 -2.247    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.400ns  (logic 0.113ns (28.223%)  route 0.287ns (71.777%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 6392.646 - 6390.000 ) 
    Source Clock Delay      (SCD):    4.291ns = ( 6394.258 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.553ns (routing 0.234ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.430ns (routing 1.182ns, distribution 1.248ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  6392.416    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.313 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.661    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.705 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.553  6394.258    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y174        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113  6394.371 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[14]/Q
                         net (fo=3, routed)           0.287  6394.659    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[30]
    SLICE_X27Y174        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.430  6392.646    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y174        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8_srlopt/C
                         clock pessimism              0.110  6392.756    
                         clock uncertainty           -0.388  6392.368    
    SLICE_X27Y174        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044  6392.412    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       6392.412    
                         arrival time                       -6394.658    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.241ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.406ns  (logic 0.114ns (28.056%)  route 0.292ns (71.944%))
  Logic Levels:           0  
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 6392.645 - 6390.000 ) 
    Source Clock Delay      (SCD):    4.281ns = ( 6394.248 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.543ns (routing 0.234ns, distribution 1.309ns)
  Clock Net Delay (Destination): 2.429ns (routing 1.182ns, distribution 1.247ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  6392.416    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.313 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.661    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.705 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.543  6394.248    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y171        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114  6394.362 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/Q
                         net (fo=3, routed)           0.292  6394.654    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[19]
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.429  6392.646    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8_srlopt/C
                         clock pessimism              0.110  6392.755    
                         clock uncertainty           -0.388  6392.367    
    SLICE_X26Y171        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046  6392.413    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       6392.413    
                         arrival time                       -6394.654    
  -------------------------------------------------------------------
                         slack                                 -2.241    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.033ns  (clk_pl_0 rise@6390.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@6389.967ns)
  Data Path Delay:        0.394ns  (logic 0.114ns (28.898%)  route 0.280ns (71.102%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 6392.646 - 6390.000 ) 
    Source Clock Delay      (SCD):    4.291ns = ( 6394.258 - 6389.967 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.553ns (routing 0.234ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.430ns (routing 1.182ns, distribution 1.248ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   6389.967  6389.967 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  6389.967 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  6392.416    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103  6392.313 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348  6392.661    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  6392.705 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.553  6394.258    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y174        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114  6394.372 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[15]/Q
                         net (fo=3, routed)           0.280  6394.652    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[31]
    SLICE_X27Y174        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   6390.000  6390.000 r  
    PS8_X0Y0             PS8                          0.000  6390.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  6390.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  6390.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.430  6392.646    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y174        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8_srlopt/C
                         clock pessimism              0.110  6392.756    
                         clock uncertainty           -0.388  6392.368    
    SLICE_X27Y174        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046  6392.414    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       6392.414    
                         arrival time                       -6394.652    
  -------------------------------------------------------------------
                         slack                                 -2.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_18M_cable_delay_tester_clk_wiz_0_0'  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.023ns (2.141%)  route 1.051ns (97.859%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.342ns (routing 0.727ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.795ns, distribution 1.070ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.872     2.982    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[39]
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.865     2.052    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/CLK
                         clock pessimism             -0.093     1.960    
                         clock uncertainty            0.388     2.347    
    SLICE_X25Y181        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.020     2.367    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_18M_cable_delay_tester_clk_wiz_0_0'  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.090ns (7.999%)  route 1.035ns (92.001%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.342ns (routing 0.727ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.795ns, distribution 1.025ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.847     2.957    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[39]
    SLICE_X25Y182        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.067     3.024 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M_i_1/O
                         net (fo=1, routed)           0.009     3.033    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X25Y182        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.820     2.007    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X25Y182        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.093     1.914    
                         clock uncertainty            0.388     2.302    
    SLICE_X25Y182        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.045     2.347    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.107ns (62.291%)  route 0.065ns (37.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.846ns (routing 0.126ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.795ns, distribution 1.019ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.846     2.956    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X25Y184        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y184        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.039 r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/Q
                         net (fo=4, routed)           0.058     3.097    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[35]
    SLICE_X25Y185        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.024     3.121 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M_i_1/O
                         net (fo=1, routed)           0.007     3.128    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X25Y185        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.814     2.001    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X25Y185        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.093     1.908    
                         clock uncertainty            0.388     2.296    
    SLICE_X25Y185        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.045     2.341    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.083ns (41.713%)  route 0.116ns (58.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.846ns (routing 0.126ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.795ns, distribution 1.070ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.846     2.956    cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clk
    SLICE_X25Y184        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y184        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.039 r  cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/Q
                         net (fo=3, routed)           0.116     3.155    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[34]
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.865     2.052    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism             -0.093     1.960    
                         clock uncertainty            0.388     2.347    
    SLICE_X25Y181        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.018     2.365    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.083ns (41.542%)  route 0.117ns (58.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.846ns (routing 0.126ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.795ns, distribution 1.070ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.846     2.956    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X25Y184        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y184        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.039 r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/Q
                         net (fo=4, routed)           0.117     3.156    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[35]
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.865     2.052    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/CLK
                         clock pessimism             -0.093     1.960    
                         clock uncertainty            0.388     2.347    
    SLICE_X25Y181        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.018     2.365    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.106ns (59.780%)  route 0.071ns (40.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.843ns (routing 0.126ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.795ns, distribution 1.017ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.843     2.953    cable_delay_tester_i/reset_rhd/U0/slowest_sync_clk
    SLICE_X25Y182        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.036 r  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=71, routed)          0.064     3.100    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[71]
    SLICE_X26Y182        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.023     3.123 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M_i_1/O
                         net (fo=1, routed)           0.007     3.130    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X26Y182        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.812     1.999    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X26Y182        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.093     1.906    
                         clock uncertainty            0.388     2.294    
    SLICE_X26Y182        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.045     2.339    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][71]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.083ns (43.356%)  route 0.108ns (56.644%))
  Logic Levels:           0  
  Clock Path Skew:        -1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.843ns (routing 0.126ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.795ns, distribution 1.025ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.843     2.953    cable_delay_tester_i/reset_rhd/U0/slowest_sync_clk
    SLICE_X25Y182        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.036 r  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=71, routed)          0.108     3.144    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[71]
    SLICE_X25Y182        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][71]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.820     2.007    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X25Y182        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][71]_srl8_srlopt/C
                         clock pessimism             -0.093     1.914    
                         clock uncertainty            0.388     2.302    
    SLICE_X25Y182        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     2.346    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][71]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.083ns (38.398%)  route 0.133ns (61.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.838ns (routing 0.126ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.795ns, distribution 1.070ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.838     2.948    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X25Y180        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.031 r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/Q
                         net (fo=4, routed)           0.133     3.164    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[36]
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.865     2.052    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism             -0.093     1.960    
                         clock uncertainty            0.388     2.347    
    SLICE_X25Y181        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.016     2.363    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.105ns (47.291%)  route 0.117ns (52.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.838ns (routing 0.126ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.795ns, distribution 1.070ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.838     2.948    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X26Y181        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y181        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.032 r  cable_delay_tester_i/rhd_spi_master_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          0.038     3.070    cable_delay_tester_i/rhd_spi_master_0/inst/state__0[2]
    SLICE_X26Y181        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.021     3.091 r  cable_delay_tester_i/rhd_spi_master_0/inst/done_INST_0/O
                         net (fo=2, routed)           0.079     3.170    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[32]
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.865     2.052    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
                         clock pessimism             -0.093     1.960    
                         clock uncertainty            0.388     2.347    
    SLICE_X25Y181        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.019     2.366    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_18M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.083ns (38.887%)  route 0.130ns (61.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.843ns (routing 0.126ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.795ns, distribution 1.070ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.843     2.953    cable_delay_tester_i/reset_rhd/U0/slowest_sync_clk
    SLICE_X25Y182        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y182        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.036 r  cable_delay_tester_i/reset_rhd/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=71, routed)          0.130     3.166    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[38]
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.865     2.052    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism             -0.093     1.960    
                         clock uncertainty            0.388     2.347    
    SLICE_X25Y181        SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.011     2.358    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.808    





---------------------------------------------------------------------------------------------------
From Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :           76  Failing Endpoints,  Worst Slack       -1.922ns,  Total Violation     -126.185ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.922ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.667ns  (logic 0.388ns (58.189%)  route 0.279ns (41.811%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.612ns = ( 8512.612 - 8510.000 ) 
    Source Clock Delay      (SCD):    3.740ns = ( 8513.689 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.994ns (routing 0.001ns, distribution 0.993ns)
  Clock Net Delay (Destination): 2.396ns (routing 1.182ns, distribution 1.214ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  8512.398    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.296 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.652    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.696 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.994  8513.690    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y189        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y189        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115  8513.806 f  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.113  8513.919    cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/busy_0[2]
    SLICE_X27Y190        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137  8514.056 r  cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/busy_INST_0/O
                         net (fo=4, routed)           0.099  8514.154    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[68]
    SLICE_X27Y190        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136  8514.290 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_1/O
                         net (fo=1, routed)           0.067  8514.357    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X27Y190        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.396  8512.612    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X27Y190        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.165  8512.777    
                         clock uncertainty           -0.388  8512.390    
    SLICE_X27Y190        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044  8512.434    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                       8512.434    
                         arrival time                       -8514.355    
  -------------------------------------------------------------------
                         slack                                 -1.922    

Slack (VIOLATED) :        -1.901ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.649ns  (logic 0.265ns (40.826%)  route 0.384ns (59.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns = ( 8512.615 - 8510.000 ) 
    Source Clock Delay      (SCD):    3.740ns = ( 8513.689 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.994ns (routing 0.001ns, distribution 0.993ns)
  Clock Net Delay (Destination): 2.399ns (routing 1.182ns, distribution 1.217ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  8512.398    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.296 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.652    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.696 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.994  8513.690    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y189        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113  8513.804 f  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.128  8513.932    cable_delay_tester_i/rhs_spi_master_0/inst/state__0[1]
    SLICE_X27Y190        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152  8514.084 r  cable_delay_tester_i/rhs_spi_master_0/inst/done_INST_0/O
                         net (fo=2, routed)           0.257  8514.341    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[69]
    SLICE_X27Y190        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.399  8512.615    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y190        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8_srlopt/C
                         clock pessimism              0.165  8512.780    
                         clock uncertainty           -0.388  8512.393    
    SLICE_X27Y190        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044  8512.437    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       8512.437    
                         arrival time                       -8514.338    
  -------------------------------------------------------------------
                         slack                                 -1.901    

Slack (VIOLATED) :        -1.872ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.619ns  (logic 0.353ns (57.018%)  route 0.266ns (42.982%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.612ns = ( 8512.612 - 8510.000 ) 
    Source Clock Delay      (SCD):    3.740ns = ( 8513.689 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.994ns (routing 0.001ns, distribution 0.993ns)
  Clock Net Delay (Destination): 2.396ns (routing 1.182ns, distribution 1.214ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  8512.398    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.296 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.652    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.696 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.994  8513.690    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y189        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113  8513.804 f  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.128  8513.932    cable_delay_tester_i/rhs_spi_master_0/inst/state__0[1]
    SLICE_X27Y190        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.152  8514.084 r  cable_delay_tester_i/rhs_spi_master_0/inst/done_INST_0/O
                         net (fo=2, routed)           0.115  8514.198    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[69]
    SLICE_X27Y190        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.088  8514.286 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M_i_1/O
                         net (fo=1, routed)           0.024  8514.311    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X27Y190        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.396  8512.612    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X27Y190        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.165  8512.777    
                         clock uncertainty           -0.388  8512.390    
    SLICE_X27Y190        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046  8512.436    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                       8512.436    
                         arrival time                       -8514.309    
  -------------------------------------------------------------------
                         slack                                 -1.872    

Slack (VIOLATED) :        -1.813ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.550ns  (logic 0.339ns (61.593%)  route 0.211ns (38.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.612ns = ( 8512.612 - 8510.000 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 8513.695 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.000ns (routing 0.001ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.396ns (routing 1.182ns, distribution 1.214ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  8512.398    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.296 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.652    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.696 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         1.000  8513.696    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y221        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114  8513.811 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/Q
                         net (fo=3, routed)           0.130  8513.941    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[62]
    SLICE_X28Y220        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.225  8514.166 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_2/O
                         net (fo=1, routed)           0.081  8514.247    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[30]
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.396  8512.612    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]/C
                         clock pessimism              0.165  8512.777    
                         clock uncertainty           -0.388  8512.390    
    SLICE_X28Y220        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043  8512.433    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]
  -------------------------------------------------------------------
                         required time                       8512.433    
                         arrival time                       -8514.245    
  -------------------------------------------------------------------
                         slack                                 -1.813    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.534ns  (logic 0.252ns (47.209%)  route 0.282ns (52.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns = ( 8512.615 - 8510.000 ) 
    Source Clock Delay      (SCD):    3.740ns = ( 8513.689 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.994ns (routing 0.001ns, distribution 0.993ns)
  Clock Net Delay (Destination): 2.399ns (routing 1.182ns, distribution 1.217ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  8512.398    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.296 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.652    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.696 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.994  8513.690    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y189        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y189        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115  8513.806 f  cable_delay_tester_i/rhs_spi_master_0/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.113  8513.919    cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/busy_0[2]
    SLICE_X27Y190        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137  8514.056 r  cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/busy_INST_0/O
                         net (fo=4, routed)           0.169  8514.225    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[68]
    SLICE_X27Y190        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.399  8512.615    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y190        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8_srlopt/C
                         clock pessimism              0.165  8512.780    
                         clock uncertainty           -0.388  8512.393    
    SLICE_X27Y190        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.046  8512.438    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       8512.438    
                         arrival time                       -8514.223    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (VIOLATED) :        -1.754ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.492ns  (logic 0.301ns (61.119%)  route 0.191ns (38.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.612ns = ( 8512.612 - 8510.000 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 8513.695 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.000ns (routing 0.001ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.396ns (routing 1.182ns, distribution 1.214ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  8512.398    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.296 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.652    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.696 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         1.000  8513.696    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y221        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112  8513.809 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/Q
                         net (fo=3, routed)           0.118  8513.927    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[38]
    SLICE_X28Y220        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.189  8514.116 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_26/O
                         net (fo=1, routed)           0.073  8514.189    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[6]
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.396  8512.612    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.165  8512.777    
                         clock uncertainty           -0.388  8512.390    
    SLICE_X28Y220        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044  8512.434    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                       8512.434    
                         arrival time                       -8514.188    
  -------------------------------------------------------------------
                         slack                                 -1.754    

Slack (VIOLATED) :        -1.747ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.486ns  (logic 0.213ns (43.786%)  route 0.273ns (56.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.612ns = ( 8512.612 - 8510.000 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 8513.695 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.000ns (routing 0.001ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.396ns (routing 1.182ns, distribution 1.214ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  8512.398    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.296 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.652    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.696 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         1.000  8513.696    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y221        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116  8513.812 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[31]/Q
                         net (fo=3, routed)           0.235  8514.048    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[63]
    SLICE_X28Y220        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.097  8514.145 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_1/O
                         net (fo=1, routed)           0.038  8514.183    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[31]
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.396  8512.612    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/C
                         clock pessimism              0.165  8512.777    
                         clock uncertainty           -0.388  8512.390    
    SLICE_X28Y220        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.045  8512.435    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]
  -------------------------------------------------------------------
                         required time                       8512.435    
                         arrival time                       -8514.181    
  -------------------------------------------------------------------
                         slack                                 -1.747    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.477ns  (logic 0.116ns (24.299%)  route 0.361ns (75.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 8512.603 - 8510.000 ) 
    Source Clock Delay      (SCD):    3.727ns = ( 8513.676 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.981ns (routing 0.001ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.386ns (routing 1.182ns, distribution 1.204ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  8512.398    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.296 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.652    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.696 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.981  8513.678    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y213        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116  8513.794 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[12]/Q
                         net (fo=3, routed)           0.361  8514.155    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[44]
    SLICE_X29Y213        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.386  8512.602    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X29Y213        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8_srlopt/C
                         clock pessimism              0.165  8512.767    
                         clock uncertainty           -0.388  8512.379    
    SLICE_X29Y213        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043  8512.422    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       8512.423    
                         arrival time                       -8514.153    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.467ns  (logic 0.116ns (24.824%)  route 0.351ns (75.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.612ns = ( 8512.612 - 8510.000 ) 
    Source Clock Delay      (SCD):    3.748ns = ( 8513.697 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.002ns (routing 0.001ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.396ns (routing 1.182ns, distribution 1.214ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  8512.398    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.296 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.652    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.696 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         1.002  8513.698    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y221        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116  8513.814 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[15]/Q
                         net (fo=3, routed)           0.351  8514.166    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[47]
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.396  8512.612    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8_srlopt/C
                         clock pessimism              0.165  8512.777    
                         clock uncertainty           -0.388  8512.390    
    SLICE_X28Y220        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045  8512.435    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       8512.435    
                         arrival time                       -8514.165    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.727ns  (required time - arrival time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.051ns  (clk_pl_0 rise@8510.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@8509.949ns)
  Data Path Delay:        0.465ns  (logic 0.113ns (24.316%)  route 0.352ns (75.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.612ns = ( 8512.612 - 8510.000 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 8513.695 - 8509.949 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.000ns (routing 0.001ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.396ns (routing 1.182ns, distribution 1.214ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                   8509.949  8509.949 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000  8509.949 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449  8512.398    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103  8512.296 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356  8512.652    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044  8512.696 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         1.000  8513.696    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y221        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113  8513.810 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[7]/Q
                         net (fo=3, routed)           0.352  8514.161    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[39]
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                   8510.000  8510.000 r  
    PS8_X0Y0             PS8                          0.000  8510.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181  8510.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035  8510.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.396  8512.612    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8_srlopt/C
                         clock pessimism              0.165  8512.777    
                         clock uncertainty           -0.388  8512.390    
    SLICE_X28Y220        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043  8512.433    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                       8512.433    
                         arrival time                       -8514.160    
  -------------------------------------------------------------------
                         slack                                 -1.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_39M_cable_delay_tester_clk_wiz_0_0'  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.099ns (11.913%)  route 0.732ns (88.087%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.342ns (routing 0.727ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.795ns, distribution 1.017ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=127, routed)         0.530     2.644    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[70]
    SLICE_X26Y182        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.076     2.720 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M_i_1/O
                         net (fo=1, routed)           0.019     2.739    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X26Y182        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.812     1.999    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X26Y182        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.093     1.906    
                         clock uncertainty            0.388     2.294    
    SLICE_X26Y182        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.044     2.338    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_39M_cable_delay_tester_clk_wiz_0_0'  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.023ns (2.960%)  route 0.754ns (97.040%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.342ns (routing 0.727ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.795ns, distribution 0.859ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=127, routed)         0.571     2.685    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[70]
    SLICE_X28Y200        SRL16E                                       r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.654     1.841    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y200        SRL16E                                       r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/CLK
                         clock pessimism             -0.094     1.748    
                         clock uncertainty            0.388     2.135    
    SLICE_X28Y200        SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.011     2.146    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.107ns (75.817%)  route 0.034ns (24.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.517ns (routing 0.001ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.795ns, distribution 0.808ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.517     2.631    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X26Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y213        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.715 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[9]/Q
                         net (fo=3, routed)           0.027     2.742    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[41]
    SLICE_X26Y213        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.023     2.765 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_23/O
                         net (fo=1, routed)           0.007     2.772    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[9]
    SLICE_X26Y213        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.603     1.790    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X26Y213        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism             -0.094     1.696    
                         clock uncertainty            0.388     2.084    
    SLICE_X26Y213        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     2.129    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.107ns (75.817%)  route 0.034ns (24.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.525ns (routing 0.001ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.795ns, distribution 0.805ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.525     2.639    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y216        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.723 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[25]/Q
                         net (fo=3, routed)           0.027     2.750    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[57]
    SLICE_X27Y216        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.023     2.773 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_7/O
                         net (fo=1, routed)           0.007     2.780    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[25]
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.600     1.787    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/C
                         clock pessimism             -0.094     1.693    
                         clock uncertainty            0.388     2.081    
    SLICE_X27Y216        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     2.126    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.084ns (57.891%)  route 0.061ns (42.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.525ns (routing 0.001ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.795ns, distribution 0.805ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.525     2.639    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y216        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.723 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[24]/Q
                         net (fo=3, routed)           0.061     2.784    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[56]
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.600     1.787    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8_srlopt/C
                         clock pessimism             -0.094     1.693    
                         clock uncertainty            0.388     2.081    
    SLICE_X27Y216        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.045     2.126    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.083ns (54.798%)  route 0.068ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.534ns (routing 0.001ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.795ns, distribution 0.812ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.534     2.648    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y221        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.731 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/Q
                         net (fo=3, routed)           0.068     2.799    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[62]
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.607     1.794    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8_srlopt/C
                         clock pessimism             -0.094     1.700    
                         clock uncertainty            0.388     2.088    
    SLICE_X28Y220        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.045     2.133    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.082ns (53.432%)  route 0.071ns (46.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.534ns (routing 0.001ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.795ns, distribution 0.812ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.534     2.648    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y221        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.730 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[6]/Q
                         net (fo=3, routed)           0.071     2.801    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[38]
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.607     1.794    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y220        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8_srlopt/C
                         clock pessimism             -0.094     1.700    
                         clock uncertainty            0.388     2.088    
    SLICE_X28Y220        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     2.133    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.084ns (57.918%)  route 0.061ns (42.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.523ns (routing 0.001ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.795ns, distribution 0.793ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.523     2.637    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y214        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y214        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.721 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[29]/Q
                         net (fo=3, routed)           0.061     2.782    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[61]
    SLICE_X27Y214        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.588     1.775    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y214        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8_srlopt/C
                         clock pessimism             -0.094     1.681    
                         clock uncertainty            0.388     2.069    
    SLICE_X27Y214        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     2.114    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.084ns (54.148%)  route 0.071ns (45.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.525ns (routing 0.001ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.795ns, distribution 0.805ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.525     2.639    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y216        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.723 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[25]/Q
                         net (fo=3, routed)           0.071     2.794    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[57]
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.600     1.787    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8_srlopt/C
                         clock pessimism             -0.094     1.693    
                         clock uncertainty            0.388     2.081    
    SLICE_X27Y216        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.044     2.125    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_39M_cable_delay_tester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.083ns (57.260%)  route 0.062ns (42.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.522ns (routing 0.001ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.795ns, distribution 0.791ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.522     2.636    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y212        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y212        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.719 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[2]/Q
                         net (fo=3, routed)           0.062     2.781    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[34]
    SLICE_X27Y212        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.586     1.773    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X27Y212        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8_srlopt/C
                         clock pessimism             -0.094     1.679    
                         clock uncertainty            0.388     2.067    
    SLICE_X27Y212        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.045     2.112    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.669    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       49.575ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.575ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.471ns  (logic 0.116ns (24.628%)  route 0.355ns (75.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y192                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X29Y192        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.355     0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X30Y192        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X30Y192        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                 49.575    

Slack (MET) :             49.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.458ns  (logic 0.114ns (24.891%)  route 0.344ns (75.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y196                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X34Y196        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.344     0.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X36Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X36Y197        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 49.588    

Slack (MET) :             49.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.453ns  (logic 0.113ns (24.945%)  route 0.340ns (75.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y196                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X34Y196        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.340     0.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X36Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X36Y197        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                 49.593    

Slack (MET) :             49.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.453ns  (logic 0.115ns (25.386%)  route 0.338ns (74.614%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y196                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X34Y196        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.338     0.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X36Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X36Y197        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                 49.593    

Slack (MET) :             49.664ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.382ns  (logic 0.115ns (30.105%)  route 0.267ns (69.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y192                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X29Y192        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.267     0.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X30Y192        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X30Y192        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                 49.664    

Slack (MET) :             49.664ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.382ns  (logic 0.114ns (29.843%)  route 0.268ns (70.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y190                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X30Y190        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.268     0.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X30Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X30Y190        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                 49.664    

Slack (MET) :             49.671ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.374ns  (logic 0.113ns (30.214%)  route 0.261ns (69.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y198                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X34Y198        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.261     0.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X35Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X35Y198        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    50.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.045    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                 49.671    

Slack (MET) :             49.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.343ns  (logic 0.116ns (33.819%)  route 0.227ns (66.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y192                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X31Y192        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.227     0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X30Y192        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X30Y192        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                 49.703    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.562ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.483ns  (logic 0.116ns (24.017%)  route 0.367ns (75.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y192                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X31Y192        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.367     0.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X31Y192        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y192        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    10.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  9.562    

Slack (MET) :             9.564ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.481ns  (logic 0.113ns (23.493%)  route 0.368ns (76.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y192                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y192        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.368     0.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X31Y192        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y192        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    10.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  9.564    

Slack (MET) :             9.576ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.469ns  (logic 0.114ns (24.307%)  route 0.355ns (75.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y198                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X34Y198        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.355     0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X34Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y198        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    10.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  9.576    

Slack (MET) :             9.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.467ns  (logic 0.113ns (24.197%)  route 0.354ns (75.803%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y198                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X35Y198        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.354     0.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X35Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y198        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  9.579    

Slack (MET) :             9.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.450ns  (logic 0.114ns (25.333%)  route 0.336ns (74.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y198                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X34Y198        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.336     0.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X34Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y196        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.045    10.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  9.595    

Slack (MET) :             9.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.435ns  (logic 0.113ns (25.977%)  route 0.322ns (74.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y190                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X30Y190        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.322     0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X30Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y190        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  9.611    

Slack (MET) :             9.646ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.400ns  (logic 0.116ns (29.000%)  route 0.284ns (71.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y196                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X35Y196        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.284     0.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X35Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y196        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  9.646    

Slack (MET) :             9.661ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.385ns  (logic 0.114ns (29.610%)  route 0.271ns (70.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y190                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X30Y190        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.271     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y190        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    10.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  9.661    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.114ns (7.141%)  route 1.482ns (92.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.427ns (routing 1.182ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.482     4.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.427    12.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.221    12.864    
                         clock uncertainty           -0.130    12.734    
    SLICE_X35Y194        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                                  8.096    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.114ns (7.154%)  route 1.479ns (92.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.427ns (routing 1.182ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.479     4.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.427    12.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.221    12.864    
                         clock uncertainty           -0.130    12.734    
    SLICE_X35Y194        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    12.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.114ns (7.154%)  route 1.479ns (92.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.427ns (routing 1.182ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.479     4.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.427    12.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.221    12.864    
                         clock uncertainty           -0.130    12.734    
    SLICE_X35Y194        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    12.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.114ns (7.222%)  route 1.464ns (92.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.418ns (routing 1.182ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.464     4.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.418    12.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.221    12.855    
                         clock uncertainty           -0.130    12.725    
    SLICE_X36Y194        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    12.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.114ns (7.222%)  route 1.464ns (92.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.418ns (routing 1.182ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.464     4.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.418    12.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/C
                         clock pessimism              0.221    12.855    
                         clock uncertainty           -0.130    12.725    
    SLICE_X36Y194        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    12.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.108ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.114ns (7.222%)  route 1.464ns (92.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 12.637 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.421ns (routing 1.182ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.464     4.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.421    12.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.221    12.858    
                         clock uncertainty           -0.130    12.728    
    SLICE_X36Y194        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093    12.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  8.108    

Slack (MET) :             8.108ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.114ns (7.222%)  route 1.464ns (92.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 12.637 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.421ns (routing 1.182ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.464     4.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.421    12.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/C
                         clock pessimism              0.221    12.858    
                         clock uncertainty           -0.130    12.728    
    SLICE_X36Y194        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093    12.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  8.108    

Slack (MET) :             8.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.114ns (7.782%)  route 1.351ns (92.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.426ns (routing 1.182ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.351     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y195        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.426    12.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y195        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.221    12.863    
                         clock uncertainty           -0.130    12.733    
    SLICE_X35Y195        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  8.227    

Slack (MET) :             8.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.114ns (7.782%)  route 1.351ns (92.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.426ns (routing 1.182ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.351     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y195        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.426    12.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y195        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.221    12.863    
                         clock uncertainty           -0.130    12.733    
    SLICE_X35Y195        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    12.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  8.227    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.114ns (7.798%)  route 1.348ns (92.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.426ns (routing 1.182ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.348     4.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y195        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.426    12.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y195        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.221    12.863    
                         clock uncertainty           -0.130    12.733    
    SLICE_X35Y195        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    12.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                  8.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.084ns (45.145%)  route 0.102ns (54.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.475ns (routing 0.727ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.795ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.475     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y197        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.710 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.629     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.132     1.683    
    SLICE_X35Y197        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.084ns (45.145%)  route 0.102ns (54.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.475ns (routing 0.727ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.795ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.475     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y197        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.710 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y197        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.629     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.132     1.683    
    SLICE_X35Y197        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.018     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.084ns (45.145%)  route 0.102ns (54.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.475ns (routing 0.727ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.795ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.475     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y197        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.710 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.629     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.132     1.683    
    SLICE_X35Y197        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.084ns (45.145%)  route 0.102ns (54.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.475ns (routing 0.727ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.795ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.475     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y197        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.710 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.629     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.132     1.683    
    SLICE_X35Y197        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.084ns (45.389%)  route 0.101ns (54.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.475ns (routing 0.727ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.795ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.475     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y197        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.710 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y197        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.628     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.132     1.682    
    SLICE_X35Y197        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.084ns (45.389%)  route 0.101ns (54.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.475ns (routing 0.727ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.795ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.475     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y197        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.710 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.628     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.132     1.682    
    SLICE_X35Y197        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.084ns (45.389%)  route 0.101ns (54.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.475ns (routing 0.727ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.795ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.475     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y197        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.710 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.628     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.132     1.682    
    SLICE_X35Y197        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.084ns (45.389%)  route 0.101ns (54.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.475ns (routing 0.727ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.795ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.475     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y197        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.710 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.628     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.132     1.682    
    SLICE_X35Y197        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.018     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.084ns (45.389%)  route 0.101ns (54.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.475ns (routing 0.727ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.795ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.475     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y197        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.710 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.628     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.132     1.682    
    SLICE_X35Y197        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.018     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.084ns (45.389%)  route 0.101ns (54.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.475ns (routing 0.727ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.795ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.475     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y197        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.710 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.628     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.132     1.682    
    SLICE_X35Y197        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.018     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.536ns (25.888%)  route 1.534ns (74.112%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 54.115 - 50.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    5.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 1.111ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.004ns (routing 1.022ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.301     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     9.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.245     9.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X45Y160        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228    10.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131    10.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y162        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.190    10.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.158    11.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607    52.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.004    54.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              5.188    59.303    
                         clock uncertainty           -0.035    59.268    
    SLICE_X38Y190        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    59.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         59.175    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                 47.594    

Slack (MET) :             47.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.536ns (25.888%)  route 1.534ns (74.112%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 54.115 - 50.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    5.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 1.111ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.004ns (routing 1.022ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.301     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     9.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.245     9.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X45Y160        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228    10.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131    10.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y162        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.190    10.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.158    11.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607    52.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.004    54.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              5.188    59.303    
                         clock uncertainty           -0.035    59.268    
    SLICE_X38Y190        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    59.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         59.175    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                 47.594    

Slack (MET) :             47.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.536ns (26.687%)  route 1.472ns (73.313%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 54.116 - 50.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    5.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 1.111ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.005ns (routing 1.022ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.301     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     9.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.245     9.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X45Y160        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228    10.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131    10.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y162        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.190    10.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.096    11.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607    52.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.005    54.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              5.188    59.304    
                         clock uncertainty           -0.035    59.269    
    SLICE_X38Y188        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    59.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         59.176    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                 47.657    

Slack (MET) :             47.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.536ns (26.687%)  route 1.472ns (73.313%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 54.116 - 50.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    5.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 1.111ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.005ns (routing 1.022ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.301     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     9.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.245     9.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X45Y160        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228    10.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131    10.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y162        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.190    10.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.096    11.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607    52.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.005    54.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              5.188    59.304    
                         clock uncertainty           -0.035    59.269    
    SLICE_X38Y188        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    59.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         59.176    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                 47.657    

Slack (MET) :             47.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.536ns (26.687%)  route 1.472ns (73.313%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 54.116 - 50.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    5.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 1.111ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.005ns (routing 1.022ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.301     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     9.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.245     9.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X45Y160        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228    10.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131    10.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y162        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.190    10.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.096    11.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607    52.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.005    54.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              5.188    59.304    
                         clock uncertainty           -0.035    59.269    
    SLICE_X38Y188        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    59.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         59.176    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                 47.657    

Slack (MET) :             47.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.536ns (26.687%)  route 1.472ns (73.313%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 54.116 - 50.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    5.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 1.111ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.005ns (routing 1.022ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.301     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     9.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.245     9.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X45Y160        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228    10.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131    10.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y162        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.190    10.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.096    11.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607    52.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.005    54.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              5.188    59.304    
                         clock uncertainty           -0.035    59.269    
    SLICE_X38Y188        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093    59.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         59.176    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                 47.657    

Slack (MET) :             47.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.536ns (26.687%)  route 1.472ns (73.313%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 54.116 - 50.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    5.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 1.111ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.005ns (routing 1.022ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.301     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     9.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.245     9.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X45Y160        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228    10.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131    10.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y162        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.190    10.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.096    11.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607    52.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.005    54.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              5.188    59.304    
                         clock uncertainty           -0.035    59.269    
    SLICE_X38Y188        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    59.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         59.176    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                 47.657    

Slack (MET) :             47.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.536ns (26.687%)  route 1.472ns (73.313%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 54.116 - 50.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    5.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 1.111ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.005ns (routing 1.022ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.301     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     9.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.245     9.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X45Y160        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228    10.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131    10.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y162        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.190    10.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.096    11.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607    52.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.005    54.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              5.188    59.304    
                         clock uncertainty           -0.035    59.269    
    SLICE_X38Y188        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093    59.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         59.176    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                 47.657    

Slack (MET) :             47.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.536ns (26.687%)  route 1.472ns (73.313%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 54.116 - 50.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    5.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 1.111ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.005ns (routing 1.022ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.301     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     9.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.245     9.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X45Y160        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228    10.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131    10.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y162        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.190    10.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.096    11.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607    52.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.005    54.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              5.188    59.304    
                         clock uncertainty           -0.035    59.269    
    SLICE_X38Y188        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    59.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         59.176    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                 47.657    

Slack (MET) :             47.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.536ns (26.687%)  route 1.472ns (73.313%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 54.116 - 50.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    5.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.301ns (routing 1.111ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.005ns (routing 1.022ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.301     9.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     9.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.245     9.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X45Y160        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.228    10.102 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.131    10.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X45Y162        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.190    10.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.096    11.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607    52.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    52.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.005    54.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              5.188    59.304    
                         clock uncertainty           -0.035    59.269    
    SLICE_X38Y188        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    59.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         59.176    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                 47.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.083ns (45.015%)  route 0.101ns (54.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.940ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.214ns (routing 0.613ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.670ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.214     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y197        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.101     2.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X34Y197        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.332     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -5.128     2.812    
    SLICE_X34Y197        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.018     2.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.083ns (45.015%)  route 0.101ns (54.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.940ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.214ns (routing 0.613ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.670ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.214     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y197        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.101     2.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X34Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.332     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -5.128     2.812    
    SLICE_X34Y197        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.018     2.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.083ns (45.015%)  route 0.101ns (54.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.940ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.214ns (routing 0.613ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.670ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.214     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y197        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.101     2.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X34Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.332     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -5.128     2.812    
    SLICE_X34Y197        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     2.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.083ns (45.015%)  route 0.101ns (54.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.940ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.214ns (routing 0.613ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.670ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.214     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y197        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.101     2.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X34Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.332     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -5.128     2.812    
    SLICE_X34Y197        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     2.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.083ns (45.260%)  route 0.100ns (54.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.938ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.214ns (routing 0.613ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.670ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.214     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y197        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X34Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.330     7.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -5.128     2.810    
    SLICE_X34Y197        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     2.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.083ns (45.260%)  route 0.100ns (54.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.938ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.214ns (routing 0.613ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.670ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.214     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y197        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X34Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.330     7.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -5.128     2.810    
    SLICE_X34Y197        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     2.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.083ns (45.260%)  route 0.100ns (54.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.938ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.214ns (routing 0.613ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.670ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.214     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y197        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X34Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.330     7.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -5.128     2.810    
    SLICE_X34Y197        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     2.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.083ns (45.260%)  route 0.100ns (54.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.938ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.214ns (routing 0.613ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.670ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.214     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y197        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y197        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     2.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X34Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.330     7.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -5.128     2.810    
    SLICE_X34Y197        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.018     2.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.084ns (43.017%)  route 0.111ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.946ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.212ns (routing 0.613ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.670ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.212     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y193        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.849 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.111     2.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y193        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.338     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -5.128     2.818    
    SLICE_X28Y193        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.018     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.084ns (43.017%)  route 0.111ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.946ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    5.128ns
  Clock Net Delay (Source):      1.212ns (routing 0.613ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.670ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.212     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y193        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.849 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.111     2.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y193        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.338     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -5.128     2.818    
    SLICE_X28Y193        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     2.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.160    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_18M_cable_delay_tester_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.964ns  (logic 0.187ns (9.521%)  route 1.777ns (90.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 1.386ns (routing 0.220ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           1.472     1.472    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y236        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.187     1.659 r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.305     1.964    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y236        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.270    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.386     4.695    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y236        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.053ns (6.511%)  route 0.761ns (93.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 0.921ns (routing 0.133ns, distribution 0.788ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.660     0.660    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y236        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.053     0.713 r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.101     0.814    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y236        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.921     2.538    cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y236        FDRE                                         r  cable_delay_tester_i/reset_rhd/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.722ns  (logic 0.185ns (10.743%)  route 1.537ns (89.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 0.888ns (routing 0.001ns, distribution 0.887ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           1.472     1.472    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y236        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     1.657 r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.065     1.722    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y236        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.888     4.203    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y236        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.090ns (11.749%)  route 0.676ns (88.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 0.578ns (routing 0.001ns, distribution 0.577ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.660     0.660    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y236        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     0.750 r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.016     0.766    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y236        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.578     2.199    cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y236        FDRE                                         r  cable_delay_tester_i/reset_rhs/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           237 Endpoints
Min Delay           237 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.542ns  (logic 0.724ns (46.952%)  route 0.818ns (53.048%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.111ns (routing 1.297ns, distribution 1.814ns)
  Clock Net Delay (Destination): 2.345ns (routing 1.182ns, distribution 1.163ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        3.111     3.378    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X25Y184        SRLC32E                                      r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y184        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.541     3.919 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.307     4.226    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X25Y183        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.183     4.409 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.511     4.920    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X27Y179        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.345     2.561    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X27Y179        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.781ns  (logic 0.862ns (48.400%)  route 0.919ns (51.600%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.297ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.348ns (routing 1.182ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.745     3.012    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X25Y175        SRLC32E                                      r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y175        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.556 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.321     3.877    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X24Y175        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.113 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.143    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X24Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.225 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.568     4.793    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X28Y178        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.348     2.564    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X28Y178        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.818ns  (logic 0.927ns (50.990%)  route 0.891ns (49.010%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.684ns (routing 1.297ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.390ns (routing 1.182ns, distribution 1.208ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.684     2.951    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X29Y214        SRLC32E                                      r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y214        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.495 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.359     3.854    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X31Y214        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.090 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.120    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X31Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.185 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.215    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X31Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.297 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.472     4.769    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X29Y211        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.390     2.606    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X29Y211        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.789ns  (logic 1.082ns (60.481%)  route 0.707ns (39.519%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.697ns (routing 1.297ns, distribution 1.400ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.182ns, distribution 1.227ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.697     2.964    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X29Y227        SRLC32E                                      r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y227        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.508 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.374     3.882    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X31Y227        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.118 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.148    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X31Y228        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.230 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.280     4.510    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X30Y225        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.220     4.730 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.023     4.753    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X30Y225        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.409     2.625    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X30Y225        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.832ns  (logic 0.862ns (47.052%)  route 0.970ns (52.948%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.650ns (routing 1.297ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.348ns (routing 1.182ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.650     2.917    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X29Y172        SRLC32E                                      r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y172        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.461 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.355     3.816    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X31Y172        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.052 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.082    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X31Y173        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.164 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.585     4.749    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X28Y174        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.348     2.564    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X28Y174        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.745ns  (logic 0.862ns (49.398%)  route 0.883ns (50.602%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.735ns (routing 1.297ns, distribution 1.438ns)
  Clock Net Delay (Destination): 2.404ns (routing 1.182ns, distribution 1.222ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.735     3.002    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X29Y205        SRLC32E                                      r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y205        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.546 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.321     3.867    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X28Y205        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.103 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.133    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X28Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.215 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.532     4.747    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X27Y223        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.404     2.620    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X27Y223        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.730ns  (logic 0.793ns (45.838%)  route 0.937ns (54.162%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.743ns (routing 1.297ns, distribution 1.446ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.182ns, distribution 1.230ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.743     3.010    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X32Y202        SRLC32E                                      r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y202        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.547     3.557 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.435     3.992    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X32Y203        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.246     4.238 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.502     4.740    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X29Y204        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.412     2.628    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X29Y204        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.802ns  (logic 0.867ns (48.113%)  route 0.935ns (51.887%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.649ns (routing 1.297ns, distribution 1.352ns)
  Clock Net Delay (Destination): 2.359ns (routing 1.182ns, distribution 1.177ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.649     2.916    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X28Y179        SRLC32E                                      r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y179        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.547     3.463 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.319     3.782    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X28Y180        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.020 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.050    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X28Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.132 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.586     4.718    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X29Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.359     2.575    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X29Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.752ns  (logic 0.927ns (52.911%)  route 0.825ns (47.089%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.692ns (routing 1.297ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.182ns, distribution 1.227ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.692     2.959    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X28Y211        SRLC32E                                      r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y211        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     3.503 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.259     3.762    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X28Y212        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.998 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.028    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X28Y213        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.093 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.123    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X28Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     4.205 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.506     4.711    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X29Y206        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.409     2.625    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X29Y206        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.660ns  (logic 0.793ns (47.771%)  route 0.867ns (52.229%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 1.297ns, distribution 1.418ns)
  Clock Net Delay (Destination): 2.400ns (routing 1.182ns, distribution 1.218ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.715     2.982    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X31Y197        SRLC32E                                      r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y197        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.547     3.529 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.438     3.967    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X31Y198        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.246     4.213 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.429     4.642    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X31Y204        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.400     2.616    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X31Y204        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/debug_data_in_sync1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.084ns (69.323%)  route 0.037ns (30.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.727ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.795ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.441     1.592    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X30Y171        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.676 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/Q
                         net (fo=2, routed)           0.037     1.713    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/debug_data_in[14]
    SLICE_X30Y170        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/debug_data_in_sync1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.570     1.757    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y170        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/debug_data_in_sync1_reg[14]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/debug_data_in_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.084ns (68.858%)  route 0.038ns (31.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.727ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.795ns, distribution 0.781ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.441     1.592    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X30Y171        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y171        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.676 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/Q
                         net (fo=2, routed)           0.038     1.714    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/debug_data_in[7]
    SLICE_X30Y171        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/debug_data_in_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.576     1.763    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y171        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/debug_data_in_sync1_reg[7]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.082ns (53.898%)  route 0.070ns (46.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.433ns (routing 0.727ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.795ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.433     1.584    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X28Y162        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y162        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.666 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/Q
                         net (fo=2, routed)           0.070     1.736    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[10]
    SLICE_X27Y162        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.568     1.755    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X27Y162        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.084ns (58.337%)  route 0.060ns (41.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.442ns (routing 0.727ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.795ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.442     1.593    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X30Y160        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y160        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.677 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.060     1.737    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X30Y160        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.577     1.764    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X30Y160        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.085ns (55.195%)  route 0.069ns (44.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.432ns (routing 0.727ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.795ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.432     1.583    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X31Y162        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y162        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     1.668 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]/Q
                         net (fo=1, routed)           0.069     1.737    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[11]
    SLICE_X31Y163        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.573     1.760    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X31Y163        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.083ns (66.861%)  route 0.041ns (33.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.465ns (routing 0.727ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.795ns, distribution 0.809ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.465     1.616    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X31Y224        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y224        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.699 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.041     1.740    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X31Y224        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.604     1.791    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X31Y224        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/debug_data_in_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.083ns (66.064%)  route 0.043ns (33.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.465ns (routing 0.727ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.795ns, distribution 0.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.465     1.616    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X34Y214        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y214        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.699 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.043     1.741    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/debug_data_in[2]
    SLICE_X34Y214        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/debug_data_in_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.605     1.792    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y214        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/debug_data_in_sync1_reg[2]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.084ns (57.143%)  route 0.063ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.444ns (routing 0.727ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.795ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.444     1.595    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X30Y161        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y161        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.679 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/Q
                         net (fo=1, routed)           0.063     1.742    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[7]
    SLICE_X30Y161        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.581     1.768    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X30Y161        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.083ns (54.970%)  route 0.068ns (45.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.441ns (routing 0.727ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.795ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.441     1.592    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X29Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y166        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.675 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.068     1.743    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X29Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.578     1.765    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X29Y166        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.083ns (51.034%)  route 0.080ns (48.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.433ns (routing 0.727ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.795ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.433     1.584    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X28Y163        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y163        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.667 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]/Q
                         net (fo=2, routed)           0.080     1.746    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[12]
    SLICE_X27Y162        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.568     1.755    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X27Y162        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.894ns  (logic 0.412ns (46.085%)  route 0.482ns (53.915%))
  Logic Levels:           0  
  Clock Path Skew:        -6.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    9.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.248ns (routing 1.111ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.182ns, distribution 1.233ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.248     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y193        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.412     9.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.482    10.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X30Y194        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.415     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X30Y194        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.851ns  (logic 0.400ns (47.004%)  route 0.451ns (52.996%))
  Logic Levels:           0  
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    9.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.248ns (routing 1.111ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.408ns (routing 1.182ns, distribution 1.226ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.248     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y193        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.400     9.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.451    10.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X31Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.408     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.851ns  (logic 0.410ns (48.179%)  route 0.441ns (51.821%))
  Logic Levels:           0  
  Clock Path Skew:        -6.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    9.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.248ns (routing 1.111ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.406ns (routing 1.182ns, distribution 1.224ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.248     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y193        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.410     9.868 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.441    10.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X32Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.406     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.834ns  (logic 0.417ns (50.000%)  route 0.417ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        -6.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    9.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.248ns (routing 1.111ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.406ns (routing 1.182ns, distribution 1.224ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.248     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y193        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.417     9.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.417    10.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X32Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.406     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.795ns  (logic 0.407ns (51.195%)  route 0.388ns (48.805%))
  Logic Levels:           0  
  Clock Path Skew:        -6.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    9.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.248ns (routing 1.111ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.411ns (routing 1.182ns, distribution 1.229ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.248     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y193        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.407     9.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.388    10.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X31Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.411     2.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.786ns  (logic 0.433ns (55.089%)  route 0.353ns (44.911%))
  Logic Levels:           0  
  Clock Path Skew:        -6.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    9.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.248ns (routing 1.111ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.406ns (routing 1.182ns, distribution 1.224ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.248     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y193        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.433     9.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.353    10.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X32Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.406     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.783ns  (logic 0.406ns (51.852%)  route 0.377ns (48.148%))
  Logic Levels:           0  
  Clock Path Skew:        -6.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    9.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.248ns (routing 1.111ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.408ns (routing 1.182ns, distribution 1.226ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.248     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y193        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.406     9.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.377    10.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X31Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.408     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.430ns (55.412%)  route 0.346ns (44.588%))
  Logic Levels:           0  
  Clock Path Skew:        -6.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    9.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.248ns (routing 1.111ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.406ns (routing 1.182ns, distribution 1.224ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.248     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y193        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.430     9.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.346    10.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X32Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.406     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.761ns  (logic 0.429ns (56.373%)  route 0.332ns (43.627%))
  Logic Levels:           0  
  Clock Path Skew:        -6.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    9.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.248ns (routing 1.111ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.182ns, distribution 1.233ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.248     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y193        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.429     9.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.332    10.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X30Y194        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.415     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X30Y194        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.756ns  (logic 0.418ns (55.291%)  route 0.338ns (44.709%))
  Logic Levels:           0  
  Clock Path Skew:        -6.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    9.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.248ns (routing 1.111ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.182ns, distribution 1.233ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.366     7.166    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.248     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y193        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y193        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.418     9.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.338    10.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X30Y194        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.415     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X30Y194        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.084ns (59.155%)  route 0.058ns (40.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.613ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.795ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.215     2.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X33Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.058     2.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X33Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.627     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X33Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.083ns (56.463%)  route 0.064ns (43.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.212ns (routing 0.613ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.795ns, distribution 0.812ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.212     2.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X31Y192        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y192        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.064     2.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X30Y192        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.607     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y192        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.084ns (58.684%)  route 0.059ns (41.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.217ns (routing 0.613ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.795ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.217     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X33Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y188        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.059     2.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X33Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.623     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X33Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.085ns (56.055%)  route 0.067ns (43.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.613ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.795ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.210     2.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X33Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y189        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.067     2.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[1]
    SLICE_X33Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.627     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X33Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.082ns (54.436%)  route 0.069ns (45.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.214ns (routing 0.613ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.795ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.214     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X38Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y191        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.069     2.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X38Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.622     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X38Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.085ns (56.804%)  route 0.065ns (43.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.217ns (routing 0.613ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.795ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.217     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X33Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y188        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.065     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
    SLICE_X33Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.623     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X33Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.082ns (51.899%)  route 0.076ns (48.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.209ns (routing 0.613ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.795ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.209     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y198        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.076     2.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X35Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.623     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X35Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.084ns (54.675%)  route 0.070ns (45.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.215ns (routing 0.613ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.795ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.215     2.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X33Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y188        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     2.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.070     2.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X33Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.623     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X33Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.082ns (53.898%)  route 0.070ns (46.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.217ns (routing 0.613ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.795ns, distribution 0.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.217     2.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y196        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.070     2.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X39Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.611     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X39Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.085ns (57.823%)  route 0.062ns (42.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.613ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.795ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.065     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.222     2.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X39Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y190        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.860 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.062     2.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X39Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.618     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X39Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.542ns  (logic 0.114ns (7.394%)  route 1.428ns (92.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.995ns (routing 1.022ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.428     4.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.995     4.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.542ns  (logic 0.114ns (7.394%)  route 1.428ns (92.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.995ns (routing 1.022ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.428     4.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.995     4.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.542ns  (logic 0.114ns (7.394%)  route 1.428ns (92.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.995ns (routing 1.022ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.428     4.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.995     4.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.542ns  (logic 0.114ns (7.394%)  route 1.428ns (92.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.995ns (routing 1.022ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.428     4.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.995     4.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.542ns  (logic 0.114ns (7.394%)  route 1.428ns (92.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.995ns (routing 1.022ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.428     4.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.995     4.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.542ns  (logic 0.114ns (7.394%)  route 1.428ns (92.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.995ns (routing 1.022ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.428     4.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.995     4.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.542ns  (logic 0.114ns (7.394%)  route 1.428ns (92.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.995ns (routing 1.022ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.428     4.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.995     4.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.542ns  (logic 0.114ns (7.394%)  route 1.428ns (92.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.995ns (routing 1.022ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.428     4.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.995     4.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.539ns  (logic 0.114ns (7.408%)  route 1.425ns (92.592%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.995ns (routing 1.022ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.425     4.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.995     4.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.539ns  (logic 0.114ns (7.408%)  route 1.425ns (92.592%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.681ns (routing 1.297ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.995ns (routing 1.022ns, distribution 0.973ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.681     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y190        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.425     4.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.995     4.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X38Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.704%)  route 0.085ns (50.296%))
  Logic Levels:           0  
  Clock Path Skew:        6.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.935ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.474ns (routing 0.727ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.670ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.474     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y190        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.085     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.327     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X30Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        6.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.943ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.727ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.670ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.476     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X39Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y191        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.084     1.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X39Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.335     7.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X39Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.085ns (50.000%)  route 0.085ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        6.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.938ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.727ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.670ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.479     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X36Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y188        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X36Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.330     7.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X36Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.111%)  route 0.097ns (53.889%))
  Logic Levels:           0  
  Clock Path Skew:        6.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.935ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.470ns (routing 0.727ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.670ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.470     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X34Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y198        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.704 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.097     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X34Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.327     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.084ns (48.000%)  route 0.091ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        6.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.939ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.727ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.670ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.476     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X37Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y188        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.091     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X37Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.331     7.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X37Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        6.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.932ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.483ns (routing 0.727ns, distribution 0.756ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.670ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.483     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X36Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y192        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.084     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X36Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.324     7.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X36Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.084ns (48.000%)  route 0.091ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        6.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.945ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.727ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.670ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.477     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X38Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y188        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.091     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X38Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.337     7.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X38Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.084ns (48.000%)  route 0.091ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        6.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.940ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.727ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.670ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.477     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X38Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y190        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.091     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X38Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.332     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X38Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.084ns (48.000%)  route 0.091ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        6.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.940ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.727ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.670ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.477     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X40Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y190        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.091     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X40Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.332     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X40Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.083ns (48.256%)  route 0.089ns (51.744%))
  Logic Levels:           0  
  Clock Path Skew:        6.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.935ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.481ns (routing 0.727ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.670ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.481     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X35Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y196        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.089     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X35Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.327     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X35Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_18M_cable_delay_tester_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            MOSI_RHD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.546ns  (logic 3.309ns (59.670%)  route 2.237ns (40.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.548ns (routing 0.234ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.548     4.286    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X25Y180        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.402 r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/Q
                         net (fo=4, routed)           2.237     6.639    MOSI_RHD_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.193     9.832 r  MOSI_RHD_OBUF_inst/O
                         net (fo=0)                   0.000     9.832    MOSI_RHD
    J11                                                               r  MOSI_RHD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            CS_RHD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.434ns  (logic 3.313ns (60.972%)  route 2.121ns (39.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.575ns (routing 0.234ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.575     4.313    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X25Y184        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y184        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.427 r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/Q
                         net (fo=4, routed)           2.121     6.548    CS_RHD_OBUF
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.199     9.747 r  CS_RHD_OBUF_inst/O
                         net (fo=0)                   0.000     9.747    CS_RHD
    G11                                                               r  CS_RHD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            SCLK_RHD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.097ns  (logic 3.316ns (65.046%)  route 1.782ns (34.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      1.575ns (routing 0.234ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.694    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.738 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.575     4.313    cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clk
    SLICE_X25Y184        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y184        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     4.429 r  cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/Q
                         net (fo=3, routed)           1.782     6.210    SCLK_RHD_OBUF
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.200     9.410 r  SCLK_RHD_OBUF_inst/O
                         net (fo=0)                   0.000     9.410    SCLK_RHD
    F10                                                               r  SCLK_RHD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            SCLK_RHD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.811ns (72.786%)  route 0.677ns (27.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.846ns (routing 0.126ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.846     2.956    cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clk
    SLICE_X25Y184        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y184        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.039 r  cable_delay_tester_i/rhd_spi_master_0/inst/ClockDivideByEight/clock_out_reg/Q
                         net (fo=3, routed)           0.677     3.716    SCLK_RHD_OBUF
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.728     5.444 r  SCLK_RHD_OBUF_inst/O
                         net (fo=0)                   0.000     5.444    SCLK_RHD
    F10                                                               r  SCLK_RHD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            CS_RHD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.678ns  (logic 1.810ns (67.597%)  route 0.868ns (32.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.846ns (routing 0.126ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.846     2.956    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X25Y184        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y184        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.039 r  cable_delay_tester_i/rhd_spi_master_0/inst/CS_reg/Q
                         net (fo=4, routed)           0.868     3.907    CS_RHD_OBUF
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.727     5.634 r  CS_RHD_OBUF_inst/O
                         net (fo=0)                   0.000     5.634    CS_RHD
    G11                                                               r  CS_RHD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Destination:            MOSI_RHD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.804ns (66.126%)  route 0.924ns (33.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.838ns (routing 0.126ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     2.087    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.110 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.838     2.948    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X25Y180        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.031 r  cable_delay_tester_i/rhd_spi_master_0/inst/MOSI_reg/Q
                         net (fo=4, routed)           0.924     3.955    MOSI_RHD_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.721     5.676 r  MOSI_RHD_OBUF_inst/O
                         net (fo=0)                   0.000     5.676    MOSI_RHD
    J11                                                               r  MOSI_RHD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            MOSI_RHS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.436ns  (logic 3.314ns (60.965%)  route 2.122ns (39.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.995ns (routing 0.001ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.995     3.741    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y195        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y195        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.857 r  cable_delay_tester_i/rhs_spi_master_0/inst/MOSI_reg/Q
                         net (fo=4, routed)           2.122     5.979    MOSI_RHS_OBUF
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.198     9.177 r  MOSI_RHS_OBUF_inst/O
                         net (fo=0)                   0.000     9.177    MOSI_RHS
    G10                                                               r  MOSI_RHS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            SCLK_RHS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.116ns  (logic 3.314ns (64.768%)  route 1.802ns (35.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.990ns (routing 0.001ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.990     3.736    cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clk
    SLICE_X27Y180        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y180        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.850 r  cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clock_out_reg/Q
                         net (fo=3, routed)           1.802     5.652    SCLK_RHS_OBUF
    A12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.200     8.852 r  SCLK_RHS_OBUF_inst/O
                         net (fo=0)                   0.000     8.852    SCLK_RHS
    A12                                                               r  SCLK_RHS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            CS_RHS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.940ns  (logic 3.318ns (67.176%)  route 1.621ns (32.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.990ns (routing 0.001ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.449     2.449    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     2.346 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356     2.702    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.746 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.990     3.736    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y180        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y180        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.850 r  cable_delay_tester_i/rhs_spi_master_0/inst/CS_reg/Q
                         net (fo=4, routed)           1.621     5.471    CS_RHS_OBUF
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.204     8.676 r  CS_RHS_OBUF_inst/O
                         net (fo=0)                   0.000     8.676    CS_RHS
    A10                                                               r  CS_RHS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            CS_RHS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.816ns (74.374%)  route 0.626ns (25.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.534ns (routing 0.001ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.534     2.648    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y180        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y180        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.732 r  cable_delay_tester_i/rhs_spi_master_0/inst/CS_reg/Q
                         net (fo=4, routed)           0.626     3.358    CS_RHS_OBUF
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.732     5.090 r  CS_RHS_OBUF_inst/O
                         net (fo=0)                   0.000     5.090    CS_RHS
    A10                                                               r  CS_RHS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            SCLK_RHS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.812ns (70.305%)  route 0.765ns (29.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.534ns (routing 0.001ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.534     2.648    cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clk
    SLICE_X27Y180        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y180        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.732 r  cable_delay_tester_i/rhs_spi_master_0/inst/ClockDivideByEight/clock_out_reg/Q
                         net (fo=3, routed)           0.765     3.497    SCLK_RHS_OBUF
    A12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.728     5.225 r  SCLK_RHS_OBUF_inst/O
                         net (fo=0)                   0.000     5.225    SCLK_RHS
    A12                                                               r  SCLK_RHS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cable_delay_tester_i/rhs_spi_master_0/inst/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Destination:            MOSI_RHS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.809ns (68.060%)  route 0.849ns (31.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Source):      0.535ns (routing 0.001ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.342     1.342    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.908 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     2.091    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.114 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.535     2.649    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y195        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y195        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.732 r  cable_delay_tester_i/rhs_spi_master_0/inst/MOSI_reg/Q
                         net (fo=4, routed)           0.849     3.581    MOSI_RHS_OBUF
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.726     5.307 r  MOSI_RHS_OBUF_inst/O
                         net (fo=0)                   0.000     5.307    MOSI_RHS
    G10                                                               r  MOSI_RHS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_18M_cable_delay_tester_clk_wiz_0_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.696ns  (logic 1.575ns (33.543%)  route 3.121ns (66.457%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 1.402ns (routing 0.220ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.052     3.310    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     3.403 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          1.002     4.405    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y172        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     4.629 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[13]_i_1/O
                         net (fo=1, routed)           0.067     4.696    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[13]_i_1_n_0
    SLICE_X30Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.270    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.402     4.711    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[13]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.547ns  (logic 1.572ns (34.571%)  route 2.975ns (65.428%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 1.403ns (routing 0.220ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.052     3.310    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     3.403 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.855     4.257    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y175        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     4.478 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[11]_i_1/O
                         net (fo=1, routed)           0.069     4.547    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[11]_i_1_n_0
    SLICE_X30Y175        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.270    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.403     4.712    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y175        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[11]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.517ns  (logic 1.488ns (32.942%)  route 3.029ns (67.058%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 1.407ns (routing 0.220ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.052     3.310    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     3.403 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.898     4.300    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X29Y175        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     4.437 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[10]_i_1/O
                         net (fo=1, routed)           0.080     4.517    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[10]_i_1_n_0
    SLICE_X29Y175        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.270    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.407     4.716    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y175        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[10]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.515ns  (logic 1.574ns (34.866%)  route 2.941ns (65.134%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 1.398ns (routing 0.220ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.052     3.310    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     3.403 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.826     4.229    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y169        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.223     4.452 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[1]_i_1/O
                         net (fo=1, routed)           0.063     4.515    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[1]_i_1_n_0
    SLICE_X30Y169        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.270    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.398     4.707    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y169        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[1]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.481ns  (logic 1.579ns (35.244%)  route 2.901ns (64.756%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 1.397ns (routing 0.220ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.052     3.310    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     3.403 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.770     4.173    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X28Y172        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.401 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[6]_i_1/O
                         net (fo=1, routed)           0.080     4.481    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[6]_i_1_n_0
    SLICE_X28Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.270    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.397     4.706    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[6]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.447ns  (logic 1.539ns (34.613%)  route 2.908ns (65.387%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 1.397ns (routing 0.220ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.052     3.310    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     3.403 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.789     4.192    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y174        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     4.380 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[8]_i_1/O
                         net (fo=1, routed)           0.067     4.447    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[8]_i_1_n_0
    SLICE_X30Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.270    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.397     4.706    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[8]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 1.540ns (35.320%)  route 2.820ns (64.680%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 1.397ns (routing 0.220ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.052     3.310    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     3.403 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.689     4.092    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X28Y173        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     4.281 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[4]_i_1/O
                         net (fo=1, routed)           0.080     4.361    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[4]_i_1_n_0
    SLICE_X28Y173        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.270    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.397     4.706    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y173        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[4]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.359ns  (logic 1.500ns (34.417%)  route 2.859ns (65.583%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 1.399ns (routing 0.220ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.052     3.310    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     3.403 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.712     4.115    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X29Y170        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     4.264 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[0]_i_1/O
                         net (fo=1, routed)           0.095     4.359    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[0]_i_1_n_0
    SLICE_X29Y170        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.270    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.399     4.708    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y170        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[0]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.351ns  (logic 1.505ns (34.591%)  route 2.846ns (65.409%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 1.406ns (routing 0.220ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.052     3.310    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     3.403 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.715     4.117    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X29Y172        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     4.271 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[13]_i_1/O
                         net (fo=1, routed)           0.080     4.351    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[13]_i_1_n_0
    SLICE_X29Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.270    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.406     4.715    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[13]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 1.503ns (34.601%)  route 2.841ns (65.399%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 1.406ns (routing 0.220ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.052     3.310    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.093     3.403 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.710     4.112    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X29Y172        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     4.264 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[12]_i_1/O
                         net (fo=1, routed)           0.080     4.344    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[12]_i_1_n_0
    SLICE_X29Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.270    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         1.406     4.715    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 1.111ns (51.559%)  route 1.044ns (48.441%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.906ns (routing 0.133ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.870     1.935    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.025     1.960 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.158     2.118    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X27Y174        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.021     2.139 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_1/O
                         net (fo=1, routed)           0.016     2.155    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[15]_i_1_n_0
    SLICE_X27Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.906     2.523    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[15]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.215ns  (logic 1.167ns (52.691%)  route 1.048ns (47.309%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.906ns (routing 0.133ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.870     1.935    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.025     1.960 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.159     2.119    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X27Y174        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.077     2.196 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[14]_i_1/O
                         net (fo=1, routed)           0.019     2.215    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[14]_i_1_n_0
    SLICE_X27Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.906     2.523    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[14]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.216ns  (logic 1.127ns (50.857%)  route 1.089ns (49.143%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.905ns (routing 0.133ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.870     1.935    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.025     1.960 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.203     2.163    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X27Y172        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.037     2.200 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[5]_i_1/O
                         net (fo=1, routed)           0.016     2.216    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[5]_i_1_n_0
    SLICE_X27Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.905     2.522    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[5]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.218ns  (logic 1.128ns (50.863%)  route 1.090ns (49.137%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.901ns (routing 0.133ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.870     1.935    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.025     1.960 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.203     2.163    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X27Y170        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038     2.201 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[6]_i_1/O
                         net (fo=1, routed)           0.017     2.218    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[6]_i_1_n_0
    SLICE_X27Y170        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.901     2.518    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y170        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[6]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.222ns  (logic 1.158ns (52.121%)  route 1.064ns (47.879%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.899ns (routing 0.133ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.870     1.935    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.025     1.960 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.175     2.135    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X26Y171        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.068     2.203 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[2]_i_1/O
                         net (fo=1, routed)           0.019     2.222    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[2]_i_1_n_0
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.899     2.516    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[2]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.238ns  (logic 1.111ns (49.653%)  route 1.127ns (50.347%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.906ns (routing 0.133ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.870     1.935    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.025     1.960 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.229     2.189    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X28Y170        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.021     2.210 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_1/O
                         net (fo=1, routed)           0.028     2.238    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_1_n_0
    SLICE_X28Y170        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.906     2.523    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X28Y170        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[15]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 1.193ns (53.288%)  route 1.046ns (46.712%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.899ns (routing 0.133ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.870     1.935    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.025     1.960 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.160     2.120    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X26Y171        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.103     2.223 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[3]_i_1/O
                         net (fo=1, routed)           0.016     2.239    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[3]_i_1_n_0
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.899     2.516    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X26Y171        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[3]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.244ns  (logic 1.111ns (49.508%)  route 1.133ns (50.492%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.913ns (routing 0.133ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.870     1.935    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.025     1.960 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.235     2.195    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X29Y172        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.021     2.216 r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[12]_i_1/O
                         net (fo=1, routed)           0.028     2.244    cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out[12]_i_1_n_0
    SLICE_X29Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.913     2.530    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X29Y172        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/b_data_out_reg[12]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.247ns  (logic 1.127ns (50.167%)  route 1.120ns (49.833%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.905ns (routing 0.133ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.870     1.935    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.025     1.960 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.231     2.192    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X30Y174        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.037     2.229 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[8]_i_1/O
                         net (fo=1, routed)           0.018     2.247    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[8]_i_1_n_0
    SLICE_X30Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.905     2.522    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X30Y174        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[8]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_18M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@27.782ns period=55.565ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.248ns  (logic 1.157ns (51.474%)  route 1.091ns (48.526%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.901ns (routing 0.133ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.870     1.935    cable_delay_tester_i/rhd_spi_master_0/inst/MISO
    SLICE_X25Y180        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.025     1.960 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2/O
                         net (fo=32, routed)          0.203     2.163    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[15]_i_2_n_0
    SLICE_X27Y170        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.067     2.230 r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[2]_i_1/O
                         net (fo=1, routed)           0.018     2.248    cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out[2]_i_1_n_0
    SLICE_X27Y170        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_18M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.591    cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.617 r  cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=132, routed)         0.901     2.518    cable_delay_tester_i/rhd_spi_master_0/inst/clk
    SLICE_X27Y170        FDRE                                         r  cable_delay_tester_i/rhd_spi_master_0/inst/a_data_out_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_39M_cable_delay_tester_clk_wiz_0_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.782ns  (logic 1.570ns (32.833%)  route 3.212ns (67.167%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 0.885ns (routing 0.001ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.170     3.421    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.554 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.947     4.501    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X29Y215        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     4.687 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[11]_i_1/O
                         net (fo=1, routed)           0.095     4.782    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[11]_i_1_n_0
    SLICE_X29Y215        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.885     4.200    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y215        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[11]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.723ns  (logic 1.569ns (33.222%)  route 3.154ns (66.778%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 0.885ns (routing 0.001ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.170     3.421    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.554 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.888     4.442    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X29Y215        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     4.627 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[10]_i_1/O
                         net (fo=1, routed)           0.096     4.723    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[10]_i_1_n_0
    SLICE_X29Y215        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.885     4.200    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y215        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[10]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.610ns (34.812%)  route 3.015ns (65.188%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 0.882ns (routing 0.001ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.170     3.421    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.554 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.772     4.326    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X29Y213        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     4.552 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[21]_i_1/O
                         net (fo=1, routed)           0.073     4.625    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[21]_i_1_n_0
    SLICE_X29Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.882     4.197    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[21]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.621ns  (logic 1.570ns (33.978%)  route 3.051ns (66.022%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 0.864ns (routing 0.001ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.170     3.421    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.554 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.815     4.369    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X26Y213        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.186     4.555 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[9]_i_1/O
                         net (fo=1, routed)           0.066     4.621    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[9]_i_1_n_0
    SLICE_X26Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.864     4.179    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X26Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[9]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.605ns  (logic 1.573ns (34.158%)  route 3.032ns (65.842%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 0.893ns (routing 0.001ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.170     3.421    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.554 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.782     4.336    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X28Y221        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     4.525 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[30]_i_1/O
                         net (fo=1, routed)           0.080     4.605    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[30]_i_1_n_0
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.893     4.208    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[30]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.585ns  (logic 1.572ns (34.287%)  route 3.013ns (65.713%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 0.882ns (routing 0.001ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.170     3.421    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.554 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.762     4.316    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X29Y213        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     4.504 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[20]_i_1/O
                         net (fo=1, routed)           0.081     4.585    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[20]_i_1_n_0
    SLICE_X29Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.882     4.197    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[20]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 1.611ns (35.231%)  route 2.962ns (64.769%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 0.864ns (routing 0.001ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.170     3.421    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.554 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.722     4.276    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X26Y213        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     4.503 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[8]_i_1/O
                         net (fo=1, routed)           0.070     4.573    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[8]_i_1_n_0
    SLICE_X26Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.864     4.179    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X26Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[8]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.535ns  (logic 1.535ns (33.848%)  route 3.000ns (66.152%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 0.886ns (routing 0.001ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.170     3.421    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.554 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.734     4.288    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X29Y216        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     4.439 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[16]_i_1/O
                         net (fo=1, routed)           0.096     4.535    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[16]_i_1_n_0
    SLICE_X29Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.886     4.201    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[16]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.517ns  (logic 1.519ns (33.629%)  route 2.998ns (66.371%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 0.886ns (routing 0.001ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.170     3.421    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.554 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.733     4.287    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X29Y216        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     4.422 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[17]_i_1/O
                         net (fo=1, routed)           0.095     4.517    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[17]_i_1_n_0
    SLICE_X29Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.886     4.201    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X29Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[17]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.514ns  (logic 1.570ns (34.780%)  route 2.944ns (65.220%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.258ns
  Clock Net Delay (Destination): 0.878ns (routing 0.001ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.170     3.421    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.554 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.708     4.262    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X27Y216        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.186     4.448 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[25]_i_1/O
                         net (fo=1, routed)           0.066     4.514    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[25]_i_1_n_0
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        2.224     2.224    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.963 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.276    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.315 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.878     4.193    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y216        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.237ns  (logic 1.115ns (49.844%)  route 1.122ns (50.156%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.925     1.983    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     2.020 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.179     2.199    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X27Y212        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     2.219 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[27]_i_1/O
                         net (fo=1, routed)           0.018     2.237    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[27]_i_1_n_0
    SLICE_X27Y212        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.569     2.190    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y212        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[27]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.262ns  (logic 1.115ns (49.290%)  route 1.147ns (50.710%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.571ns (routing 0.001ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.925     1.983    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     2.020 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.204     2.224    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X27Y214        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     2.244 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[29]_i_1/O
                         net (fo=1, routed)           0.018     2.262    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[29]_i_1_n_0
    SLICE_X27Y214        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.571     2.192    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y214        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[29]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.299ns  (logic 1.185ns (51.552%)  route 1.114ns (48.448%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.925     1.983    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     2.020 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.168     2.189    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X27Y212        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.090     2.279 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[2]_i_1/O
                         net (fo=1, routed)           0.020     2.299    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[2]_i_1_n_0
    SLICE_X27Y212        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.569     2.190    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y212        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[2]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.305ns  (logic 1.148ns (49.816%)  route 1.157ns (50.184%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.570ns (routing 0.001ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.925     1.983    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     2.020 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.224     2.245    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X27Y213        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.053     2.298 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[0]_i_1/O
                         net (fo=1, routed)           0.007     2.305    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[0]_i_1_n_0
    SLICE_X27Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.570     2.191    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[0]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.310ns  (logic 1.116ns (48.312%)  route 1.194ns (51.688%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.585ns (routing 0.001ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.925     1.983    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     2.020 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.249     2.269    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X28Y221        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.021     2.290 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[23]_i_1/O
                         net (fo=1, routed)           0.020     2.310    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[23]_i_1_n_0
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.585     2.206    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X28Y221        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[23]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.311ns  (logic 1.162ns (50.279%)  route 1.149ns (49.721%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.571ns (routing 0.001ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.925     1.983    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     2.020 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.204     2.224    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X27Y214        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.067     2.291 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[4]_i_1/O
                         net (fo=1, routed)           0.020     2.311    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[4]_i_1_n_0
    SLICE_X27Y214        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.571     2.192    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y214        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[4]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.312ns  (logic 1.185ns (51.255%)  route 1.127ns (48.745%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.925     1.983    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     2.020 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.183     2.203    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X27Y212        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.293 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[26]_i_1/O
                         net (fo=1, routed)           0.019     2.312    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[26]_i_1_n_0
    SLICE_X27Y212        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.569     2.190    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y212        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[26]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.313ns  (logic 1.198ns (51.802%)  route 1.115ns (48.198%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.569ns (routing 0.001ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.925     1.983    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     2.020 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.173     2.194    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X27Y212        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.103     2.297 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[3]_i_1/O
                         net (fo=1, routed)           0.016     2.313    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[3]_i_1_n_0
    SLICE_X27Y212        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.569     2.190    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y212        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[3]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.318ns  (logic 1.172ns (50.569%)  route 1.146ns (49.431%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.570ns (routing 0.001ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.925     1.983    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     2.020 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.201     2.222    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X27Y213        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.077     2.299 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[1]_i_1/O
                         net (fo=1, routed)           0.019     2.318    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[1]_i_1_n_0
    SLICE_X27Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.570     2.191    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y213        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[1]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_39M_cable_delay_tester_clk_wiz_0_0  {rise@0.000ns fall@12.816ns period=25.632ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.325ns  (logic 1.185ns (50.979%)  route 1.140ns (49.021%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.571ns (routing 0.001ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.925     1.983    cable_delay_tester_i/rhs_spi_master_0/inst/MISO
    SLICE_X27Y201        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     2.020 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[31]_i_2/O
                         net (fo=32, routed)          0.198     2.219    cable_delay_tester_i/rhs_spi_master_0/inst/data_out1_in[31]
    SLICE_X27Y214        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     2.309 r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.016     2.325    cable_delay_tester_i/rhs_spi_master_0/inst/data_out[5]_i_1_n_0
    SLICE_X27Y214        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_39M_cable_delay_tester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y77        BUFG_PS                      0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4485, routed)        1.466     1.466    cable_delay_tester_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     1.387 r  cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.595    cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.621 r  cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=127, routed)         0.571     2.192    cable_delay_tester_i/rhs_spi_master_0/inst/clk
    SLICE_X27Y214        FDRE                                         r  cable_delay_tester_i/rhs_spi_master_0/inst/data_out_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.572ns  (logic 1.251ns (35.026%)  route 2.321ns (64.974%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.438ns (routing 1.182ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.321     3.572    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[64]
    SLICE_X28Y200        SRL16E                                       r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.438     2.654    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y200        SRL16E                                       r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8/CLK

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.499ns  (logic 1.387ns (39.646%)  route 2.112ns (60.354%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.393ns (routing 1.182ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.043     3.294    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[64]
    SLICE_X27Y195        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.136     3.430 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_1/O
                         net (fo=1, routed)           0.069     3.499    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X27Y195        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.393     2.609    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X27Y195        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.429ns  (logic 1.348ns (39.319%)  route 2.081ns (60.681%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.746ns (routing 1.182ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.054     3.312    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[37]
    SLICE_X25Y180        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     3.402 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M_i_1/O
                         net (fo=1, routed)           0.027     3.429    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X25Y180        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.746     2.962    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X25Y180        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 1.258ns (37.251%)  route 2.119ns (62.749%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.790ns (routing 1.182ns, distribution 1.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.119     3.377    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[37]
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        2.790     3.006    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.965ns  (logic 1.065ns (54.207%)  route 0.900ns (45.793%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.865ns (routing 0.795ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.900     1.965    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[37]
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.865     2.052    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X25Y181        SRL16E                                       r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK

Slack:                    inf
  Source:                 MISO_RHD
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 1.089ns (55.362%)  route 0.878ns (44.638%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.815ns (routing 0.795ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  MISO_RHD (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHD_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  MISO_RHD_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    MISO_RHD_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  MISO_RHD_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.871     1.936    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[37]
    SLICE_X25Y180        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.024     1.960 r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M_i_1/O
                         net (fo=1, routed)           0.007     1.967    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X25Y180        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.815     2.002    cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X25Y180        FDRE                                         r  cable_delay_tester_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.023ns  (logic 1.125ns (55.621%)  route 0.898ns (44.379%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.603ns (routing 0.795ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.879     1.937    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[64]
    SLICE_X27Y195        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.067     2.004 r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_1/O
                         net (fo=1, routed)           0.019     2.023    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X27Y195        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.603     1.790    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X27Y195        FDRE                                         r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 MISO_RHS
                            (input port)
  Destination:            cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.037ns  (logic 1.058ns (51.931%)  route 0.979ns (48.069%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.654ns (routing 0.795ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  MISO_RHS (IN)
                         net (fo=0)                   0.000     0.000    MISO_RHS_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.058     1.058 r  MISO_RHS_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.058    MISO_RHS_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.058 r  MISO_RHS_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.979     2.037    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[64]
    SLICE_X28Y200        SRL16E                                       r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=4485, routed)        1.654     1.841    cable_delay_tester_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y200        SRL16E                                       r  cable_delay_tester_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.853ns  (logic 4.985ns (85.175%)  route 0.868ns (14.825%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.045ns (routing 1.022ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.772     5.572    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X45Y156        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.185     5.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.096     5.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X45Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.045     4.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 4.800ns (82.699%)  route 1.004ns (17.301%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.993ns (routing 1.022ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.004     5.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X39Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.993     4.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X39Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 4.934ns (88.922%)  route 0.615ns (11.078%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.049ns (routing 1.022ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.519     5.319    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X45Y168        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.134     5.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.096     5.549    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X45Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.049     4.160    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X45Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.164ns  (logic 4.857ns (94.063%)  route 0.307ns (5.937%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.065ns (routing 1.022ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.244     5.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X47Y163        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.057     5.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.063     5.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.607     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.065     4.176    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.486ns (78.518%)  route 0.133ns (21.482%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.364ns (routing 0.670ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.117     0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X47Y163        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.021     0.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.016     0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.364     7.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.532ns (67.033%)  route 0.262ns (32.967%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.354ns (routing 0.670ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.233     0.698    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X45Y168        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.067     0.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.029     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X45Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.354     7.962    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X45Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.465ns (54.309%)  route 0.391ns (45.691%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.331ns (routing 0.670ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.391     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X39Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.331     7.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X39Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.555ns (61.014%)  route 0.355ns (38.986%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.352ns (routing 0.670ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.326     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X45Y156        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.090     0.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.029     0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X45Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.782     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.352     7.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C





