|top_geral
CLOCK_50 => Project1_top:top_comp.clk_50
CLOCK_27 => Project1_top:top_comp.clk_27
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> Project1_top:top_comp.OV7670_SIOD
GPIO_0[2] <> GPIO_0[2]
GPIO_0[3] <> GPIO_0[3]
GPIO_0[7] <> GPIO_0[7]
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
LEDR[0] << comb.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << LEDR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << LEDR[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << LEDR[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] << LEDR[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] << LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] << LEDR[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] << LEDR[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] << LEDR[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] << LEDR[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] << LEDR[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] << LEDR[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] << LEDR[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] << LEDR[17].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => Project1_top:top_comp.S_W[0]
SW[1] => Project1_top:top_comp.S_W[1]
SW[2] => Project1_top:top_comp.S_W[2]
SW[3] => Project1_top:top_comp.S_W[3]
SW[4] => Project1_top:top_comp.S_W[4]
SW[5] => Project1_top:top_comp.S_W[5]
SW[6] => Project1_top:top_comp.S_W[6]
SW[7] => Project1_top:top_comp.S_W[7]
SW[8] => Project1_top:top_comp.S_W[8]
SW[9] => Project1_top:top_comp.S_W[9]
KEY[0] => Project1_top:top_comp.K_EY[0]
KEY[1] => Project1_top:top_comp.K_EY[1]
KEY[2] => Project1_top:top_comp.K_EY[2]
KEY[3] => Project1_top:top_comp.K_EY[3]
HEX0[0] << Project1_top:top_comp.centroX1[0]
HEX0[1] << Project1_top:top_comp.centroX1[1]
HEX0[2] << Project1_top:top_comp.centroX1[2]
HEX0[3] << Project1_top:top_comp.centroX1[3]
HEX0[4] << Project1_top:top_comp.centroX1[4]
HEX0[5] << Project1_top:top_comp.centroX1[5]
HEX0[6] << Project1_top:top_comp.centroX1[6]
HEX1[0] << Project1_top:top_comp.centroX2[0]
HEX1[1] << Project1_top:top_comp.centroX2[1]
HEX1[2] << Project1_top:top_comp.centroX2[2]
HEX1[3] << Project1_top:top_comp.centroX2[3]
HEX1[4] << Project1_top:top_comp.centroX2[4]
HEX1[5] << Project1_top:top_comp.centroX2[5]
HEX1[6] << Project1_top:top_comp.centroX2[6]
HEX2[0] << Project1_top:top_comp.centroY1[0]
HEX2[1] << Project1_top:top_comp.centroY1[1]
HEX2[2] << Project1_top:top_comp.centroY1[2]
HEX2[3] << Project1_top:top_comp.centroY1[3]
HEX2[4] << Project1_top:top_comp.centroY1[4]
HEX2[5] << Project1_top:top_comp.centroY1[5]
HEX2[6] << Project1_top:top_comp.centroY1[6]
HEX3[0] << Project1_top:top_comp.centroY2[0]
HEX3[1] << Project1_top:top_comp.centroY2[1]
HEX3[2] << Project1_top:top_comp.centroY2[2]
HEX3[3] << Project1_top:top_comp.centroY2[3]
HEX3[4] << Project1_top:top_comp.centroY2[4]
HEX3[5] << Project1_top:top_comp.centroY2[5]
HEX3[6] << Project1_top:top_comp.centroY2[6]


|top_geral|Project1_top:top_comp
clk_50 => Top_AchandoPonto:achandoPonto.clk_50
clk_50 => xclk.CLK
clk_27 => ~NO_FANOUT~
OV7670_SIOC <= OV7670_driver:ovdr.sioc
OV7670_SIOD <> OV7670_driver:ovdr.siod
OV7670_VSYNC => OV7670_capture:ovcap.vsync
OV7670_HREF => OV7670_capture:ovcap.href
OV7670_PCLK => OV7670_capture:ovcap.pclk
OV7670_PCLK => framebuffer:fb.wrclock
OV7670_XCLK <= xclk.DB_MAX_OUTPUT_PORT_TYPE
OV7670_D[0] => OV7670_capture:ovcap.dport[0]
OV7670_D[1] => OV7670_capture:ovcap.dport[1]
OV7670_D[2] => OV7670_capture:ovcap.dport[2]
OV7670_D[3] => OV7670_capture:ovcap.dport[3]
OV7670_D[4] => OV7670_capture:ovcap.dport[4]
OV7670_D[5] => OV7670_capture:ovcap.dport[5]
OV7670_D[6] => OV7670_capture:ovcap.dport[6]
OV7670_D[7] => OV7670_capture:ovcap.dport[7]
OV7670_RESET <= <VCC>
OV7670_PWDN <= <GND>
S_W[0] => OV7670_driver:ovdr.S_W[0]
S_W[1] => OV7670_driver:ovdr.S_W[1]
S_W[2] => OV7670_driver:ovdr.S_W[2]
S_W[3] => OV7670_driver:ovdr.S_W[3]
S_W[4] => OV7670_driver:ovdr.S_W[4]
S_W[5] => OV7670_driver:ovdr.S_W[5]
S_W[5] => OV7670_capture:ovcap.S_W5
S_W[6] => OV7670_driver:ovdr.S_W[6]
S_W[6] => OV7670_capture:ovcap.S_W6
S_W[7] => survmode.IN0
S_W[7] => OV7670_driver:ovdr.S_W[7]
S_W[8] => survmode.IN1
S_W[8] => OV7670_driver:ovdr.S_W[8]
S_W[9] => OV7670_driver:ovdr.S_W[9]
K_EY[0] => OV7670_driver:ovdr.K_EY[0]
K_EY[1] => OV7670_driver:ovdr.K_EY[1]
K_EY[2] => OV7670_driver:ovdr.K_EY[2]
K_EY[3] => OV7670_driver:ovdr.K_EY[3]
centroX1[0] <= Top_AchandoPonto:achandoPonto.centroX1[0]
centroX1[1] <= Top_AchandoPonto:achandoPonto.centroX1[1]
centroX1[2] <= Top_AchandoPonto:achandoPonto.centroX1[2]
centroX1[3] <= Top_AchandoPonto:achandoPonto.centroX1[3]
centroX1[4] <= Top_AchandoPonto:achandoPonto.centroX1[4]
centroX1[5] <= Top_AchandoPonto:achandoPonto.centroX1[5]
centroX1[6] <= Top_AchandoPonto:achandoPonto.centroX1[6]
centroX2[0] <= Top_AchandoPonto:achandoPonto.centroX2[0]
centroX2[1] <= Top_AchandoPonto:achandoPonto.centroX2[1]
centroX2[2] <= Top_AchandoPonto:achandoPonto.centroX2[2]
centroX2[3] <= Top_AchandoPonto:achandoPonto.centroX2[3]
centroX2[4] <= Top_AchandoPonto:achandoPonto.centroX2[4]
centroX2[5] <= Top_AchandoPonto:achandoPonto.centroX2[5]
centroX2[6] <= Top_AchandoPonto:achandoPonto.centroX2[6]
centroY1[0] <= Top_AchandoPonto:achandoPonto.centroY1[0]
centroY1[1] <= Top_AchandoPonto:achandoPonto.centroY1[1]
centroY1[2] <= Top_AchandoPonto:achandoPonto.centroY1[2]
centroY1[3] <= Top_AchandoPonto:achandoPonto.centroY1[3]
centroY1[4] <= Top_AchandoPonto:achandoPonto.centroY1[4]
centroY1[5] <= Top_AchandoPonto:achandoPonto.centroY1[5]
centroY1[6] <= Top_AchandoPonto:achandoPonto.centroY1[6]
centroY2[0] <= Top_AchandoPonto:achandoPonto.centroY2[0]
centroY2[1] <= Top_AchandoPonto:achandoPonto.centroY2[1]
centroY2[2] <= Top_AchandoPonto:achandoPonto.centroY2[2]
centroY2[3] <= Top_AchandoPonto:achandoPonto.centroY2[3]
centroY2[4] <= Top_AchandoPonto:achandoPonto.centroY2[4]
centroY2[5] <= Top_AchandoPonto:achandoPonto.centroY2[5]
centroY2[6] <= Top_AchandoPonto:achandoPonto.centroY2[6]


|top_geral|Project1_top:top_comp|ov7670_driver:ovdr
iclk50 => sccb:rw.iclk
iclk50 => ov7670_registers:ovreg.iclk
config_finished <= ov7670_registers:ovreg.reg_loaded
sioc <= sccb:rw.sioc
siod <> sccb:rw.siod
s_w[0] => ov7670_registers:ovreg.s_w[0]
s_w[1] => ov7670_registers:ovreg.s_w[1]
s_w[2] => ov7670_registers:ovreg.s_w[2]
s_w[3] => ov7670_registers:ovreg.s_w[3]
s_w[4] => ov7670_registers:ovreg.s_w[4]
s_w[5] => ov7670_registers:ovreg.s_w[5]
s_w[6] => ov7670_registers:ovreg.s_w[6]
s_w[7] => ov7670_registers:ovreg.s_w[7]
s_w[8] => ov7670_registers:ovreg.s_w[8]
s_w[9] => ov7670_registers:ovreg.s_w[9]
k_ey[0] => ov7670_registers:ovreg.k_ey[0]
k_ey[1] => ov7670_registers:ovreg.k_ey[1]
k_ey[2] => ov7670_registers:ovreg.k_ey[2]
k_ey[3] => ~NO_FANOUT~


|top_geral|Project1_top:top_comp|ov7670_driver:ovdr|sccb:rw
iclk => counter[0].CLK
iclk => counter[1].CLK
iclk => counter[2].CLK
iclk => counter[3].CLK
iclk => counter[4].CLK
iclk => counter[5].CLK
iclk => counter[6].CLK
iclk => counter[7].CLK
iclk => scl_line[0].CLK
iclk => scl_line[1].CLK
iclk => scl_line[2].CLK
iclk => scl_line[3].CLK
iclk => scl_line[4].CLK
iclk => scl_line[5].CLK
iclk => scl_line[6].CLK
iclk => scl_line[7].CLK
iclk => scl_line[8].CLK
iclk => scl_line[9].CLK
iclk => scl_line[10].CLK
iclk => scl_line[11].CLK
iclk => scl_line[12].CLK
iclk => scl_line[13].CLK
iclk => scl_line[14].CLK
iclk => scl_line[15].CLK
iclk => scl_line[16].CLK
iclk => scl_line[17].CLK
iclk => scl_line[18].CLK
iclk => scl_line[19].CLK
iclk => scl_line[20].CLK
iclk => scl_line[21].CLK
iclk => scl_line[22].CLK
iclk => scl_line[23].CLK
iclk => scl_line[24].CLK
iclk => scl_line[25].CLK
iclk => scl_line[26].CLK
iclk => scl_line[27].CLK
iclk => scl_line[28].CLK
iclk => scl_line[29].CLK
iclk => scl_line[30].CLK
iclk => scl_line[31].CLK
iclk => scl_line[32].CLK
iclk => scl_line[33].CLK
iclk => scl_line[34].CLK
iclk => scl_line[35].CLK
iclk => scl_line[36].CLK
iclk => scl_line[37].CLK
iclk => scl_line[38].CLK
iclk => scl_line[39].CLK
iclk => scl_line[40].CLK
iclk => sda_line[0].CLK
iclk => sda_line[1].CLK
iclk => sda_line[2].CLK
iclk => sda_line[3].CLK
iclk => sda_line[4].CLK
iclk => sda_line[5].CLK
iclk => sda_line[6].CLK
iclk => sda_line[7].CLK
iclk => sda_line[8].CLK
iclk => sda_line[9].CLK
iclk => sda_line[10].CLK
iclk => sda_line[11].CLK
iclk => sda_line[12].CLK
iclk => sda_line[13].CLK
iclk => sda_line[14].CLK
iclk => sda_line[15].CLK
iclk => sda_line[16].CLK
iclk => sda_line[17].CLK
iclk => sda_line[18].CLK
iclk => sda_line[19].CLK
iclk => sda_line[20].CLK
iclk => sda_line[21].CLK
iclk => sda_line[22].CLK
iclk => sda_line[23].CLK
iclk => sda_line[24].CLK
iclk => sda_line[25].CLK
iclk => sda_line[26].CLK
iclk => sda_line[27].CLK
iclk => sda_line[28].CLK
iclk => sda_line[29].CLK
iclk => sda_line[30].CLK
iclk => sda_line[31].CLK
iclk => sda_line[32].CLK
iclk => sda_line[33].CLK
iclk => sda_line[34].CLK
iclk => sda_line[35].CLK
iclk => sda_line[36].CLK
iclk => sda_line[37].CLK
iclk => sda_line[38].CLK
iclk => sda_line[39].CLK
iclk => sda_line[40].CLK
iclk => sioc~reg0.CLK
iclk => busystate~reg0.CLK
siod <> siod
sioc <= sioc~reg0.DB_MAX_OUTPUT_PORT_TYPE
busystate <= busystate~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => sda_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => scl_line.OUTPUTSELECT
ready => busystate.OUTPUTSELECT
ready => counter.OUTPUTSELECT
ready => counter.OUTPUTSELECT
ready => counter.OUTPUTSELECT
ready => counter.OUTPUTSELECT
ready => counter.OUTPUTSELECT
ready => counter.OUTPUTSELECT
ready => counter.OUTPUTSELECT
ready => counter.OUTPUTSELECT
cam_address[0] => sda_line.DATAB
cam_address[1] => sda_line.DATAB
cam_address[2] => sda_line.DATAB
cam_address[3] => sda_line.DATAB
cam_address[4] => sda_line.DATAB
cam_address[5] => sda_line.DATAB
cam_address[6] => sda_line.DATAB
cam_address[7] => sda_line.DATAB
regid[0] => sda_line.DATAB
regid[1] => sda_line.DATAB
regid[2] => sda_line.DATAB
regid[3] => sda_line.DATAB
regid[4] => sda_line.DATAB
regid[5] => sda_line.DATAB
regid[6] => sda_line.DATAB
regid[7] => sda_line.DATAB
regdata[0] => sda_line.DATAB
regdata[1] => sda_line.DATAB
regdata[2] => sda_line.DATAB
regdata[3] => sda_line.DATAB
regdata[4] => sda_line.DATAB
regdata[5] => sda_line.DATAB
regdata[6] => sda_line.DATAB
regdata[7] => sda_line.DATAB


|top_geral|Project1_top:top_comp|ov7670_driver:ovdr|OV7670_registers:ovreg
iclk => debounce:b1.clk
iclk => sreg[0].CLK
iclk => sreg[1].CLK
iclk => sreg[2].CLK
iclk => sreg[3].CLK
iclk => sreg[4].CLK
iclk => sreg[5].CLK
iclk => sreg[6].CLK
iclk => sreg[7].CLK
iclk => sreg[8].CLK
iclk => sreg[9].CLK
iclk => sreg[10].CLK
iclk => sreg[11].CLK
iclk => sreg[12].CLK
iclk => sreg[13].CLK
iclk => sreg[14].CLK
iclk => sreg[15].CLK
iclk => nextRegAddr[0].CLK
iclk => nextRegAddr[1].CLK
iclk => nextRegAddr[2].CLK
iclk => nextRegAddr[3].CLK
iclk => nextRegAddr[4].CLK
iclk => nextRegAddr[5].CLK
iclk => nextRegAddr[6].CLK
iclk => nextRegAddr[7].CLK
gostate => nextRegAddr.OUTPUTSELECT
gostate => nextRegAddr.OUTPUTSELECT
gostate => nextRegAddr.OUTPUTSELECT
gostate => nextRegAddr.OUTPUTSELECT
gostate => nextRegAddr.OUTPUTSELECT
gostate => nextRegAddr.OUTPUTSELECT
gostate => nextRegAddr.OUTPUTSELECT
gostate => nextRegAddr.OUTPUTSELECT
s_w[0] => Mux13.IN263
s_w[0] => Mux29.IN263
s_w[1] => Mux8.IN263
s_w[1] => Mux24.IN263
s_w[2] => Mux9.IN262
s_w[2] => Mux25.IN262
s_w[2] => Mux12.IN262
s_w[2] => Mux28.IN262
s_w[2] => Mux13.IN261
s_w[2] => Mux29.IN261
s_w[3] => Mux9.IN263
s_w[3] => Mux25.IN263
s_w[3] => Mux12.IN263
s_w[3] => Mux28.IN263
s_w[3] => Mux13.IN262
s_w[3] => Mux29.IN262
s_w[4] => Mux8.IN254
s_w[4] => Mux24.IN254
s_w[4] => Mux9.IN253
s_w[4] => Mux25.IN253
s_w[4] => Mux10.IN255
s_w[4] => Mux26.IN255
s_w[4] => Mux11.IN255
s_w[4] => Mux27.IN255
s_w[4] => Mux12.IN253
s_w[4] => Mux28.IN253
s_w[4] => Mux13.IN252
s_w[4] => Mux29.IN252
s_w[4] => Mux14.IN255
s_w[4] => Mux30.IN255
s_w[4] => Mux15.IN255
s_w[4] => Mux31.IN255
s_w[5] => ~NO_FANOUT~
s_w[6] => ~NO_FANOUT~
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[7] => sreg.OUTPUTSELECT
s_w[8] => ~NO_FANOUT~
s_w[9] => ~NO_FANOUT~
k_ey[0] => ~NO_FANOUT~
k_ey[1] => ~NO_FANOUT~
k_ey[2] => debounce:b1.i
regs[0] <= sreg[0].DB_MAX_OUTPUT_PORT_TYPE
regs[1] <= sreg[1].DB_MAX_OUTPUT_PORT_TYPE
regs[2] <= sreg[2].DB_MAX_OUTPUT_PORT_TYPE
regs[3] <= sreg[3].DB_MAX_OUTPUT_PORT_TYPE
regs[4] <= sreg[4].DB_MAX_OUTPUT_PORT_TYPE
regs[5] <= sreg[5].DB_MAX_OUTPUT_PORT_TYPE
regs[6] <= sreg[6].DB_MAX_OUTPUT_PORT_TYPE
regs[7] <= sreg[7].DB_MAX_OUTPUT_PORT_TYPE
regs[8] <= sreg[8].DB_MAX_OUTPUT_PORT_TYPE
regs[9] <= sreg[9].DB_MAX_OUTPUT_PORT_TYPE
regs[10] <= sreg[10].DB_MAX_OUTPUT_PORT_TYPE
regs[11] <= sreg[11].DB_MAX_OUTPUT_PORT_TYPE
regs[12] <= sreg[12].DB_MAX_OUTPUT_PORT_TYPE
regs[13] <= sreg[13].DB_MAX_OUTPUT_PORT_TYPE
regs[14] <= sreg[14].DB_MAX_OUTPUT_PORT_TYPE
regs[15] <= sreg[15].DB_MAX_OUTPUT_PORT_TYPE
reg_loaded <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_geral|Project1_top:top_comp|ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1
clk => o~reg0.CLK
clk => i2.CLK
i => o.OUTPUTSELECT
i => i2.DATAIN
o <= o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_geral|Project1_top:top_comp|OV7670_capture:ovcap
pclk => we_reg.CLK
pclk => hold_data[0].CLK
pclk => hold_data[1].CLK
pclk => hold_data[2].CLK
pclk => hold_data[3].CLK
pclk => hold_data[4].CLK
pclk => hold_data[5].CLK
pclk => hold_data[6].CLK
pclk => hold_data[7].CLK
pclk => hold_data[8].CLK
pclk => hold_data[9].CLK
pclk => hold_data[10].CLK
pclk => hold_data[11].CLK
pclk => hold_data[12].CLK
pclk => hold_data[13].CLK
pclk => hold_data[14].CLK
pclk => hold_data[15].CLK
pclk => href_last[0].CLK
pclk => href_last[1].CLK
pclk => href_last[2].CLK
pclk => href_last[3].CLK
pclk => href_last[4].CLK
pclk => href_last[5].CLK
pclk => href_last[6].CLK
pclk => hold_href.CLK
pclk => duty[0].CLK
pclk => duty[1].CLK
pclk => cnt[0].CLK
pclk => cnt[1].CLK
pclk => cnt[2].CLK
pclk => cnt[3].CLK
pclk => cnt[4].CLK
pclk => cnt[5].CLK
pclk => cnt[6].CLK
pclk => cnt[7].CLK
pclk => cnt[8].CLK
pclk => cnt[9].CLK
pclk => cnt[10].CLK
pclk => cnt[11].CLK
pclk => cnt[12].CLK
pclk => cnt[13].CLK
pclk => cnt[14].CLK
pclk => cnt[15].CLK
pclk => cnt[16].CLK
pclk => cnt[17].CLK
pclk => cnt[18].CLK
pclk => cnt[19].CLK
pclk => cnt[20].CLK
pclk => cnt[21].CLK
pclk => cnt[22].CLK
pclk => cnt[23].CLK
pclk => cnt[24].CLK
pclk => cnt[25].CLK
pclk => cnt[26].CLK
pclk => cnt[27].CLK
pclk => cnt[28].CLK
pclk => cnt[29].CLK
pclk => cnt[30].CLK
pclk => framecnt[0].CLK
pclk => framecnt[1].CLK
pclk => framecnt[2].CLK
pclk => framecnt[3].CLK
pclk => framecnt[4].CLK
pclk => framecnt[5].CLK
pclk => framecnt[6].CLK
pclk => framecnt[7].CLK
pclk => framecnt[8].CLK
pclk => framecnt[9].CLK
pclk => framecnt[10].CLK
pclk => framecnt[11].CLK
pclk => framecnt[12].CLK
pclk => framecnt[13].CLK
pclk => framecnt[14].CLK
pclk => framecnt[15].CLK
pclk => framecnt[16].CLK
pclk => framecnt[17].CLK
pclk => framecnt[18].CLK
pclk => framecnt[19].CLK
pclk => framecnt[20].CLK
pclk => framecnt[21].CLK
pclk => framecnt[22].CLK
pclk => framecnt[23].CLK
pclk => framecnt[24].CLK
pclk => framecnt[25].CLK
pclk => framecnt[26].CLK
pclk => framecnt[27].CLK
pclk => framecnt[28].CLK
pclk => framecnt[29].CLK
pclk => framecnt[30].CLK
pclk => saveframe.CLK
pclk => address[0].CLK
pclk => address[1].CLK
pclk => address[2].CLK
pclk => address[3].CLK
pclk => address[4].CLK
pclk => address[5].CLK
pclk => address[6].CLK
pclk => address[7].CLK
pclk => address[8].CLK
pclk => address[9].CLK
pclk => address[10].CLK
pclk => address[11].CLK
pclk => address[12].CLK
pclk => max[0].CLK
pclk => max[1].CLK
pclk => max[2].CLK
pclk => max[3].CLK
pclk => max[4].CLK
pclk => max[5].CLK
pclk => max[6].CLK
pclk => max[7].CLK
pclk => max[8].CLK
pclk => max[9].CLK
pclk => max[10].CLK
pclk => max[11].CLK
pclk => max[12].CLK
pclk => max[13].CLK
pclk => max[14].CLK
pclk => max[15].CLK
pclk => max[16].CLK
pclk => max[17].CLK
pclk => max[18].CLK
pclk => max[19].CLK
pclk => max[20].CLK
pclk => max[21].CLK
pclk => max[22].CLK
pclk => max[23].CLK
pclk => max[24].CLK
pclk => max[25].CLK
pclk => max[26].CLK
pclk => max[27].CLK
pclk => max[28].CLK
pclk => max[29].CLK
pclk => max[30].CLK
pclk => latched_vsync.CLK
pclk => latched_href.CLK
pclk => latched_data[0].CLK
pclk => latched_data[1].CLK
pclk => latched_data[2].CLK
pclk => latched_data[3].CLK
pclk => latched_data[4].CLK
pclk => latched_data[5].CLK
pclk => latched_data[6].CLK
pclk => latched_data[7].CLK
vsync => latched_vsync.DATAIN
href => latched_href.DATAIN
surv => address.OUTPUTSELECT
surv => address.OUTPUTSELECT
surv => address.OUTPUTSELECT
surv => address.OUTPUTSELECT
surv => address.OUTPUTSELECT
surv => address.OUTPUTSELECT
surv => address.OUTPUTSELECT
surv => address.OUTPUTSELECT
surv => address.OUTPUTSELECT
surv => address.OUTPUTSELECT
surv => address.OUTPUTSELECT
surv => address.OUTPUTSELECT
surv => address.OUTPUTSELECT
surv => saveframe.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => framecnt.OUTPUTSELECT
surv => we_reg.OUTPUTSELECT
s_w5 => Equal0.IN61
s_w5 => Equal0.IN59
s_w5 => Equal0.IN60
s_w6 => duty.OUTPUTSELECT
s_w6 => duty.OUTPUTSELECT
s_w6 => href_last.OUTPUTSELECT
s_w6 => href_last.OUTPUTSELECT
s_w6 => href_last.OUTPUTSELECT
s_w6 => href_last.OUTPUTSELECT
s_w6 => href_last.OUTPUTSELECT
s_w6 => href_last.OUTPUTSELECT
s_w6 => href_last.OUTPUTSELECT
s_w6 => address.OUTPUTSELECT
s_w6 => address.OUTPUTSELECT
s_w6 => address.OUTPUTSELECT
s_w6 => address.OUTPUTSELECT
s_w6 => address.OUTPUTSELECT
s_w6 => address.OUTPUTSELECT
s_w6 => address.OUTPUTSELECT
s_w6 => address.OUTPUTSELECT
s_w6 => address.OUTPUTSELECT
s_w6 => address.OUTPUTSELECT
s_w6 => address.OUTPUTSELECT
s_w6 => address.OUTPUTSELECT
s_w6 => address.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => cnt.OUTPUTSELECT
s_w6 => we_reg.OUTPUTSELECT
dport[0] => latched_data[0].DATAIN
dport[1] => latched_data[1].DATAIN
dport[2] => latched_data[2].DATAIN
dport[3] => latched_data[3].DATAIN
dport[4] => latched_data[4].DATAIN
dport[5] => latched_data[5].DATAIN
dport[6] => latched_data[6].DATAIN
dport[7] => latched_data[7].DATAIN
addr[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= hold_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= hold_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= hold_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= hold_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= hold_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= hold_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= hold_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= hold_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= hold_data[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= hold_data[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= hold_data[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= hold_data[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= hold_data[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= hold_data[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= hold_data[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= hold_data[15].DB_MAX_OUTPUT_PORT_TYPE
we <= we_reg.DB_MAX_OUTPUT_PORT_TYPE
maxx[0] <= max[0].DB_MAX_OUTPUT_PORT_TYPE
maxx[1] <= max[1].DB_MAX_OUTPUT_PORT_TYPE
maxx[2] <= max[2].DB_MAX_OUTPUT_PORT_TYPE
maxx[3] <= max[3].DB_MAX_OUTPUT_PORT_TYPE
maxx[4] <= max[4].DB_MAX_OUTPUT_PORT_TYPE
maxx[5] <= max[5].DB_MAX_OUTPUT_PORT_TYPE
maxx[6] <= max[6].DB_MAX_OUTPUT_PORT_TYPE
maxx[7] <= max[7].DB_MAX_OUTPUT_PORT_TYPE
maxx[8] <= max[8].DB_MAX_OUTPUT_PORT_TYPE
maxx[9] <= max[9].DB_MAX_OUTPUT_PORT_TYPE
maxx[10] <= max[10].DB_MAX_OUTPUT_PORT_TYPE
maxx[11] <= max[11].DB_MAX_OUTPUT_PORT_TYPE
maxx[12] <= max[12].DB_MAX_OUTPUT_PORT_TYPE
maxx[13] <= max[13].DB_MAX_OUTPUT_PORT_TYPE
maxx[14] <= max[14].DB_MAX_OUTPUT_PORT_TYPE
maxx[15] <= max[15].DB_MAX_OUTPUT_PORT_TYPE
maxx[16] <= max[16].DB_MAX_OUTPUT_PORT_TYPE
maxx[17] <= max[17].DB_MAX_OUTPUT_PORT_TYPE
maxx[18] <= max[18].DB_MAX_OUTPUT_PORT_TYPE
maxx[19] <= max[19].DB_MAX_OUTPUT_PORT_TYPE
maxx[20] <= max[20].DB_MAX_OUTPUT_PORT_TYPE
maxx[21] <= max[21].DB_MAX_OUTPUT_PORT_TYPE
maxx[22] <= max[22].DB_MAX_OUTPUT_PORT_TYPE
maxx[23] <= max[23].DB_MAX_OUTPUT_PORT_TYPE
maxx[24] <= max[24].DB_MAX_OUTPUT_PORT_TYPE
maxx[25] <= max[25].DB_MAX_OUTPUT_PORT_TYPE
maxx[26] <= max[26].DB_MAX_OUTPUT_PORT_TYPE
maxx[27] <= max[27].DB_MAX_OUTPUT_PORT_TYPE
maxx[28] <= max[28].DB_MAX_OUTPUT_PORT_TYPE
maxx[29] <= max[29].DB_MAX_OUTPUT_PORT_TYPE
maxx[30] <= max[30].DB_MAX_OUTPUT_PORT_TYPE


|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto
wren => WrenSync:Sync_Escrita.wren_in
clk_50 => FSM_AchandoPonto:FSM.clk_50
clk_50 => WrenSync:Sync_Escrita.clk_50
reset => FSM_AchandoPonto:FSM.reset
wrAddress[0] => Comparadores:Comparador.addr[0]
wrAddress[0] => PosicaoPonto:PosPonto.addr[0]
wrAddress[1] => Comparadores:Comparador.addr[1]
wrAddress[1] => PosicaoPonto:PosPonto.addr[1]
wrAddress[2] => Comparadores:Comparador.addr[2]
wrAddress[2] => PosicaoPonto:PosPonto.addr[2]
wrAddress[3] => Comparadores:Comparador.addr[3]
wrAddress[3] => PosicaoPonto:PosPonto.addr[3]
wrAddress[4] => Comparadores:Comparador.addr[4]
wrAddress[4] => PosicaoPonto:PosPonto.addr[4]
wrAddress[5] => Comparadores:Comparador.addr[5]
wrAddress[5] => PosicaoPonto:PosPonto.addr[5]
wrAddress[6] => Comparadores:Comparador.addr[6]
wrAddress[6] => PosicaoPonto:PosPonto.addr[6]
wrAddress[7] => Comparadores:Comparador.addr[7]
wrAddress[7] => PosicaoPonto:PosPonto.addr[7]
wrAddress[8] => Comparadores:Comparador.addr[8]
wrAddress[8] => PosicaoPonto:PosPonto.addr[8]
wrAddress[9] => Comparadores:Comparador.addr[9]
wrAddress[9] => PosicaoPonto:PosPonto.addr[9]
wrAddress[10] => Comparadores:Comparador.addr[10]
wrAddress[10] => PosicaoPonto:PosPonto.addr[10]
wrAddress[11] => Comparadores:Comparador.addr[11]
wrAddress[11] => PosicaoPonto:PosPonto.addr[11]
wrAddress[12] => Comparadores:Comparador.addr[12]
wrAddress[12] => PosicaoPonto:PosPonto.addr[12]
rdAddress[0] => DesenhaQuadrado:DrawRect.addr[0]
rdAddress[1] => DesenhaQuadrado:DrawRect.addr[1]
rdAddress[2] => DesenhaQuadrado:DrawRect.addr[2]
rdAddress[3] => DesenhaQuadrado:DrawRect.addr[3]
rdAddress[4] => DesenhaQuadrado:DrawRect.addr[4]
rdAddress[5] => DesenhaQuadrado:DrawRect.addr[5]
rdAddress[6] => DesenhaQuadrado:DrawRect.addr[6]
rdAddress[7] => DesenhaQuadrado:DrawRect.addr[7]
rdAddress[8] => DesenhaQuadrado:DrawRect.addr[8]
rdAddress[9] => DesenhaQuadrado:DrawRect.addr[9]
rdAddress[10] => DesenhaQuadrado:DrawRect.addr[10]
rdAddress[11] => DesenhaQuadrado:DrawRect.addr[11]
rdAddress[12] => DesenhaQuadrado:DrawRect.addr[12]
data_capture[0] => Comparadores:Comparador.b[0]
data_capture[1] => Comparadores:Comparador.b[1]
data_capture[2] => Comparadores:Comparador.b[2]
data_capture[3] => Comparadores:Comparador.b[3]
data_capture[4] => Comparadores:Comparador.r[0]
data_capture[5] => Comparadores:Comparador.r[1]
data_capture[6] => Comparadores:Comparador.r[2]
data_capture[7] => Comparadores:Comparador.r[3]
data_capture[8] => Comparadores:Comparador.g[0]
data_capture[9] => Comparadores:Comparador.g[1]
data_capture[10] => Comparadores:Comparador.g[2]
data_capture[11] => Comparadores:Comparador.g[3]
data_capture[12] => ~NO_FANOUT~
data_capture[13] => ~NO_FANOUT~
data_capture[14] => ~NO_FANOUT~
data_capture[15] => ~NO_FANOUT~
data_ram[0] => DesenhaQuadrado:DrawRect.data[0]
data_ram[1] => DesenhaQuadrado:DrawRect.data[1]
data_ram[2] => DesenhaQuadrado:DrawRect.data[2]
data_ram[3] => DesenhaQuadrado:DrawRect.data[3]
data_ram[4] => DesenhaQuadrado:DrawRect.data[4]
data_ram[5] => DesenhaQuadrado:DrawRect.data[5]
data_ram[6] => DesenhaQuadrado:DrawRect.data[6]
data_ram[7] => DesenhaQuadrado:DrawRect.data[7]
data_ram[8] => DesenhaQuadrado:DrawRect.data[8]
data_ram[9] => DesenhaQuadrado:DrawRect.data[9]
data_ram[10] => DesenhaQuadrado:DrawRect.data[10]
data_ram[11] => DesenhaQuadrado:DrawRect.data[11]
data_ram[12] => DesenhaQuadrado:DrawRect.data[12]
data_ram[13] => DesenhaQuadrado:DrawRect.data[13]
data_ram[14] => DesenhaQuadrado:DrawRect.data[14]
data_ram[15] => DesenhaQuadrado:DrawRect.data[15]
data_out[0] <= DesenhaQuadrado:DrawRect.data_vga[0]
data_out[1] <= DesenhaQuadrado:DrawRect.data_vga[1]
data_out[2] <= DesenhaQuadrado:DrawRect.data_vga[2]
data_out[3] <= DesenhaQuadrado:DrawRect.data_vga[3]
data_out[4] <= DesenhaQuadrado:DrawRect.data_vga[4]
data_out[5] <= DesenhaQuadrado:DrawRect.data_vga[5]
data_out[6] <= DesenhaQuadrado:DrawRect.data_vga[6]
data_out[7] <= DesenhaQuadrado:DrawRect.data_vga[7]
data_out[8] <= DesenhaQuadrado:DrawRect.data_vga[8]
data_out[9] <= DesenhaQuadrado:DrawRect.data_vga[9]
data_out[10] <= DesenhaQuadrado:DrawRect.data_vga[10]
data_out[11] <= DesenhaQuadrado:DrawRect.data_vga[11]
data_out[12] <= DesenhaQuadrado:DrawRect.data_vga[12]
data_out[13] <= DesenhaQuadrado:DrawRect.data_vga[13]
data_out[14] <= DesenhaQuadrado:DrawRect.data_vga[14]
data_out[15] <= DesenhaQuadrado:DrawRect.data_vga[15]
centroX1[0] <= centroPonto:Coordenadas.centroX1[0]
centroX1[1] <= centroPonto:Coordenadas.centroX1[1]
centroX1[2] <= centroPonto:Coordenadas.centroX1[2]
centroX1[3] <= centroPonto:Coordenadas.centroX1[3]
centroX1[4] <= centroPonto:Coordenadas.centroX1[4]
centroX1[5] <= centroPonto:Coordenadas.centroX1[5]
centroX1[6] <= centroPonto:Coordenadas.centroX1[6]
centroX2[0] <= centroPonto:Coordenadas.centroX2[0]
centroX2[1] <= centroPonto:Coordenadas.centroX2[1]
centroX2[2] <= centroPonto:Coordenadas.centroX2[2]
centroX2[3] <= centroPonto:Coordenadas.centroX2[3]
centroX2[4] <= centroPonto:Coordenadas.centroX2[4]
centroX2[5] <= centroPonto:Coordenadas.centroX2[5]
centroX2[6] <= centroPonto:Coordenadas.centroX2[6]
centroY1[0] <= centroPonto:Coordenadas.centroY1[0]
centroY1[1] <= centroPonto:Coordenadas.centroY1[1]
centroY1[2] <= centroPonto:Coordenadas.centroY1[2]
centroY1[3] <= centroPonto:Coordenadas.centroY1[3]
centroY1[4] <= centroPonto:Coordenadas.centroY1[4]
centroY1[5] <= centroPonto:Coordenadas.centroY1[5]
centroY1[6] <= centroPonto:Coordenadas.centroY1[6]
centroY2[0] <= centroPonto:Coordenadas.centroY2[0]
centroY2[1] <= centroPonto:Coordenadas.centroY2[1]
centroY2[2] <= centroPonto:Coordenadas.centroY2[2]
centroY2[3] <= centroPonto:Coordenadas.centroY2[3]
centroY2[4] <= centroPonto:Coordenadas.centroY2[4]
centroY2[5] <= centroPonto:Coordenadas.centroY2[5]
centroY2[6] <= centroPonto:Coordenadas.centroY2[6]


|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM
clk_50 => actualState~1.DATAIN
wren => Comportamento.IN0
wren => Comportamento.IN0
reset => actualState~3.DATAIN
pixelNoAglomerado => ~NO_FANOUT~
pontoTerminou => nextState.OUTPUTSELECT
pontoTerminou => nextState.OUTPUTSELECT
pontoTerminou => nextState.OUTPUTSELECT
pontoTerminou => nextState.OUTPUTSELECT
pontoTerminou => nextState.OUTPUTSELECT
pontoTerminou => nextState.OUTPUTSELECT
pixelPreto => Comportamento.IN1
pixelPreto => Comportamento.IN1
addrIgualZero => nextState.OUTPUTSELECT
addrIgualZero => nextState.OUTPUTSELECT
addrIgualZero => nextState.OUTPUTSELECT
addrIgualZero => nextState.OUTPUTSELECT
addrIgualZero => nextState.OUTPUTSELECT
addrIgualZero => nextState.OUTPUTSELECT
fimDaImagem => nextState.OUTPUTSELECT
fimDaImagem => nextState.OUTPUTSELECT
fimDaImagem => nextState.OUTPUTSELECT
fimDaImagem => nextState.OUTPUTSELECT
fimDaImagem => nextState.OUTPUTSELECT
fimDaImagem => nextState.OUTPUTSELECT
fimDaImagem => nextState.OUTPUTSELECT
fimDaImagem => nextState.OUTPUTSELECT
fimDaImagem => nextState.OUTPUTSELECT
fimDaImagem => nextState.OUTPUTSELECT
fimDaImagem => nextState.OUTPUTSELECT
fimDaImagem => nextState.OUTPUTSELECT
fimDaImagem => ativarQuad.IN1
inicio_ij <= inicio_ij.DB_MAX_OUTPUT_PORT_TYPE
verifica_ij <= verifica_ij.DB_MAX_OUTPUT_PORT_TYPE
estadoInicio <= estadoInicio.DB_MAX_OUTPUT_PORT_TYPE
estadoPrimeiroPreto <= estadoPrimeiroPreto.DB_MAX_OUTPUT_PORT_TYPE
achouPrimeiroPreto <= achou.DB_MAX_OUTPUT_PORT_TYPE
contaPretosNoPonto <= achou.DB_MAX_OUTPUT_PORT_TYPE
ativaQuadrado <= ativarQuad.DB_MAX_OUTPUT_PORT_TYPE


|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|Comparadores:Comparador
wren => pretosNoPonto[0].CLK
wren => pretosNoPonto[1].CLK
wren => pretosNoPonto[2].CLK
wren => pretosNoPonto[3].CLK
wren => pretosNoPonto[4].CLK
wren => pretosNoPonto[5].CLK
wren => pretosNoPonto[6].CLK
wren => pretosNoPonto[7].CLK
wren => pretosNoPonto[8].CLK
wren => pretosNoPonto[9].CLK
wren => pretosNoPonto[10].CLK
wren => pretosNoPonto[11].CLK
wren => pretosNoPonto[12].CLK
wren => pretosNoPonto[13].CLK
wren => pretosNoPonto[14].CLK
wren => pretosNoPonto[15].CLK
wren => pretosNoPonto[16].CLK
wren => pretosNoPonto[17].CLK
wren => pretosNoPonto[18].CLK
wren => pretosNoPonto[19].CLK
wren => pretosNoPonto[20].CLK
wren => pretosNoPonto[21].CLK
wren => pretosNoPonto[22].CLK
wren => pretosNoPonto[23].CLK
wren => pretosNoPonto[24].CLK
wren => pretosNoPonto[25].CLK
wren => pretosNoPonto[26].CLK
wren => pretosNoPonto[27].CLK
wren => pretosNoPonto[28].CLK
wren => pretosNoPonto[29].CLK
wren => pretosNoPonto[30].CLK
wren => pretosNoPonto[31].CLK
pixelNoAglomerado => contador.IN0
achouPrimeiroPreto => contador.IN1
achouPrimeiroPreto => terminou.IN1
estadoInicio => terminou.IN1
estadoPrimeiroPreto => ~NO_FANOUT~
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
contaPretosNoPonto => pretosNoPonto.OUTPUTSELECT
addr[0] => LessThan6.IN64
addr[0] => terminou.IN0
addr[0] => Equal1.IN31
addr[1] => LessThan6.IN63
addr[1] => terminou.IN0
addr[1] => Equal1.IN30
addr[2] => LessThan6.IN62
addr[2] => terminou.IN0
addr[2] => Equal1.IN29
addr[3] => LessThan6.IN61
addr[3] => terminou.IN0
addr[3] => Equal1.IN28
addr[4] => LessThan6.IN60
addr[4] => terminou.IN0
addr[4] => Equal1.IN27
addr[5] => LessThan6.IN59
addr[5] => terminou.IN0
addr[5] => Equal1.IN26
addr[6] => LessThan6.IN58
addr[6] => terminou.IN0
addr[6] => Equal1.IN25
addr[7] => LessThan6.IN57
addr[7] => terminou.IN0
addr[7] => Equal1.IN24
addr[8] => LessThan6.IN56
addr[8] => terminou.IN0
addr[8] => Equal1.IN23
addr[9] => LessThan6.IN55
addr[9] => terminou.IN0
addr[9] => Equal1.IN22
addr[10] => LessThan6.IN54
addr[10] => terminou.IN0
addr[10] => Equal1.IN21
addr[11] => LessThan6.IN53
addr[11] => terminou.IN0
addr[11] => Equal1.IN20
addr[12] => LessThan6.IN52
addr[12] => terminou.IN0
addr[12] => Equal1.IN19
addr[13] => LessThan6.IN51
addr[13] => terminou.IN0
addr[13] => Equal1.IN18
addr[14] => LessThan6.IN50
addr[14] => terminou.IN0
addr[14] => Equal1.IN17
addr[15] => LessThan6.IN49
addr[15] => terminou.IN0
addr[15] => Equal1.IN16
addr[16] => LessThan6.IN48
addr[16] => terminou.IN0
addr[16] => Equal1.IN15
addr[17] => LessThan6.IN47
addr[17] => terminou.IN0
addr[17] => Equal1.IN14
addr[18] => LessThan6.IN46
addr[18] => terminou.IN0
addr[18] => Equal1.IN13
addr[19] => LessThan6.IN45
addr[19] => terminou.IN0
addr[19] => Equal1.IN12
addr[20] => LessThan6.IN44
addr[20] => terminou.IN0
addr[20] => Equal1.IN11
addr[21] => LessThan6.IN43
addr[21] => terminou.IN0
addr[21] => Equal1.IN10
addr[22] => LessThan6.IN42
addr[22] => terminou.IN0
addr[22] => Equal1.IN9
addr[23] => LessThan6.IN41
addr[23] => terminou.IN0
addr[23] => Equal1.IN8
addr[24] => LessThan6.IN40
addr[24] => terminou.IN0
addr[24] => Equal1.IN7
addr[25] => LessThan6.IN39
addr[25] => terminou.IN0
addr[25] => Equal1.IN6
addr[26] => LessThan6.IN38
addr[26] => terminou.IN0
addr[26] => Equal1.IN5
addr[27] => LessThan6.IN37
addr[27] => terminou.IN0
addr[27] => Equal1.IN4
addr[28] => LessThan6.IN36
addr[28] => terminou.IN0
addr[28] => Equal1.IN3
addr[29] => LessThan6.IN35
addr[29] => terminou.IN0
addr[29] => Equal1.IN2
addr[30] => LessThan6.IN34
addr[30] => terminou.IN0
addr[30] => Equal1.IN1
addr[31] => LessThan6.IN33
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => terminou.IN1
addr[31] => Add2.IN66
addr[31] => Add1.IN63
addr[31] => Add2.IN67
addr[31] => Equal1.IN0
r[0] => LessThan0.IN64
r[0] => LessThan3.IN64
r[1] => LessThan0.IN63
r[1] => LessThan3.IN63
r[2] => LessThan0.IN62
r[2] => LessThan3.IN62
r[3] => LessThan0.IN61
r[3] => LessThan3.IN61
r[4] => LessThan0.IN60
r[4] => LessThan3.IN60
r[5] => LessThan0.IN59
r[5] => LessThan3.IN59
r[6] => LessThan0.IN58
r[6] => LessThan3.IN58
r[7] => LessThan0.IN57
r[7] => LessThan3.IN57
r[8] => LessThan0.IN56
r[8] => LessThan3.IN56
r[9] => LessThan0.IN55
r[9] => LessThan3.IN55
r[10] => LessThan0.IN54
r[10] => LessThan3.IN54
r[11] => LessThan0.IN53
r[11] => LessThan3.IN53
r[12] => LessThan0.IN52
r[12] => LessThan3.IN52
r[13] => LessThan0.IN51
r[13] => LessThan3.IN51
r[14] => LessThan0.IN50
r[14] => LessThan3.IN50
r[15] => LessThan0.IN49
r[15] => LessThan3.IN49
r[16] => LessThan0.IN48
r[16] => LessThan3.IN48
r[17] => LessThan0.IN47
r[17] => LessThan3.IN47
r[18] => LessThan0.IN46
r[18] => LessThan3.IN46
r[19] => LessThan0.IN45
r[19] => LessThan3.IN45
r[20] => LessThan0.IN44
r[20] => LessThan3.IN44
r[21] => LessThan0.IN43
r[21] => LessThan3.IN43
r[22] => LessThan0.IN42
r[22] => LessThan3.IN42
r[23] => LessThan0.IN41
r[23] => LessThan3.IN41
r[24] => LessThan0.IN40
r[24] => LessThan3.IN40
r[25] => LessThan0.IN39
r[25] => LessThan3.IN39
r[26] => LessThan0.IN38
r[26] => LessThan3.IN38
r[27] => LessThan0.IN37
r[27] => LessThan3.IN37
r[28] => LessThan0.IN36
r[28] => LessThan3.IN36
r[29] => LessThan0.IN35
r[29] => LessThan3.IN35
r[30] => LessThan0.IN34
r[30] => LessThan3.IN34
r[31] => LessThan0.IN33
r[31] => LessThan3.IN33
g[0] => LessThan1.IN64
g[0] => LessThan4.IN64
g[1] => LessThan1.IN63
g[1] => LessThan4.IN63
g[2] => LessThan1.IN62
g[2] => LessThan4.IN62
g[3] => LessThan1.IN61
g[3] => LessThan4.IN61
g[4] => LessThan1.IN60
g[4] => LessThan4.IN60
g[5] => LessThan1.IN59
g[5] => LessThan4.IN59
g[6] => LessThan1.IN58
g[6] => LessThan4.IN58
g[7] => LessThan1.IN57
g[7] => LessThan4.IN57
g[8] => LessThan1.IN56
g[8] => LessThan4.IN56
g[9] => LessThan1.IN55
g[9] => LessThan4.IN55
g[10] => LessThan1.IN54
g[10] => LessThan4.IN54
g[11] => LessThan1.IN53
g[11] => LessThan4.IN53
g[12] => LessThan1.IN52
g[12] => LessThan4.IN52
g[13] => LessThan1.IN51
g[13] => LessThan4.IN51
g[14] => LessThan1.IN50
g[14] => LessThan4.IN50
g[15] => LessThan1.IN49
g[15] => LessThan4.IN49
g[16] => LessThan1.IN48
g[16] => LessThan4.IN48
g[17] => LessThan1.IN47
g[17] => LessThan4.IN47
g[18] => LessThan1.IN46
g[18] => LessThan4.IN46
g[19] => LessThan1.IN45
g[19] => LessThan4.IN45
g[20] => LessThan1.IN44
g[20] => LessThan4.IN44
g[21] => LessThan1.IN43
g[21] => LessThan4.IN43
g[22] => LessThan1.IN42
g[22] => LessThan4.IN42
g[23] => LessThan1.IN41
g[23] => LessThan4.IN41
g[24] => LessThan1.IN40
g[24] => LessThan4.IN40
g[25] => LessThan1.IN39
g[25] => LessThan4.IN39
g[26] => LessThan1.IN38
g[26] => LessThan4.IN38
g[27] => LessThan1.IN37
g[27] => LessThan4.IN37
g[28] => LessThan1.IN36
g[28] => LessThan4.IN36
g[29] => LessThan1.IN35
g[29] => LessThan4.IN35
g[30] => LessThan1.IN34
g[30] => LessThan4.IN34
g[31] => LessThan1.IN33
g[31] => LessThan4.IN33
b[0] => LessThan2.IN64
b[0] => LessThan5.IN64
b[1] => LessThan2.IN63
b[1] => LessThan5.IN63
b[2] => LessThan2.IN62
b[2] => LessThan5.IN62
b[3] => LessThan2.IN61
b[3] => LessThan5.IN61
b[4] => LessThan2.IN60
b[4] => LessThan5.IN60
b[5] => LessThan2.IN59
b[5] => LessThan5.IN59
b[6] => LessThan2.IN58
b[6] => LessThan5.IN58
b[7] => LessThan2.IN57
b[7] => LessThan5.IN57
b[8] => LessThan2.IN56
b[8] => LessThan5.IN56
b[9] => LessThan2.IN55
b[9] => LessThan5.IN55
b[10] => LessThan2.IN54
b[10] => LessThan5.IN54
b[11] => LessThan2.IN53
b[11] => LessThan5.IN53
b[12] => LessThan2.IN52
b[12] => LessThan5.IN52
b[13] => LessThan2.IN51
b[13] => LessThan5.IN51
b[14] => LessThan2.IN50
b[14] => LessThan5.IN50
b[15] => LessThan2.IN49
b[15] => LessThan5.IN49
b[16] => LessThan2.IN48
b[16] => LessThan5.IN48
b[17] => LessThan2.IN47
b[17] => LessThan5.IN47
b[18] => LessThan2.IN46
b[18] => LessThan5.IN46
b[19] => LessThan2.IN45
b[19] => LessThan5.IN45
b[20] => LessThan2.IN44
b[20] => LessThan5.IN44
b[21] => LessThan2.IN43
b[21] => LessThan5.IN43
b[22] => LessThan2.IN42
b[22] => LessThan5.IN42
b[23] => LessThan2.IN41
b[23] => LessThan5.IN41
b[24] => LessThan2.IN40
b[24] => LessThan5.IN40
b[25] => LessThan2.IN39
b[25] => LessThan5.IN39
b[26] => LessThan2.IN38
b[26] => LessThan5.IN38
b[27] => LessThan2.IN37
b[27] => LessThan5.IN37
b[28] => LessThan2.IN36
b[28] => LessThan5.IN36
b[29] => LessThan2.IN35
b[29] => LessThan5.IN35
b[30] => LessThan2.IN34
b[30] => LessThan5.IN34
b[31] => LessThan2.IN33
b[31] => LessThan5.IN33
pixelPreto <= pixelPreto.DB_MAX_OUTPUT_PORT_TYPE
addrIgualZero <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
fimDaImagem <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
pontoTerminou <= terminou.DB_MAX_OUTPUT_PORT_TYPE


|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|WrenSync:Sync_Escrita
wren_in => nextState.SaidaAtiva.DATAB
wren_in => nextState.EsperaDesativar.DATAA
wren_in => actualState.EsperaAtivar.DATAIN
clk_50 => actualState~1.DATAIN
wren_out <= wren_out.DB_MAX_OUTPUT_PORT_TYPE


|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto
inicio_ij => maiorJ[0].ACLR
inicio_ij => maiorJ[1].ACLR
inicio_ij => maiorJ[2].ACLR
inicio_ij => maiorJ[3].ACLR
inicio_ij => maiorJ[4].ACLR
inicio_ij => maiorJ[5].ACLR
inicio_ij => maiorJ[6].ACLR
inicio_ij => maiorJ[7].ACLR
inicio_ij => maiorJ[8].ACLR
inicio_ij => maiorJ[9].ACLR
inicio_ij => maiorJ[10].ACLR
inicio_ij => maiorJ[11].ACLR
inicio_ij => maiorJ[12].ACLR
inicio_ij => maiorJ[13].ACLR
inicio_ij => maiorJ[14].ACLR
inicio_ij => maiorJ[15].ACLR
inicio_ij => maiorJ[16].ACLR
inicio_ij => maiorJ[17].ACLR
inicio_ij => maiorJ[18].ACLR
inicio_ij => maiorJ[19].ACLR
inicio_ij => maiorJ[20].ACLR
inicio_ij => maiorJ[21].ACLR
inicio_ij => maiorJ[22].ACLR
inicio_ij => maiorJ[23].ACLR
inicio_ij => maiorJ[24].ACLR
inicio_ij => maiorJ[25].ACLR
inicio_ij => maiorJ[26].ACLR
inicio_ij => maiorJ[27].ACLR
inicio_ij => maiorJ[28].ACLR
inicio_ij => maiorJ[29].ACLR
inicio_ij => maiorJ[30].ACLR
inicio_ij => maiorJ[31].ACLR
inicio_ij => maiorI[0].ACLR
inicio_ij => maiorI[1].ACLR
inicio_ij => maiorI[2].ACLR
inicio_ij => maiorI[3].ACLR
inicio_ij => maiorI[4].ACLR
inicio_ij => maiorI[5].ACLR
inicio_ij => maiorI[6].ACLR
inicio_ij => maiorI[7].ACLR
inicio_ij => maiorI[8].ACLR
inicio_ij => maiorI[9].ACLR
inicio_ij => maiorI[10].ACLR
inicio_ij => maiorI[11].ACLR
inicio_ij => maiorI[12].ACLR
inicio_ij => maiorI[13].ACLR
inicio_ij => maiorI[14].ACLR
inicio_ij => maiorI[15].ACLR
inicio_ij => maiorI[16].ACLR
inicio_ij => maiorI[17].ACLR
inicio_ij => maiorI[18].ACLR
inicio_ij => maiorI[19].ACLR
inicio_ij => maiorI[20].ACLR
inicio_ij => maiorI[21].ACLR
inicio_ij => maiorI[22].ACLR
inicio_ij => maiorI[23].ACLR
inicio_ij => maiorI[24].ACLR
inicio_ij => maiorI[25].ACLR
inicio_ij => maiorI[26].ACLR
inicio_ij => maiorI[27].ACLR
inicio_ij => maiorI[28].ACLR
inicio_ij => maiorI[29].ACLR
inicio_ij => maiorI[30].ACLR
inicio_ij => maiorI[31].ACLR
inicio_ij => menorJ[0].ACLR
inicio_ij => menorJ[1].ACLR
inicio_ij => menorJ[2].ACLR
inicio_ij => menorJ[3].ACLR
inicio_ij => menorJ[4].ACLR
inicio_ij => menorJ[5].ACLR
inicio_ij => menorJ[6].ACLR
inicio_ij => menorJ[7].ACLR
inicio_ij => menorJ[8].ACLR
inicio_ij => menorJ[9].ACLR
inicio_ij => menorJ[10].ACLR
inicio_ij => menorJ[11].ACLR
inicio_ij => menorJ[12].ACLR
inicio_ij => menorJ[13].PRESET
inicio_ij => menorJ[14].ACLR
inicio_ij => menorJ[15].ACLR
inicio_ij => menorJ[16].ACLR
inicio_ij => menorJ[17].ACLR
inicio_ij => menorJ[18].ACLR
inicio_ij => menorJ[19].ACLR
inicio_ij => menorJ[20].ACLR
inicio_ij => menorJ[21].ACLR
inicio_ij => menorJ[22].ACLR
inicio_ij => menorJ[23].ACLR
inicio_ij => menorJ[24].ACLR
inicio_ij => menorJ[25].ACLR
inicio_ij => menorJ[26].ACLR
inicio_ij => menorJ[27].ACLR
inicio_ij => menorJ[28].ACLR
inicio_ij => menorJ[29].ACLR
inicio_ij => menorJ[30].ACLR
inicio_ij => menorJ[31].ACLR
inicio_ij => menorI[0].ACLR
inicio_ij => menorI[1].ACLR
inicio_ij => menorI[2].ACLR
inicio_ij => menorI[3].ACLR
inicio_ij => menorI[4].ACLR
inicio_ij => menorI[5].ACLR
inicio_ij => menorI[6].ACLR
inicio_ij => menorI[7].ACLR
inicio_ij => menorI[8].ACLR
inicio_ij => menorI[9].ACLR
inicio_ij => menorI[10].ACLR
inicio_ij => menorI[11].ACLR
inicio_ij => menorI[12].ACLR
inicio_ij => menorI[13].PRESET
inicio_ij => menorI[14].ACLR
inicio_ij => menorI[15].ACLR
inicio_ij => menorI[16].ACLR
inicio_ij => menorI[17].ACLR
inicio_ij => menorI[18].ACLR
inicio_ij => menorI[19].ACLR
inicio_ij => menorI[20].ACLR
inicio_ij => menorI[21].ACLR
inicio_ij => menorI[22].ACLR
inicio_ij => menorI[23].ACLR
inicio_ij => menorI[24].ACLR
inicio_ij => menorI[25].ACLR
inicio_ij => menorI[26].ACLR
inicio_ij => menorI[27].ACLR
inicio_ij => menorI[28].ACLR
inicio_ij => menorI[29].ACLR
inicio_ij => menorI[30].ACLR
inicio_ij => menorI[31].ACLR
verifica_ij => maiorJ[0].CLK
verifica_ij => maiorJ[1].CLK
verifica_ij => maiorJ[2].CLK
verifica_ij => maiorJ[3].CLK
verifica_ij => maiorJ[4].CLK
verifica_ij => maiorJ[5].CLK
verifica_ij => maiorJ[6].CLK
verifica_ij => maiorJ[7].CLK
verifica_ij => maiorJ[8].CLK
verifica_ij => maiorJ[9].CLK
verifica_ij => maiorJ[10].CLK
verifica_ij => maiorJ[11].CLK
verifica_ij => maiorJ[12].CLK
verifica_ij => maiorJ[13].CLK
verifica_ij => maiorJ[14].CLK
verifica_ij => maiorJ[15].CLK
verifica_ij => maiorJ[16].CLK
verifica_ij => maiorJ[17].CLK
verifica_ij => maiorJ[18].CLK
verifica_ij => maiorJ[19].CLK
verifica_ij => maiorJ[20].CLK
verifica_ij => maiorJ[21].CLK
verifica_ij => maiorJ[22].CLK
verifica_ij => maiorJ[23].CLK
verifica_ij => maiorJ[24].CLK
verifica_ij => maiorJ[25].CLK
verifica_ij => maiorJ[26].CLK
verifica_ij => maiorJ[27].CLK
verifica_ij => maiorJ[28].CLK
verifica_ij => maiorJ[29].CLK
verifica_ij => maiorJ[30].CLK
verifica_ij => maiorJ[31].CLK
verifica_ij => maiorI[0].CLK
verifica_ij => maiorI[1].CLK
verifica_ij => maiorI[2].CLK
verifica_ij => maiorI[3].CLK
verifica_ij => maiorI[4].CLK
verifica_ij => maiorI[5].CLK
verifica_ij => maiorI[6].CLK
verifica_ij => maiorI[7].CLK
verifica_ij => maiorI[8].CLK
verifica_ij => maiorI[9].CLK
verifica_ij => maiorI[10].CLK
verifica_ij => maiorI[11].CLK
verifica_ij => maiorI[12].CLK
verifica_ij => maiorI[13].CLK
verifica_ij => maiorI[14].CLK
verifica_ij => maiorI[15].CLK
verifica_ij => maiorI[16].CLK
verifica_ij => maiorI[17].CLK
verifica_ij => maiorI[18].CLK
verifica_ij => maiorI[19].CLK
verifica_ij => maiorI[20].CLK
verifica_ij => maiorI[21].CLK
verifica_ij => maiorI[22].CLK
verifica_ij => maiorI[23].CLK
verifica_ij => maiorI[24].CLK
verifica_ij => maiorI[25].CLK
verifica_ij => maiorI[26].CLK
verifica_ij => maiorI[27].CLK
verifica_ij => maiorI[28].CLK
verifica_ij => maiorI[29].CLK
verifica_ij => maiorI[30].CLK
verifica_ij => maiorI[31].CLK
verifica_ij => menorJ[0].CLK
verifica_ij => menorJ[1].CLK
verifica_ij => menorJ[2].CLK
verifica_ij => menorJ[3].CLK
verifica_ij => menorJ[4].CLK
verifica_ij => menorJ[5].CLK
verifica_ij => menorJ[6].CLK
verifica_ij => menorJ[7].CLK
verifica_ij => menorJ[8].CLK
verifica_ij => menorJ[9].CLK
verifica_ij => menorJ[10].CLK
verifica_ij => menorJ[11].CLK
verifica_ij => menorJ[12].CLK
verifica_ij => menorJ[13].CLK
verifica_ij => menorJ[14].CLK
verifica_ij => menorJ[15].CLK
verifica_ij => menorJ[16].CLK
verifica_ij => menorJ[17].CLK
verifica_ij => menorJ[18].CLK
verifica_ij => menorJ[19].CLK
verifica_ij => menorJ[20].CLK
verifica_ij => menorJ[21].CLK
verifica_ij => menorJ[22].CLK
verifica_ij => menorJ[23].CLK
verifica_ij => menorJ[24].CLK
verifica_ij => menorJ[25].CLK
verifica_ij => menorJ[26].CLK
verifica_ij => menorJ[27].CLK
verifica_ij => menorJ[28].CLK
verifica_ij => menorJ[29].CLK
verifica_ij => menorJ[30].CLK
verifica_ij => menorJ[31].CLK
verifica_ij => menorI[0].CLK
verifica_ij => menorI[1].CLK
verifica_ij => menorI[2].CLK
verifica_ij => menorI[3].CLK
verifica_ij => menorI[4].CLK
verifica_ij => menorI[5].CLK
verifica_ij => menorI[6].CLK
verifica_ij => menorI[7].CLK
verifica_ij => menorI[8].CLK
verifica_ij => menorI[9].CLK
verifica_ij => menorI[10].CLK
verifica_ij => menorI[11].CLK
verifica_ij => menorI[12].CLK
verifica_ij => menorI[13].CLK
verifica_ij => menorI[14].CLK
verifica_ij => menorI[15].CLK
verifica_ij => menorI[16].CLK
verifica_ij => menorI[17].CLK
verifica_ij => menorI[18].CLK
verifica_ij => menorI[19].CLK
verifica_ij => menorI[20].CLK
verifica_ij => menorI[21].CLK
verifica_ij => menorI[22].CLK
verifica_ij => menorI[23].CLK
verifica_ij => menorI[24].CLK
verifica_ij => menorI[25].CLK
verifica_ij => menorI[26].CLK
verifica_ij => menorI[27].CLK
verifica_ij => menorI[28].CLK
verifica_ij => menorI[29].CLK
verifica_ij => menorI[30].CLK
verifica_ij => menorI[31].CLK
addr[0] => i_addr.IN0
addr[0] => Add2.IN64
addr[1] => i_addr.IN0
addr[1] => Add2.IN63
addr[2] => i_addr.IN0
addr[2] => Add2.IN62
addr[3] => i_addr.IN0
addr[3] => Add2.IN61
addr[4] => i_addr.IN0
addr[4] => Add2.IN60
addr[5] => i_addr.IN0
addr[5] => Add2.IN59
addr[6] => i_addr.IN0
addr[6] => Add2.IN58
addr[7] => i_addr.IN0
addr[7] => Add2.IN57
addr[8] => i_addr.IN0
addr[8] => Add2.IN56
addr[9] => i_addr.IN0
addr[9] => Add2.IN55
addr[10] => i_addr.IN0
addr[10] => Add2.IN54
addr[11] => i_addr.IN0
addr[11] => Add2.IN53
addr[12] => i_addr.IN0
addr[12] => Add2.IN52
addr[13] => i_addr.IN0
addr[13] => Add2.IN51
addr[14] => i_addr.IN0
addr[14] => Add2.IN50
addr[15] => i_addr.IN0
addr[15] => Add2.IN49
addr[16] => i_addr.IN0
addr[16] => Add2.IN48
addr[17] => i_addr.IN0
addr[17] => Add2.IN47
addr[18] => i_addr.IN0
addr[18] => Add2.IN46
addr[19] => i_addr.IN0
addr[19] => Add2.IN45
addr[20] => i_addr.IN0
addr[20] => Add2.IN44
addr[21] => i_addr.IN0
addr[21] => Add2.IN43
addr[22] => i_addr.IN0
addr[22] => Add2.IN42
addr[23] => i_addr.IN0
addr[23] => Add2.IN41
addr[24] => i_addr.IN0
addr[24] => Add2.IN40
addr[25] => i_addr.IN0
addr[25] => Add2.IN39
addr[26] => i_addr.IN0
addr[26] => Add2.IN38
addr[27] => i_addr.IN0
addr[27] => Add2.IN37
addr[28] => i_addr.IN0
addr[28] => Add2.IN36
addr[29] => i_addr.IN0
addr[29] => Add2.IN35
addr[30] => i_addr.IN0
addr[30] => Add2.IN34
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => Add1.IN66
addr[31] => Add2.IN33
addr[31] => Add0.IN63
addr[31] => Add1.IN67
menorIFinal[0] <= menorI[0].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[1] <= menorI[1].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[2] <= menorI[2].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[3] <= menorI[3].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[4] <= menorI[4].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[5] <= menorI[5].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[6] <= menorI[6].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[7] <= menorI[7].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[8] <= menorI[8].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[9] <= menorI[9].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[10] <= menorI[10].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[11] <= menorI[11].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[12] <= menorI[12].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[13] <= menorI[13].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[14] <= menorI[14].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[15] <= menorI[15].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[16] <= menorI[16].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[17] <= menorI[17].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[18] <= menorI[18].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[19] <= menorI[19].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[20] <= menorI[20].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[21] <= menorI[21].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[22] <= menorI[22].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[23] <= menorI[23].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[24] <= menorI[24].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[25] <= menorI[25].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[26] <= menorI[26].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[27] <= menorI[27].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[28] <= menorI[28].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[29] <= menorI[29].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[30] <= menorI[30].DB_MAX_OUTPUT_PORT_TYPE
menorIFinal[31] <= menorI[31].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[0] <= menorJ[0].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[1] <= menorJ[1].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[2] <= menorJ[2].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[3] <= menorJ[3].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[4] <= menorJ[4].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[5] <= menorJ[5].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[6] <= menorJ[6].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[7] <= menorJ[7].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[8] <= menorJ[8].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[9] <= menorJ[9].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[10] <= menorJ[10].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[11] <= menorJ[11].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[12] <= menorJ[12].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[13] <= menorJ[13].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[14] <= menorJ[14].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[15] <= menorJ[15].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[16] <= menorJ[16].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[17] <= menorJ[17].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[18] <= menorJ[18].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[19] <= menorJ[19].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[20] <= menorJ[20].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[21] <= menorJ[21].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[22] <= menorJ[22].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[23] <= menorJ[23].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[24] <= menorJ[24].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[25] <= menorJ[25].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[26] <= menorJ[26].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[27] <= menorJ[27].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[28] <= menorJ[28].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[29] <= menorJ[29].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[30] <= menorJ[30].DB_MAX_OUTPUT_PORT_TYPE
menorJFinal[31] <= menorJ[31].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[0] <= maiorI[0].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[1] <= maiorI[1].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[2] <= maiorI[2].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[3] <= maiorI[3].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[4] <= maiorI[4].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[5] <= maiorI[5].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[6] <= maiorI[6].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[7] <= maiorI[7].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[8] <= maiorI[8].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[9] <= maiorI[9].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[10] <= maiorI[10].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[11] <= maiorI[11].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[12] <= maiorI[12].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[13] <= maiorI[13].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[14] <= maiorI[14].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[15] <= maiorI[15].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[16] <= maiorI[16].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[17] <= maiorI[17].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[18] <= maiorI[18].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[19] <= maiorI[19].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[20] <= maiorI[20].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[21] <= maiorI[21].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[22] <= maiorI[22].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[23] <= maiorI[23].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[24] <= maiorI[24].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[25] <= maiorI[25].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[26] <= maiorI[26].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[27] <= maiorI[27].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[28] <= maiorI[28].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[29] <= maiorI[29].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[30] <= maiorI[30].DB_MAX_OUTPUT_PORT_TYPE
maiorIorIFinal[31] <= maiorI[31].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[0] <= maiorJ[0].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[1] <= maiorJ[1].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[2] <= maiorJ[2].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[3] <= maiorJ[3].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[4] <= maiorJ[4].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[5] <= maiorJ[5].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[6] <= maiorJ[6].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[7] <= maiorJ[7].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[8] <= maiorJ[8].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[9] <= maiorJ[9].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[10] <= maiorJ[10].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[11] <= maiorJ[11].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[12] <= maiorJ[12].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[13] <= maiorJ[13].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[14] <= maiorJ[14].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[15] <= maiorJ[15].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[16] <= maiorJ[16].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[17] <= maiorJ[17].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[18] <= maiorJ[18].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[19] <= maiorJ[19].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[20] <= maiorJ[20].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[21] <= maiorJ[21].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[22] <= maiorJ[22].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[23] <= maiorJ[23].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[24] <= maiorJ[24].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[25] <= maiorJ[25].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[26] <= maiorJ[26].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[27] <= maiorJ[27].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[28] <= maiorJ[28].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[29] <= maiorJ[29].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[30] <= maiorJ[30].DB_MAX_OUTPUT_PORT_TYPE
maiorIorJFinal[31] <= maiorJ[31].DB_MAX_OUTPUT_PORT_TYPE
pixelNoAglomerado <= pixelNoAglomerado.DB_MAX_OUTPUT_PORT_TYPE


|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect
ativaQuadrado => data_vga.IN1
ativaQuadrado => data_vga.IN1
addr[0] => i_addr.IN0
addr[0] => Add2.IN64
addr[1] => i_addr.IN0
addr[1] => Add2.IN63
addr[2] => i_addr.IN0
addr[2] => Add2.IN62
addr[3] => i_addr.IN0
addr[3] => Add2.IN61
addr[4] => i_addr.IN0
addr[4] => Add2.IN60
addr[5] => i_addr.IN0
addr[5] => Add2.IN59
addr[6] => i_addr.IN0
addr[6] => Add2.IN58
addr[7] => i_addr.IN0
addr[7] => Add2.IN57
addr[8] => i_addr.IN0
addr[8] => Add2.IN56
addr[9] => i_addr.IN0
addr[9] => Add2.IN55
addr[10] => i_addr.IN0
addr[10] => Add2.IN54
addr[11] => i_addr.IN0
addr[11] => Add2.IN53
addr[12] => i_addr.IN0
addr[12] => Add2.IN52
addr[13] => i_addr.IN0
addr[13] => Add2.IN51
addr[14] => i_addr.IN0
addr[14] => Add2.IN50
addr[15] => i_addr.IN0
addr[15] => Add2.IN49
addr[16] => i_addr.IN0
addr[16] => Add2.IN48
addr[17] => i_addr.IN0
addr[17] => Add2.IN47
addr[18] => i_addr.IN0
addr[18] => Add2.IN46
addr[19] => i_addr.IN0
addr[19] => Add2.IN45
addr[20] => i_addr.IN0
addr[20] => Add2.IN44
addr[21] => i_addr.IN0
addr[21] => Add2.IN43
addr[22] => i_addr.IN0
addr[22] => Add2.IN42
addr[23] => i_addr.IN0
addr[23] => Add2.IN41
addr[24] => i_addr.IN0
addr[24] => Add2.IN40
addr[25] => i_addr.IN0
addr[25] => Add2.IN39
addr[26] => i_addr.IN0
addr[26] => Add2.IN38
addr[27] => i_addr.IN0
addr[27] => Add2.IN37
addr[28] => i_addr.IN0
addr[28] => Add2.IN36
addr[29] => i_addr.IN0
addr[29] => Add2.IN35
addr[30] => i_addr.IN0
addr[30] => Add2.IN34
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => i_addr.IN1
addr[31] => Add1.IN66
addr[31] => Add2.IN33
addr[31] => Add0.IN63
addr[31] => Add1.IN67
menorI[0] => Add7.IN64
menorI[0] => LessThan8.IN32
menorI[1] => Add7.IN63
menorI[1] => LessThan8.IN31
menorI[2] => Add7.IN62
menorI[2] => Add10.IN60
menorI[3] => Add7.IN61
menorI[3] => Add10.IN59
menorI[4] => Add7.IN60
menorI[4] => Add10.IN58
menorI[5] => Add7.IN59
menorI[5] => Add10.IN57
menorI[6] => Add7.IN58
menorI[6] => Add10.IN56
menorI[7] => Add7.IN57
menorI[7] => Add10.IN55
menorI[8] => Add7.IN56
menorI[8] => Add10.IN54
menorI[9] => Add7.IN55
menorI[9] => Add10.IN53
menorI[10] => Add7.IN54
menorI[10] => Add10.IN52
menorI[11] => Add7.IN53
menorI[11] => Add10.IN51
menorI[12] => Add7.IN52
menorI[12] => Add10.IN50
menorI[13] => Add7.IN51
menorI[13] => Add10.IN49
menorI[14] => Add7.IN50
menorI[14] => Add10.IN48
menorI[15] => Add7.IN49
menorI[15] => Add10.IN47
menorI[16] => Add7.IN48
menorI[16] => Add10.IN46
menorI[17] => Add7.IN47
menorI[17] => Add10.IN45
menorI[18] => Add7.IN46
menorI[18] => Add10.IN44
menorI[19] => Add7.IN45
menorI[19] => Add10.IN43
menorI[20] => Add7.IN44
menorI[20] => Add10.IN42
menorI[21] => Add7.IN43
menorI[21] => Add10.IN41
menorI[22] => Add7.IN42
menorI[22] => Add10.IN40
menorI[23] => Add7.IN41
menorI[23] => Add10.IN39
menorI[24] => Add7.IN40
menorI[24] => Add10.IN38
menorI[25] => Add7.IN39
menorI[25] => Add10.IN37
menorI[26] => Add7.IN38
menorI[26] => Add10.IN36
menorI[27] => Add7.IN37
menorI[27] => Add10.IN35
menorI[28] => Add7.IN36
menorI[28] => Add10.IN34
menorI[29] => Add7.IN35
menorI[29] => Add10.IN33
menorI[30] => Add7.IN34
menorI[30] => Add10.IN32
menorI[31] => Add7.IN33
menorI[31] => Add10.IN31
menorJ[0] => Add5.IN64
menorJ[0] => LessThan6.IN32
menorJ[1] => Add5.IN63
menorJ[1] => LessThan6.IN31
menorJ[2] => Add5.IN62
menorJ[2] => Add8.IN60
menorJ[3] => Add5.IN61
menorJ[3] => Add8.IN59
menorJ[4] => Add5.IN60
menorJ[4] => Add8.IN58
menorJ[5] => Add5.IN59
menorJ[5] => Add8.IN57
menorJ[6] => Add5.IN58
menorJ[6] => Add8.IN56
menorJ[7] => Add5.IN57
menorJ[7] => Add8.IN55
menorJ[8] => Add5.IN56
menorJ[8] => Add8.IN54
menorJ[9] => Add5.IN55
menorJ[9] => Add8.IN53
menorJ[10] => Add5.IN54
menorJ[10] => Add8.IN52
menorJ[11] => Add5.IN53
menorJ[11] => Add8.IN51
menorJ[12] => Add5.IN52
menorJ[12] => Add8.IN50
menorJ[13] => Add5.IN51
menorJ[13] => Add8.IN49
menorJ[14] => Add5.IN50
menorJ[14] => Add8.IN48
menorJ[15] => Add5.IN49
menorJ[15] => Add8.IN47
menorJ[16] => Add5.IN48
menorJ[16] => Add8.IN46
menorJ[17] => Add5.IN47
menorJ[17] => Add8.IN45
menorJ[18] => Add5.IN46
menorJ[18] => Add8.IN44
menorJ[19] => Add5.IN45
menorJ[19] => Add8.IN43
menorJ[20] => Add5.IN44
menorJ[20] => Add8.IN42
menorJ[21] => Add5.IN43
menorJ[21] => Add8.IN41
menorJ[22] => Add5.IN42
menorJ[22] => Add8.IN40
menorJ[23] => Add5.IN41
menorJ[23] => Add8.IN39
menorJ[24] => Add5.IN40
menorJ[24] => Add8.IN38
menorJ[25] => Add5.IN39
menorJ[25] => Add8.IN37
menorJ[26] => Add5.IN38
menorJ[26] => Add8.IN36
menorJ[27] => Add5.IN37
menorJ[27] => Add8.IN35
menorJ[28] => Add5.IN36
menorJ[28] => Add8.IN34
menorJ[29] => Add5.IN35
menorJ[29] => Add8.IN33
menorJ[30] => Add5.IN34
menorJ[30] => Add8.IN32
menorJ[31] => Add5.IN33
menorJ[31] => Add8.IN31
maiorI[0] => LessThan0.IN32
maiorI[0] => Add4.IN64
maiorI[0] => LessThan5.IN32
maiorI[1] => LessThan0.IN31
maiorI[1] => Add4.IN63
maiorI[1] => LessThan5.IN31
maiorI[2] => Add3.IN60
maiorI[2] => Add4.IN62
maiorI[2] => LessThan5.IN30
maiorI[3] => Add3.IN59
maiorI[3] => Add4.IN61
maiorI[3] => LessThan5.IN29
maiorI[4] => Add3.IN58
maiorI[4] => Add4.IN60
maiorI[4] => LessThan5.IN28
maiorI[5] => Add3.IN57
maiorI[5] => Add4.IN59
maiorI[5] => LessThan5.IN27
maiorI[6] => Add3.IN56
maiorI[6] => Add4.IN58
maiorI[6] => LessThan5.IN26
maiorI[7] => Add3.IN55
maiorI[7] => Add4.IN57
maiorI[7] => LessThan5.IN25
maiorI[8] => Add3.IN54
maiorI[8] => Add4.IN56
maiorI[8] => LessThan5.IN24
maiorI[9] => Add3.IN53
maiorI[9] => Add4.IN55
maiorI[9] => LessThan5.IN23
maiorI[10] => Add3.IN52
maiorI[10] => Add4.IN54
maiorI[10] => LessThan5.IN22
maiorI[11] => Add3.IN51
maiorI[11] => Add4.IN53
maiorI[11] => LessThan5.IN21
maiorI[12] => Add3.IN50
maiorI[12] => Add4.IN52
maiorI[12] => LessThan5.IN20
maiorI[13] => Add3.IN49
maiorI[13] => Add4.IN51
maiorI[13] => LessThan5.IN19
maiorI[14] => Add3.IN48
maiorI[14] => Add4.IN50
maiorI[14] => LessThan5.IN18
maiorI[15] => Add3.IN47
maiorI[15] => Add4.IN49
maiorI[15] => LessThan5.IN17
maiorI[16] => Add3.IN46
maiorI[16] => Add4.IN48
maiorI[16] => LessThan5.IN16
maiorI[17] => Add3.IN45
maiorI[17] => Add4.IN47
maiorI[17] => LessThan5.IN15
maiorI[18] => Add3.IN44
maiorI[18] => Add4.IN46
maiorI[18] => LessThan5.IN14
maiorI[19] => Add3.IN43
maiorI[19] => Add4.IN45
maiorI[19] => LessThan5.IN13
maiorI[20] => Add3.IN42
maiorI[20] => Add4.IN44
maiorI[20] => LessThan5.IN12
maiorI[21] => Add3.IN41
maiorI[21] => Add4.IN43
maiorI[21] => LessThan5.IN11
maiorI[22] => Add3.IN40
maiorI[22] => Add4.IN42
maiorI[22] => LessThan5.IN10
maiorI[23] => Add3.IN39
maiorI[23] => Add4.IN41
maiorI[23] => LessThan5.IN9
maiorI[24] => Add3.IN38
maiorI[24] => Add4.IN40
maiorI[24] => LessThan5.IN8
maiorI[25] => Add3.IN37
maiorI[25] => Add4.IN39
maiorI[25] => LessThan5.IN7
maiorI[26] => Add3.IN36
maiorI[26] => Add4.IN38
maiorI[26] => LessThan5.IN6
maiorI[27] => Add3.IN35
maiorI[27] => Add4.IN37
maiorI[27] => LessThan5.IN5
maiorI[28] => Add3.IN34
maiorI[28] => Add4.IN36
maiorI[28] => LessThan5.IN4
maiorI[29] => Add3.IN33
maiorI[29] => Add4.IN35
maiorI[29] => LessThan5.IN3
maiorI[30] => Add3.IN32
maiorI[30] => Add4.IN34
maiorI[30] => LessThan5.IN2
maiorI[31] => Add3.IN31
maiorI[31] => Add4.IN33
maiorI[31] => LessThan5.IN1
maiorJ[0] => Add6.IN64
maiorJ[0] => LessThan7.IN32
maiorJ[1] => Add6.IN63
maiorJ[1] => LessThan7.IN31
maiorJ[2] => Add6.IN62
maiorJ[2] => Add9.IN60
maiorJ[3] => Add6.IN61
maiorJ[3] => Add9.IN59
maiorJ[4] => Add6.IN60
maiorJ[4] => Add9.IN58
maiorJ[5] => Add6.IN59
maiorJ[5] => Add9.IN57
maiorJ[6] => Add6.IN58
maiorJ[6] => Add9.IN56
maiorJ[7] => Add6.IN57
maiorJ[7] => Add9.IN55
maiorJ[8] => Add6.IN56
maiorJ[8] => Add9.IN54
maiorJ[9] => Add6.IN55
maiorJ[9] => Add9.IN53
maiorJ[10] => Add6.IN54
maiorJ[10] => Add9.IN52
maiorJ[11] => Add6.IN53
maiorJ[11] => Add9.IN51
maiorJ[12] => Add6.IN52
maiorJ[12] => Add9.IN50
maiorJ[13] => Add6.IN51
maiorJ[13] => Add9.IN49
maiorJ[14] => Add6.IN50
maiorJ[14] => Add9.IN48
maiorJ[15] => Add6.IN49
maiorJ[15] => Add9.IN47
maiorJ[16] => Add6.IN48
maiorJ[16] => Add9.IN46
maiorJ[17] => Add6.IN47
maiorJ[17] => Add9.IN45
maiorJ[18] => Add6.IN46
maiorJ[18] => Add9.IN44
maiorJ[19] => Add6.IN45
maiorJ[19] => Add9.IN43
maiorJ[20] => Add6.IN44
maiorJ[20] => Add9.IN42
maiorJ[21] => Add6.IN43
maiorJ[21] => Add9.IN41
maiorJ[22] => Add6.IN42
maiorJ[22] => Add9.IN40
maiorJ[23] => Add6.IN41
maiorJ[23] => Add9.IN39
maiorJ[24] => Add6.IN40
maiorJ[24] => Add9.IN38
maiorJ[25] => Add6.IN39
maiorJ[25] => Add9.IN37
maiorJ[26] => Add6.IN38
maiorJ[26] => Add9.IN36
maiorJ[27] => Add6.IN37
maiorJ[27] => Add9.IN35
maiorJ[28] => Add6.IN36
maiorJ[28] => Add9.IN34
maiorJ[29] => Add6.IN35
maiorJ[29] => Add9.IN33
maiorJ[30] => Add6.IN34
maiorJ[30] => Add9.IN32
maiorJ[31] => Add6.IN33
maiorJ[31] => Add9.IN31
data[0] => data_vga.DATAA
data[1] => data_vga.DATAA
data[2] => data_vga.DATAA
data[3] => data_vga.DATAA
data[4] => data_vga.DATAA
data[5] => data_vga.DATAA
data[6] => data_vga.DATAA
data[7] => data_vga.DATAA
data[8] => data_vga.DATAA
data[9] => data_vga.DATAA
data[10] => data_vga.DATAA
data[11] => data_vga.DATAA
data[12] => data_vga[12].DATAIN
data[13] => data_vga[13].DATAIN
data[14] => data_vga[14].DATAIN
data[15] => data_vga[15].DATAIN
data_vga[0] <= data_vga.DB_MAX_OUTPUT_PORT_TYPE
data_vga[1] <= data_vga.DB_MAX_OUTPUT_PORT_TYPE
data_vga[2] <= data_vga.DB_MAX_OUTPUT_PORT_TYPE
data_vga[3] <= data_vga.DB_MAX_OUTPUT_PORT_TYPE
data_vga[4] <= data_vga.DB_MAX_OUTPUT_PORT_TYPE
data_vga[5] <= data_vga.DB_MAX_OUTPUT_PORT_TYPE
data_vga[6] <= data_vga.DB_MAX_OUTPUT_PORT_TYPE
data_vga[7] <= data_vga.DB_MAX_OUTPUT_PORT_TYPE
data_vga[8] <= data_vga.DB_MAX_OUTPUT_PORT_TYPE
data_vga[9] <= data_vga.DB_MAX_OUTPUT_PORT_TYPE
data_vga[10] <= data_vga.DB_MAX_OUTPUT_PORT_TYPE
data_vga[11] <= data_vga.DB_MAX_OUTPUT_PORT_TYPE
data_vga[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
data_vga[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
data_vga[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
data_vga[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas
ativa => y2[2].LATCH_ENABLE
ativa => y2[1].LATCH_ENABLE
ativa => y2[0].LATCH_ENABLE
ativa => y2[3].LATCH_ENABLE
ativa => y1[0].LATCH_ENABLE
ativa => y1[1].LATCH_ENABLE
ativa => y1[2].LATCH_ENABLE
ativa => y1[3].LATCH_ENABLE
ativa => x2[0].LATCH_ENABLE
ativa => x2[1].LATCH_ENABLE
ativa => x2[2].LATCH_ENABLE
ativa => x2[3].LATCH_ENABLE
ativa => x1[0].LATCH_ENABLE
ativa => x1[1].LATCH_ENABLE
ativa => x1[2].LATCH_ENABLE
ativa => x1[3].LATCH_ENABLE
menorI[0] => Add0.IN32
menorI[1] => Add0.IN31
menorI[2] => Add0.IN30
menorI[3] => Add0.IN29
menorI[4] => Add0.IN28
menorI[5] => Add0.IN27
menorI[6] => Add0.IN26
menorI[7] => Add0.IN25
menorI[8] => Add0.IN24
menorI[9] => Add0.IN23
menorI[10] => Add0.IN22
menorI[11] => Add0.IN21
menorI[12] => Add0.IN20
menorI[13] => Add0.IN19
menorI[14] => Add0.IN18
menorI[15] => Add0.IN17
menorI[16] => Add0.IN16
menorI[17] => Add0.IN15
menorI[18] => Add0.IN14
menorI[19] => Add0.IN13
menorI[20] => Add0.IN12
menorI[21] => Add0.IN11
menorI[22] => Add0.IN10
menorI[23] => Add0.IN9
menorI[24] => Add0.IN8
menorI[25] => Add0.IN7
menorI[26] => Add0.IN6
menorI[27] => Add0.IN5
menorI[28] => Add0.IN4
menorI[29] => Add0.IN3
menorI[30] => Add0.IN2
menorI[31] => Add0.IN1
menorJ[0] => Add1.IN32
menorJ[1] => Add1.IN31
menorJ[2] => Add1.IN30
menorJ[3] => Add1.IN29
menorJ[4] => Add1.IN28
menorJ[5] => Add1.IN27
menorJ[6] => Add1.IN26
menorJ[7] => Add1.IN25
menorJ[8] => Add1.IN24
menorJ[9] => Add1.IN23
menorJ[10] => Add1.IN22
menorJ[11] => Add1.IN21
menorJ[12] => Add1.IN20
menorJ[13] => Add1.IN19
menorJ[14] => Add1.IN18
menorJ[15] => Add1.IN17
menorJ[16] => Add1.IN16
menorJ[17] => Add1.IN15
menorJ[18] => Add1.IN14
menorJ[19] => Add1.IN13
menorJ[20] => Add1.IN12
menorJ[21] => Add1.IN11
menorJ[22] => Add1.IN10
menorJ[23] => Add1.IN9
menorJ[24] => Add1.IN8
menorJ[25] => Add1.IN7
menorJ[26] => Add1.IN6
menorJ[27] => Add1.IN5
menorJ[28] => Add1.IN4
menorJ[29] => Add1.IN3
menorJ[30] => Add1.IN2
menorJ[31] => Add1.IN1
maiorI[0] => Add0.IN64
maiorI[1] => Add0.IN63
maiorI[2] => Add0.IN62
maiorI[3] => Add0.IN61
maiorI[4] => Add0.IN60
maiorI[5] => Add0.IN59
maiorI[6] => Add0.IN58
maiorI[7] => Add0.IN57
maiorI[8] => Add0.IN56
maiorI[9] => Add0.IN55
maiorI[10] => Add0.IN54
maiorI[11] => Add0.IN53
maiorI[12] => Add0.IN52
maiorI[13] => Add0.IN51
maiorI[14] => Add0.IN50
maiorI[15] => Add0.IN49
maiorI[16] => Add0.IN48
maiorI[17] => Add0.IN47
maiorI[18] => Add0.IN46
maiorI[19] => Add0.IN45
maiorI[20] => Add0.IN44
maiorI[21] => Add0.IN43
maiorI[22] => Add0.IN42
maiorI[23] => Add0.IN41
maiorI[24] => Add0.IN40
maiorI[25] => Add0.IN39
maiorI[26] => Add0.IN38
maiorI[27] => Add0.IN37
maiorI[28] => Add0.IN36
maiorI[29] => Add0.IN35
maiorI[30] => Add0.IN34
maiorI[31] => Add0.IN33
maiorJ[0] => Add1.IN64
maiorJ[1] => Add1.IN63
maiorJ[2] => Add1.IN62
maiorJ[3] => Add1.IN61
maiorJ[4] => Add1.IN60
maiorJ[5] => Add1.IN59
maiorJ[6] => Add1.IN58
maiorJ[7] => Add1.IN57
maiorJ[8] => Add1.IN56
maiorJ[9] => Add1.IN55
maiorJ[10] => Add1.IN54
maiorJ[11] => Add1.IN53
maiorJ[12] => Add1.IN52
maiorJ[13] => Add1.IN51
maiorJ[14] => Add1.IN50
maiorJ[15] => Add1.IN49
maiorJ[16] => Add1.IN48
maiorJ[17] => Add1.IN47
maiorJ[18] => Add1.IN46
maiorJ[19] => Add1.IN45
maiorJ[20] => Add1.IN44
maiorJ[21] => Add1.IN43
maiorJ[22] => Add1.IN42
maiorJ[23] => Add1.IN41
maiorJ[24] => Add1.IN40
maiorJ[25] => Add1.IN39
maiorJ[26] => Add1.IN38
maiorJ[27] => Add1.IN37
maiorJ[28] => Add1.IN36
maiorJ[29] => Add1.IN35
maiorJ[30] => Add1.IN34
maiorJ[31] => Add1.IN33
centroX1[0] <= Decodificador7Seg:dec_X1.Saida[0]
centroX1[1] <= Decodificador7Seg:dec_X1.Saida[1]
centroX1[2] <= Decodificador7Seg:dec_X1.Saida[2]
centroX1[3] <= Decodificador7Seg:dec_X1.Saida[3]
centroX1[4] <= Decodificador7Seg:dec_X1.Saida[4]
centroX1[5] <= Decodificador7Seg:dec_X1.Saida[5]
centroX1[6] <= Decodificador7Seg:dec_X1.Saida[6]
centroX2[0] <= Decodificador7Seg:dec_X2.Saida[0]
centroX2[1] <= Decodificador7Seg:dec_X2.Saida[1]
centroX2[2] <= Decodificador7Seg:dec_X2.Saida[2]
centroX2[3] <= Decodificador7Seg:dec_X2.Saida[3]
centroX2[4] <= Decodificador7Seg:dec_X2.Saida[4]
centroX2[5] <= Decodificador7Seg:dec_X2.Saida[5]
centroX2[6] <= Decodificador7Seg:dec_X2.Saida[6]
centroY1[0] <= Decodificador7Seg:dec_Y1.Saida[0]
centroY1[1] <= Decodificador7Seg:dec_Y1.Saida[1]
centroY1[2] <= Decodificador7Seg:dec_Y1.Saida[2]
centroY1[3] <= Decodificador7Seg:dec_Y1.Saida[3]
centroY1[4] <= Decodificador7Seg:dec_Y1.Saida[4]
centroY1[5] <= Decodificador7Seg:dec_Y1.Saida[5]
centroY1[6] <= Decodificador7Seg:dec_Y1.Saida[6]
centroY2[0] <= Decodificador7Seg:dec_Y2.Saida[0]
centroY2[1] <= Decodificador7Seg:dec_Y2.Saida[1]
centroY2[2] <= Decodificador7Seg:dec_Y2.Saida[2]
centroY2[3] <= Decodificador7Seg:dec_Y2.Saida[3]
centroY2[4] <= Decodificador7Seg:dec_Y2.Saida[4]
centroY2[5] <= Decodificador7Seg:dec_Y2.Saida[5]
centroY2[6] <= Decodificador7Seg:dec_Y2.Saida[6]


|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas|Decodificador7Seg:dec_X1
Entrada[0] => Equal0.IN3
Entrada[0] => Equal1.IN2
Entrada[0] => Equal2.IN3
Entrada[0] => Equal3.IN1
Entrada[0] => Equal4.IN3
Entrada[0] => Equal5.IN2
Entrada[0] => Equal6.IN3
Entrada[0] => Equal7.IN2
Entrada[0] => Equal8.IN3
Entrada[0] => Equal9.IN3
Entrada[1] => Equal0.IN1
Entrada[1] => Equal1.IN1
Entrada[1] => Equal2.IN2
Entrada[1] => Equal3.IN3
Entrada[1] => Equal4.IN1
Entrada[1] => Equal5.IN1
Entrada[1] => Equal6.IN2
Entrada[1] => Equal7.IN3
Entrada[1] => Equal8.IN2
Entrada[1] => Equal9.IN2
Entrada[2] => Equal0.IN0
Entrada[2] => Equal1.IN0
Entrada[2] => Equal2.IN1
Entrada[2] => Equal3.IN2
Entrada[2] => Equal4.IN2
Entrada[2] => Equal5.IN3
Entrada[2] => Equal6.IN1
Entrada[2] => Equal7.IN1
Entrada[2] => Equal8.IN1
Entrada[2] => Equal9.IN1
Entrada[3] => Equal0.IN2
Entrada[3] => Equal1.IN3
Entrada[3] => Equal2.IN0
Entrada[3] => Equal3.IN0
Entrada[3] => Equal4.IN0
Entrada[3] => Equal5.IN0
Entrada[3] => Equal6.IN0
Entrada[3] => Equal7.IN0
Entrada[3] => Equal8.IN0
Entrada[3] => Equal9.IN0
Saida[0] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[1] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[2] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[3] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[4] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[5] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[6] <= Saida.DB_MAX_OUTPUT_PORT_TYPE


|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas|Decodificador7Seg:dec_X2
Entrada[0] => Equal0.IN3
Entrada[0] => Equal1.IN2
Entrada[0] => Equal2.IN3
Entrada[0] => Equal3.IN1
Entrada[0] => Equal4.IN3
Entrada[0] => Equal5.IN2
Entrada[0] => Equal6.IN3
Entrada[0] => Equal7.IN2
Entrada[0] => Equal8.IN3
Entrada[0] => Equal9.IN3
Entrada[1] => Equal0.IN1
Entrada[1] => Equal1.IN1
Entrada[1] => Equal2.IN2
Entrada[1] => Equal3.IN3
Entrada[1] => Equal4.IN1
Entrada[1] => Equal5.IN1
Entrada[1] => Equal6.IN2
Entrada[1] => Equal7.IN3
Entrada[1] => Equal8.IN2
Entrada[1] => Equal9.IN2
Entrada[2] => Equal0.IN0
Entrada[2] => Equal1.IN0
Entrada[2] => Equal2.IN1
Entrada[2] => Equal3.IN2
Entrada[2] => Equal4.IN2
Entrada[2] => Equal5.IN3
Entrada[2] => Equal6.IN1
Entrada[2] => Equal7.IN1
Entrada[2] => Equal8.IN1
Entrada[2] => Equal9.IN1
Entrada[3] => Equal0.IN2
Entrada[3] => Equal1.IN3
Entrada[3] => Equal2.IN0
Entrada[3] => Equal3.IN0
Entrada[3] => Equal4.IN0
Entrada[3] => Equal5.IN0
Entrada[3] => Equal6.IN0
Entrada[3] => Equal7.IN0
Entrada[3] => Equal8.IN0
Entrada[3] => Equal9.IN0
Saida[0] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[1] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[2] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[3] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[4] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[5] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[6] <= Saida.DB_MAX_OUTPUT_PORT_TYPE


|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas|Decodificador7Seg:dec_Y1
Entrada[0] => Equal0.IN3
Entrada[0] => Equal1.IN2
Entrada[0] => Equal2.IN3
Entrada[0] => Equal3.IN1
Entrada[0] => Equal4.IN3
Entrada[0] => Equal5.IN2
Entrada[0] => Equal6.IN3
Entrada[0] => Equal7.IN2
Entrada[0] => Equal8.IN3
Entrada[0] => Equal9.IN3
Entrada[1] => Equal0.IN1
Entrada[1] => Equal1.IN1
Entrada[1] => Equal2.IN2
Entrada[1] => Equal3.IN3
Entrada[1] => Equal4.IN1
Entrada[1] => Equal5.IN1
Entrada[1] => Equal6.IN2
Entrada[1] => Equal7.IN3
Entrada[1] => Equal8.IN2
Entrada[1] => Equal9.IN2
Entrada[2] => Equal0.IN0
Entrada[2] => Equal1.IN0
Entrada[2] => Equal2.IN1
Entrada[2] => Equal3.IN2
Entrada[2] => Equal4.IN2
Entrada[2] => Equal5.IN3
Entrada[2] => Equal6.IN1
Entrada[2] => Equal7.IN1
Entrada[2] => Equal8.IN1
Entrada[2] => Equal9.IN1
Entrada[3] => Equal0.IN2
Entrada[3] => Equal1.IN3
Entrada[3] => Equal2.IN0
Entrada[3] => Equal3.IN0
Entrada[3] => Equal4.IN0
Entrada[3] => Equal5.IN0
Entrada[3] => Equal6.IN0
Entrada[3] => Equal7.IN0
Entrada[3] => Equal8.IN0
Entrada[3] => Equal9.IN0
Saida[0] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[1] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[2] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[3] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[4] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[5] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[6] <= Saida.DB_MAX_OUTPUT_PORT_TYPE


|top_geral|Project1_top:top_comp|Top_AchandoPonto:achandoPonto|centroPonto:Coordenadas|Decodificador7Seg:dec_Y2
Entrada[0] => Equal0.IN3
Entrada[0] => Equal1.IN2
Entrada[0] => Equal2.IN3
Entrada[0] => Equal3.IN1
Entrada[0] => Equal4.IN3
Entrada[0] => Equal5.IN2
Entrada[0] => Equal6.IN3
Entrada[0] => Equal7.IN2
Entrada[0] => Equal8.IN3
Entrada[0] => Equal9.IN3
Entrada[1] => Equal0.IN1
Entrada[1] => Equal1.IN1
Entrada[1] => Equal2.IN2
Entrada[1] => Equal3.IN3
Entrada[1] => Equal4.IN1
Entrada[1] => Equal5.IN1
Entrada[1] => Equal6.IN2
Entrada[1] => Equal7.IN3
Entrada[1] => Equal8.IN2
Entrada[1] => Equal9.IN2
Entrada[2] => Equal0.IN0
Entrada[2] => Equal1.IN0
Entrada[2] => Equal2.IN1
Entrada[2] => Equal3.IN2
Entrada[2] => Equal4.IN2
Entrada[2] => Equal5.IN3
Entrada[2] => Equal6.IN1
Entrada[2] => Equal7.IN1
Entrada[2] => Equal8.IN1
Entrada[2] => Equal9.IN1
Entrada[3] => Equal0.IN2
Entrada[3] => Equal1.IN3
Entrada[3] => Equal2.IN0
Entrada[3] => Equal3.IN0
Entrada[3] => Equal4.IN0
Entrada[3] => Equal5.IN0
Entrada[3] => Equal6.IN0
Entrada[3] => Equal7.IN0
Entrada[3] => Equal8.IN0
Entrada[3] => Equal9.IN0
Saida[0] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[1] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[2] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[3] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[4] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[5] <= Saida.DB_MAX_OUTPUT_PORT_TYPE
Saida[6] <= Saida.DB_MAX_OUTPUT_PORT_TYPE


|top_geral|Project1_top:top_comp|framebuffer:fb
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdaddress[11] => altsyncram:altsyncram_component.address_b[11]
rdaddress[12] => altsyncram:altsyncram_component.address_b[12]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wraddress[11] => altsyncram:altsyncram_component.address_a[11]
wraddress[12] => altsyncram:altsyncram_component.address_a[12]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]


|top_geral|Project1_top:top_comp|framebuffer:fb|altsyncram:altsyncram_component
wren_a => altsyncram_vqr1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vqr1:auto_generated.data_a[0]
data_a[1] => altsyncram_vqr1:auto_generated.data_a[1]
data_a[2] => altsyncram_vqr1:auto_generated.data_a[2]
data_a[3] => altsyncram_vqr1:auto_generated.data_a[3]
data_a[4] => altsyncram_vqr1:auto_generated.data_a[4]
data_a[5] => altsyncram_vqr1:auto_generated.data_a[5]
data_a[6] => altsyncram_vqr1:auto_generated.data_a[6]
data_a[7] => altsyncram_vqr1:auto_generated.data_a[7]
data_a[8] => altsyncram_vqr1:auto_generated.data_a[8]
data_a[9] => altsyncram_vqr1:auto_generated.data_a[9]
data_a[10] => altsyncram_vqr1:auto_generated.data_a[10]
data_a[11] => altsyncram_vqr1:auto_generated.data_a[11]
data_a[12] => altsyncram_vqr1:auto_generated.data_a[12]
data_a[13] => altsyncram_vqr1:auto_generated.data_a[13]
data_a[14] => altsyncram_vqr1:auto_generated.data_a[14]
data_a[15] => altsyncram_vqr1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_vqr1:auto_generated.address_a[0]
address_a[1] => altsyncram_vqr1:auto_generated.address_a[1]
address_a[2] => altsyncram_vqr1:auto_generated.address_a[2]
address_a[3] => altsyncram_vqr1:auto_generated.address_a[3]
address_a[4] => altsyncram_vqr1:auto_generated.address_a[4]
address_a[5] => altsyncram_vqr1:auto_generated.address_a[5]
address_a[6] => altsyncram_vqr1:auto_generated.address_a[6]
address_a[7] => altsyncram_vqr1:auto_generated.address_a[7]
address_a[8] => altsyncram_vqr1:auto_generated.address_a[8]
address_a[9] => altsyncram_vqr1:auto_generated.address_a[9]
address_a[10] => altsyncram_vqr1:auto_generated.address_a[10]
address_a[11] => altsyncram_vqr1:auto_generated.address_a[11]
address_a[12] => altsyncram_vqr1:auto_generated.address_a[12]
address_b[0] => altsyncram_vqr1:auto_generated.address_b[0]
address_b[1] => altsyncram_vqr1:auto_generated.address_b[1]
address_b[2] => altsyncram_vqr1:auto_generated.address_b[2]
address_b[3] => altsyncram_vqr1:auto_generated.address_b[3]
address_b[4] => altsyncram_vqr1:auto_generated.address_b[4]
address_b[5] => altsyncram_vqr1:auto_generated.address_b[5]
address_b[6] => altsyncram_vqr1:auto_generated.address_b[6]
address_b[7] => altsyncram_vqr1:auto_generated.address_b[7]
address_b[8] => altsyncram_vqr1:auto_generated.address_b[8]
address_b[9] => altsyncram_vqr1:auto_generated.address_b[9]
address_b[10] => altsyncram_vqr1:auto_generated.address_b[10]
address_b[11] => altsyncram_vqr1:auto_generated.address_b[11]
address_b[12] => altsyncram_vqr1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vqr1:auto_generated.clock0
clock1 => altsyncram_vqr1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_vqr1:auto_generated.q_b[0]
q_b[1] <= altsyncram_vqr1:auto_generated.q_b[1]
q_b[2] <= altsyncram_vqr1:auto_generated.q_b[2]
q_b[3] <= altsyncram_vqr1:auto_generated.q_b[3]
q_b[4] <= altsyncram_vqr1:auto_generated.q_b[4]
q_b[5] <= altsyncram_vqr1:auto_generated.q_b[5]
q_b[6] <= altsyncram_vqr1:auto_generated.q_b[6]
q_b[7] <= altsyncram_vqr1:auto_generated.q_b[7]
q_b[8] <= altsyncram_vqr1:auto_generated.q_b[8]
q_b[9] <= altsyncram_vqr1:auto_generated.q_b[9]
q_b[10] <= altsyncram_vqr1:auto_generated.q_b[10]
q_b[11] <= altsyncram_vqr1:auto_generated.q_b[11]
q_b[12] <= altsyncram_vqr1:auto_generated.q_b[12]
q_b[13] <= altsyncram_vqr1:auto_generated.q_b[13]
q_b[14] <= altsyncram_vqr1:auto_generated.q_b[14]
q_b[15] <= altsyncram_vqr1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_geral|Project1_top:top_comp|framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


