timestamp=1608243470278

[~A]
C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/MainController.v=0*286276*287540
C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v=0*344531*346232
C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/modules/SPI.v_RegMap.v_MainController.v_top.v_spi_write.v=0*326939*330764
C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write/../../verilog/top.v_RegMap.v_SPI.v_MainController.v_spi_write.v=0*392196*396077
LastVerilogToplevel=tb
ModifyID=69
Version=74

[$root]
A/$root=22|||1*994533
BinI32/$root=3*712995
SLP=3*713099
Version=10.3.3558.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c921684f0e6ffb67c1feee362bd85e33cc272

[MainController]
A/MainController=22|./../../../verilog/modules/MainController.v|1|1*997065
BinI32/MainController=3*713368
R=./../../../verilog/modules/MainController.v|1
SLP=3*714843
Version=10.3.3558.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|8a9cc48c5bc07453cd1c3af2502e3e4432ca18b2a2ddfc0801c6bb039c0b6b1fbcc5485cdb7a76549d1701158c2122f9

[Reg_Map]
A/Reg_Map=22|./../../../verilog/modules/RegMap.v|1|1*1000568
BinI32/Reg_Map=3*715800
R=./../../../verilog/modules/RegMap.v|1
SLP=3*717354
Version=10.3.3558.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|b96babeb8f67670dafa93b18fffe25d526527262ddaa47cb266f3a3c4d9b973ae2ca8b237e5d6174131b273bcedf1312

[SPI]
A/SPI=22|./../../../verilog/modules/SPI.v|1|1*1003937
BinI32/SPI=3*718225
R=./../../../verilog/modules/SPI.v|1
SLP=3*720488
Version=10.3.3558.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|1a1492de6c89d20b96bad3f92fac1301973f70b1bcaabf94dd1eba1d57038760

[tb]
A/tb=22|./../../../verilog/spi_write.v|2|1*1009103
BinI32/tb=3*722181
R=./../../../verilog/spi_write.v|2
SLP=3*723844
Version=10.3.3558.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|8db8692708dc0985d408d2497dbc95fa2b7008088490adcc5a22f3e6ebd74397

[top]
A/top=22|./../../../verilog/top.v|6|1*994891
BinI32/top=3*713167
R=./../../../verilog/top.v|6
SLP=3*713269
Version=10.3.3558.6081  (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|f1fdecad8dc292011c024b8d633bc5c76680d2d3be8abfce85c80dbabbc340e2

[~MFT]
0=10|0SPI_Write.mgf|396077|278682
1=12|1SPI_Write.mgf|1009103|994533
3=24|3SPI_Write.mgf|723844|712995

[~U]
$root=12|0*390541|
MainController=12|0*390985|
Reg_Map=12|0*391340|
SPI=12|0*391649|
tb=12|0*392022||0x10
top=12|0*390739|
