<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/ira.h</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">gcc</a> - ira.h<span style="font-size: 80%;"> (source / <a href="ira.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Communication between the Integrated Register Allocator (IRA) and</a>
<span class="lineNum">       2 </span>            :    the rest of the compiler.
<span class="lineNum">       3 </span>            :    Copyright (C) 2006-2018 Free Software Foundation, Inc.
<span class="lineNum">       4 </span>            :    Contributed by Vladimir Makarov &lt;vmakarov@redhat.com&gt;.
<span class="lineNum">       5 </span>            : 
<span class="lineNum">       6 </span>            : This file is part of GCC.
<span class="lineNum">       7 </span>            : 
<span class="lineNum">       8 </span>            : GCC is free software; you can redistribute it and/or modify it under
<span class="lineNum">       9 </span>            : the terms of the GNU General Public License as published by the Free
<span class="lineNum">      10 </span>            : Software Foundation; either version 3, or (at your option) any later
<span class="lineNum">      11 </span>            : version.
<span class="lineNum">      12 </span>            : 
<span class="lineNum">      13 </span>            : GCC is distributed in the hope that it will be useful, but WITHOUT ANY
<span class="lineNum">      14 </span>            : WARRANTY; without even the implied warranty of MERCHANTABILITY or
<span class="lineNum">      15 </span>            : FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
<span class="lineNum">      16 </span>            : for more details.
<span class="lineNum">      17 </span>            : 
<span class="lineNum">      18 </span>            : You should have received a copy of the GNU General Public License
<span class="lineNum">      19 </span>            : along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      20 </span>            : &lt;http://www.gnu.org/licenses/&gt;.  */
<span class="lineNum">      21 </span>            : 
<span class="lineNum">      22 </span>            : #ifndef GCC_IRA_H
<span class="lineNum">      23 </span>            : #define GCC_IRA_H
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            : #include &quot;emit-rtl.h&quot;
<span class="lineNum">      26 </span>            : 
<span class="lineNum">      27 </span>            : /* True when we use LRA instead of reload pass for the current
<span class="lineNum">      28 </span>            :    function.  */
<span class="lineNum">      29 </span>            : extern bool ira_use_lra_p;
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            : /* True if we have allocno conflicts.  It is false for non-optimized
<span class="lineNum">      32 </span>            :    mode or when the conflict table is too big.  */
<span class="lineNum">      33 </span>            : extern bool ira_conflicts_p;
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span>            : struct target_ira
<span class="lineNum">      36 </span>            : {
<span class="lineNum">      37 </span>            :   /* Map: hard register number -&gt; allocno class it belongs to.  If the
<span class="lineNum">      38 </span>            :      corresponding class is NO_REGS, the hard register is not available
<span class="lineNum">      39 </span>            :      for allocation.  */
<span class="lineNum">      40 </span>            :   enum reg_class x_ira_hard_regno_allocno_class[FIRST_PSEUDO_REGISTER];
<span class="lineNum">      41 </span>            : 
<span class="lineNum">      42 </span>            :   /* Number of allocno classes.  Allocno classes are register classes
<span class="lineNum">      43 </span>            :      which can be used for allocations of allocnos.  */
<span class="lineNum">      44 </span>            :   int x_ira_allocno_classes_num;
<span class="lineNum">      45 </span>            : 
<span class="lineNum">      46 </span>            :   /* The array containing allocno classes.  Only first
<span class="lineNum">      47 </span>            :      IRA_ALLOCNO_CLASSES_NUM elements are used for this.  */
<span class="lineNum">      48 </span>            :   enum reg_class x_ira_allocno_classes[N_REG_CLASSES];
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            :   /* Map of all register classes to corresponding allocno classes
<span class="lineNum">      51 </span>            :      containing the given class.  If given class is not a subset of an
<span class="lineNum">      52 </span>            :      allocno class, we translate it into the cheapest allocno class.  */
<span class="lineNum">      53 </span>            :   enum reg_class x_ira_allocno_class_translate[N_REG_CLASSES];
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            :   /* Number of pressure classes.  Pressure classes are register
<span class="lineNum">      56 </span>            :      classes for which we calculate register pressure.  */
<span class="lineNum">      57 </span>            :   int x_ira_pressure_classes_num;
<span class="lineNum">      58 </span>            : 
<span class="lineNum">      59 </span>            :   /* The array containing pressure classes.  Only first
<span class="lineNum">      60 </span>            :      IRA_PRESSURE_CLASSES_NUM elements are used for this.  */
<span class="lineNum">      61 </span>            :   enum reg_class x_ira_pressure_classes[N_REG_CLASSES];
<span class="lineNum">      62 </span>            : 
<span class="lineNum">      63 </span>            :   /* Map of all register classes to corresponding pressure classes
<span class="lineNum">      64 </span>            :      containing the given class.  If given class is not a subset of an
<span class="lineNum">      65 </span>            :      pressure class, we translate it into the cheapest pressure
<span class="lineNum">      66 </span>            :      class.  */
<span class="lineNum">      67 </span>            :   enum reg_class x_ira_pressure_class_translate[N_REG_CLASSES];
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span>            :   /* Biggest pressure register class containing stack registers.
<span class="lineNum">      70 </span>            :      NO_REGS if there are no stack registers.  */
<span class="lineNum">      71 </span>            :   enum reg_class x_ira_stack_reg_pressure_class;
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            :   /* Maps: register class x machine mode -&gt; maximal/minimal number of
<span class="lineNum">      74 </span>            :      hard registers of given class needed to store value of given
<span class="lineNum">      75 </span>            :      mode.  */
<span class="lineNum">      76 </span>            :   unsigned char x_ira_reg_class_max_nregs[N_REG_CLASSES][MAX_MACHINE_MODE];
<span class="lineNum">      77 </span>            :   unsigned char x_ira_reg_class_min_nregs[N_REG_CLASSES][MAX_MACHINE_MODE];
<span class="lineNum">      78 </span>            : 
<span class="lineNum">      79 </span>            :   /* Array analogous to target hook TARGET_MEMORY_MOVE_COST.  */
<span class="lineNum">      80 </span>            :   short x_ira_memory_move_cost[MAX_MACHINE_MODE][N_REG_CLASSES][2];
<span class="lineNum">      81 </span>            : 
<span class="lineNum">      82 </span>            :   /* Array of number of hard registers of given class which are
<span class="lineNum">      83 </span>            :      available for the allocation.  The order is defined by the
<span class="lineNum">      84 </span>            :      allocation order.  */
<span class="lineNum">      85 </span>            :   short x_ira_class_hard_regs[N_REG_CLASSES][FIRST_PSEUDO_REGISTER];
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span>            :   /* The number of elements of the above array for given register
<span class="lineNum">      88 </span>            :      class.  */
<span class="lineNum">      89 </span>            :   int x_ira_class_hard_regs_num[N_REG_CLASSES];
<span class="lineNum">      90 </span>            : 
<span class="lineNum">      91 </span>            :   /* Register class subset relation: TRUE if the first class is a subset
<span class="lineNum">      92 </span>            :      of the second one considering only hard registers available for the
<span class="lineNum">      93 </span>            :      allocation.  */
<span class="lineNum">      94 </span>            :   int x_ira_class_subset_p[N_REG_CLASSES][N_REG_CLASSES];
<span class="lineNum">      95 </span>            : 
<span class="lineNum">      96 </span>            :   /* The biggest class inside of intersection of the two classes (that
<span class="lineNum">      97 </span>            :      is calculated taking only hard registers available for allocation
<span class="lineNum">      98 </span>            :      into account.  If the both classes contain no hard registers
<span class="lineNum">      99 </span>            :      available for allocation, the value is calculated with taking all
<span class="lineNum">     100 </span>            :      hard-registers including fixed ones into account.  */
<span class="lineNum">     101 </span>            :   enum reg_class x_ira_reg_class_subset[N_REG_CLASSES][N_REG_CLASSES];
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span>            :   /* True if the two classes (that is calculated taking only hard
<span class="lineNum">     104 </span>            :      registers available for allocation into account; are
<span class="lineNum">     105 </span>            :      intersected.  */
<span class="lineNum">     106 </span>            :   bool x_ira_reg_classes_intersect_p[N_REG_CLASSES][N_REG_CLASSES];
<span class="lineNum">     107 </span>            : 
<span class="lineNum">     108 </span>            :   /* If class CL has a single allocatable register of mode M,
<span class="lineNum">     109 </span>            :      index [CL][M] gives the number of that register, otherwise it is -1.  */
<span class="lineNum">     110 </span>            :   short x_ira_class_singleton[N_REG_CLASSES][MAX_MACHINE_MODE];
<span class="lineNum">     111 </span>            : 
<span class="lineNum">     112 </span>            :   /* Function specific hard registers can not be used for the register
<span class="lineNum">     113 </span>            :      allocation.  */
<span class="lineNum">     114 </span>            :   HARD_REG_SET x_ira_no_alloc_regs;
<span class="lineNum">     115 </span>            : 
<span class="lineNum">     116 </span>            :   /* Array whose values are hard regset of hard registers available for
<span class="lineNum">     117 </span>            :      the allocation of given register class whose targetm.hard_regno_mode_ok
<span class="lineNum">     118 </span>            :      values for given mode are false.  */
<span class="lineNum">     119 </span>            :   HARD_REG_SET x_ira_prohibited_class_mode_regs[N_REG_CLASSES][NUM_MACHINE_MODES];
<span class="lineNum">     120 </span>            : };
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span>            : extern struct target_ira default_target_ira;
<span class="lineNum">     123 </span>            : #if SWITCHABLE_TARGET
<span class="lineNum">     124 </span>            : extern struct target_ira *this_target_ira;
<span class="lineNum">     125 </span>            : #else
<span class="lineNum">     126 </span>            : #define this_target_ira (&amp;default_target_ira)
<span class="lineNum">     127 </span>            : #endif
<span class="lineNum">     128 </span>            : 
<span class="lineNum">     129 </span>            : #define ira_hard_regno_allocno_class \
<span class="lineNum">     130 </span>            :   (this_target_ira-&gt;x_ira_hard_regno_allocno_class)
<span class="lineNum">     131 </span>            : #define ira_allocno_classes_num \
<span class="lineNum">     132 </span>            :   (this_target_ira-&gt;x_ira_allocno_classes_num)
<span class="lineNum">     133 </span>            : #define ira_allocno_classes \
<span class="lineNum">     134 </span>            :   (this_target_ira-&gt;x_ira_allocno_classes)
<span class="lineNum">     135 </span>            : #define ira_allocno_class_translate \
<span class="lineNum">     136 </span>            :   (this_target_ira-&gt;x_ira_allocno_class_translate)
<span class="lineNum">     137 </span>            : #define ira_pressure_classes_num \
<span class="lineNum">     138 </span>            :   (this_target_ira-&gt;x_ira_pressure_classes_num)
<span class="lineNum">     139 </span>            : #define ira_pressure_classes \
<span class="lineNum">     140 </span>            :   (this_target_ira-&gt;x_ira_pressure_classes)
<span class="lineNum">     141 </span>            : #define ira_pressure_class_translate \
<span class="lineNum">     142 </span>            :   (this_target_ira-&gt;x_ira_pressure_class_translate)
<span class="lineNum">     143 </span>            : #define ira_stack_reg_pressure_class \
<span class="lineNum">     144 </span>            :   (this_target_ira-&gt;x_ira_stack_reg_pressure_class)
<span class="lineNum">     145 </span>            : #define ira_reg_class_max_nregs \
<span class="lineNum">     146 </span>            :   (this_target_ira-&gt;x_ira_reg_class_max_nregs)
<span class="lineNum">     147 </span>            : #define ira_reg_class_min_nregs \
<span class="lineNum">     148 </span>            :   (this_target_ira-&gt;x_ira_reg_class_min_nregs)
<span class="lineNum">     149 </span>            : #define ira_memory_move_cost \
<span class="lineNum">     150 </span>            :   (this_target_ira-&gt;x_ira_memory_move_cost)
<span class="lineNum">     151 </span>            : #define ira_class_hard_regs \
<span class="lineNum">     152 </span>            :   (this_target_ira-&gt;x_ira_class_hard_regs)
<span class="lineNum">     153 </span>            : #define ira_class_hard_regs_num \
<span class="lineNum">     154 </span>            :   (this_target_ira-&gt;x_ira_class_hard_regs_num)
<span class="lineNum">     155 </span>            : #define ira_class_subset_p \
<span class="lineNum">     156 </span>            :   (this_target_ira-&gt;x_ira_class_subset_p)
<span class="lineNum">     157 </span>            : #define ira_reg_class_subset \
<span class="lineNum">     158 </span>            :   (this_target_ira-&gt;x_ira_reg_class_subset)
<span class="lineNum">     159 </span>            : #define ira_reg_classes_intersect_p \
<span class="lineNum">     160 </span>            :   (this_target_ira-&gt;x_ira_reg_classes_intersect_p)
<span class="lineNum">     161 </span>            : #define ira_class_singleton \
<span class="lineNum">     162 </span>            :   (this_target_ira-&gt;x_ira_class_singleton)
<span class="lineNum">     163 </span>            : #define ira_no_alloc_regs \
<span class="lineNum">     164 </span>            :   (this_target_ira-&gt;x_ira_no_alloc_regs)
<span class="lineNum">     165 </span>            : #define ira_prohibited_class_mode_regs \
<span class="lineNum">     166 </span>            :   (this_target_ira-&gt;x_ira_prohibited_class_mode_regs)
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span>            : /* Major structure describing equivalence info for a pseudo.  */
<span class="lineNum">     169 </span>            : struct ira_reg_equiv_s
<span class="lineNum">     170 </span>            : {
<span class="lineNum">     171 </span>            :   /* True if we can use this equivalence.  */
<span class="lineNum">     172 </span>            :   bool defined_p;
<span class="lineNum">     173 </span>            :   /* True if the usage of the equivalence is profitable.  */
<span class="lineNum">     174 </span>            :   bool profitable_p;
<span class="lineNum">     175 </span>            :   /* Equiv. memory, constant, invariant, and initializing insns of
<span class="lineNum">     176 </span>            :      given pseudo-register or NULL_RTX.  */
<span class="lineNum">     177 </span>            :   rtx memory;
<span class="lineNum">     178 </span>            :   rtx constant;
<span class="lineNum">     179 </span>            :   rtx invariant;
<span class="lineNum">     180 </span>            :   /* Always NULL_RTX if defined_p is false.  */
<span class="lineNum">     181 </span>            :   rtx_insn_list *init_insns;
<span class="lineNum">     182 </span>            : };
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span>            : /* The length of the following array.  */
<span class="lineNum">     185 </span>            : extern int ira_reg_equiv_len;
<span class="lineNum">     186 </span>            : 
<span class="lineNum">     187 </span>            : /* Info about equiv. info for each register.  */
<span class="lineNum">     188 </span>            : extern struct ira_reg_equiv_s *ira_reg_equiv;
<span class="lineNum">     189 </span>            : 
<span class="lineNum">     190 </span>            : extern void ira_init_once (void);
<span class="lineNum">     191 </span>            : extern void ira_init (void);
<span class="lineNum">     192 </span>            : extern void ira_setup_eliminable_regset (void);
<span class="lineNum">     193 </span>            : extern rtx ira_eliminate_regs (rtx, machine_mode);
<span class="lineNum">     194 </span>            : extern void ira_set_pseudo_classes (bool, FILE *);
<span class="lineNum">     195 </span>            : extern void ira_expand_reg_equiv (void);
<span class="lineNum">     196 </span>            : extern void ira_update_equiv_info_by_shuffle_insn (int, int, rtx_insn *);
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span>            : extern void ira_sort_regnos_for_alter_reg (int *, int, machine_mode *);
<span class="lineNum">     199 </span>            : extern void ira_mark_allocation_change (int);
<span class="lineNum">     200 </span>            : extern void ira_mark_memory_move_deletion (int, int);
<span class="lineNum">     201 </span>            : extern bool ira_reassign_pseudos (int *, int, HARD_REG_SET, HARD_REG_SET *,
<span class="lineNum">     202 </span>            :                                   HARD_REG_SET *, bitmap);
<span class="lineNum">     203 </span>            : extern rtx ira_reuse_stack_slot (int, poly_uint64, poly_uint64);
<span class="lineNum">     204 </span>            : extern void ira_mark_new_stack_slot (rtx, int, poly_uint64);
<span class="lineNum">     205 </span>            : extern bool ira_better_spill_reload_regno_p (int *, int *, rtx, rtx, rtx_insn *);
<span class="lineNum">     206 </span>            : extern bool ira_bad_reload_regno (int, rtx, rtx);
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span>            : extern void ira_adjust_equiv_reg_cost (unsigned, int);
<span class="lineNum">     209 </span>            : 
<span class="lineNum">     210 </span>            : /* ira-costs.c */
<span class="lineNum">     211 </span>            : extern void ira_costs_c_finalize (void);
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span>            : /* Spilling static chain pseudo may result in generation of wrong
<span class="lineNum">     214 </span>            :    non-local goto code using frame-pointer to address saved stack
<span class="lineNum">     215 </span>            :    pointer value after restoring old frame pointer value.  The
<span class="lineNum">     216 </span>            :    function returns TRUE if REGNO is such a static chain pseudo.  */
<span class="lineNum">     217 </span>            : static inline bool
<span class="lineNum">     218 </span>            : non_spilled_static_chain_regno_p (int regno)
<span class="lineNum">     219 </span>            : {
<span class="lineNum">     220 </span><span class="lineCov">   24260479 :   return (cfun-&gt;static_chain_decl &amp;&amp; crtl-&gt;has_nonlocal_goto</span>
<span class="lineNum">     221 </span><span class="lineCov"> 1658907311 :           &amp;&amp; REG_EXPR (regno_reg_rtx[regno]) == cfun-&gt;static_chain_decl);</span>
<span class="lineNum">     222 </span>            : }
<span class="lineNum">     223 </span>            : 
<span class="lineNum">     224 </span>            : #endif /* GCC_IRA_H */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
