{"sha": "329437dd43b86b3a8c5914e70e31b44e921f7fd6", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzI5NDM3ZGQ0M2I4NmIzYThjNTkxNGU3MGUzMWI0NGU5MjFmN2ZkNg==", "commit": {"author": {"name": "Bernd Schmidt", "email": "bernd.schmidt@analog.com", "date": "2007-02-27T13:55:56Z"}, "committer": {"name": "Bernd Schmidt", "email": "bernds@gcc.gnu.org", "date": "2007-02-27T13:55:56Z"}, "message": "bfin.md (ssashiftv2hi3, [...]): Fix output template to use half reg for operand 2.\n\n\t* config/bfin/bfin.md (ssashiftv2hi3, ssashifthi3, lshiftv2hi3,\n\tlshifthi3): Fix output template to use half reg for operand 2.\n\nFrom-SVN: r122374", "tree": {"sha": "c038ffbe745b61c3d26135c1dd6a91969d44fec1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c038ffbe745b61c3d26135c1dd6a91969d44fec1"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/329437dd43b86b3a8c5914e70e31b44e921f7fd6", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/329437dd43b86b3a8c5914e70e31b44e921f7fd6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/329437dd43b86b3a8c5914e70e31b44e921f7fd6", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/329437dd43b86b3a8c5914e70e31b44e921f7fd6/comments", "author": null, "committer": null, "parents": [{"sha": "2889abeda3921e01414bcce2b306275df76ee2f7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2889abeda3921e01414bcce2b306275df76ee2f7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2889abeda3921e01414bcce2b306275df76ee2f7"}], "stats": {"total": 11, "additions": 7, "deletions": 4}, "files": [{"sha": "91852b9f225fe40a26fa22a2f7f063dbf493e8e7", "filename": "gcc/ChangeLog", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/329437dd43b86b3a8c5914e70e31b44e921f7fd6/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/329437dd43b86b3a8c5914e70e31b44e921f7fd6/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=329437dd43b86b3a8c5914e70e31b44e921f7fd6", "patch": "@@ -40,6 +40,9 @@\n \tusmulhisi_hl_huh, usmulhisi_hh_lul, usmulhisi_hh_luh, usmulhisi_hh_hul,\n \tusmulhisi_hh_huh): New patterns.\n \n+\t* config/bfin/bfin.md (ssashiftv2hi3, ssashifthi3, lshiftv2hi3,\n+\tlshifthi3): Fix output template to use half reg for operand 2.\n+\n 2007-02-27  Andreas Schwab  <schwab@suse.de>\n \n \t* Makefile.in (TEXI_GCCINSTALL_FILES): Add gcc-common.texi."}, {"sha": "6786902fac5d5d53f1d7bf1716d90e4452f3dd6d", "filename": "gcc/config/bfin/bfin.md", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/329437dd43b86b3a8c5914e70e31b44e921f7fd6/gcc%2Fconfig%2Fbfin%2Fbfin.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/329437dd43b86b3a8c5914e70e31b44e921f7fd6/gcc%2Fconfig%2Fbfin%2Fbfin.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fbfin%2Fbfin.md?ref=329437dd43b86b3a8c5914e70e31b44e921f7fd6", "patch": "@@ -3777,7 +3777,7 @@\n \t (ss_ashift:V2HI (match_dup 1) (match_dup 2))))]\n   \"\"\n   \"@\n-   %0 = ASHIFT %1 BY %2 (V, S)%!\n+   %0 = ASHIFT %1 BY %h2 (V, S)%!\n    %0 = %1 << %2 (V,S)%!\n    %0 = %1 >>> %N2 (V,S)%!\"\n   [(set_attr \"type\" \"dsp32\")])\n@@ -3791,7 +3791,7 @@\n \t (ss_ashift:HI (match_dup 1) (match_dup 2))))]\n   \"\"\n   \"@\n-   %0 = ASHIFT %1 BY %2 (V, S)%!\n+   %0 = ASHIFT %1 BY %h2 (V, S)%!\n    %0 = %1 << %2 (V,S)%!\n    %0 = %1 >>> %N2 (V,S)%!\"\n   [(set_attr \"type\" \"dsp32\")])\n@@ -3805,7 +3805,7 @@\n \t (ashift:V2HI (match_dup 1) (match_dup 2))))]\n   \"\"\n   \"@\n-   %0 = LSHIFT %1 BY %2 (V)%!\n+   %0 = LSHIFT %1 BY %h2 (V)%!\n    %0 = %1 << %2 (V)%!\n    %0 = %1 >> %N2 (V)%!\"\n   [(set_attr \"type\" \"dsp32\")])\n@@ -3819,7 +3819,7 @@\n \t (ashift:HI (match_dup 1) (match_dup 2))))]\n   \"\"\n   \"@\n-   %0 = LSHIFT %1 BY %2 (V)%!\n+   %0 = LSHIFT %1 BY %h2 (V)%!\n    %0 = %1 << %2 (V)%!\n    %0 = %1 >> %N2 (V)%!\"\n   [(set_attr \"type\" \"dsp32\")])"}]}