// Seed: 701713399
module module_0 ();
  reg id_2;
  reg id_3;
  always
    if (1) begin
      if (id_2) id_3 <= id_2;
      else
        fork
          if (id_1) #1 #1;
        join
    end
  wire id_4;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    output supply0 id_2,
    output uwire id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    input wire id_7,
    output tri0 id_8,
    output wire id_9,
    input wire id_10,
    output wire id_11,
    output wire id_12,
    output tri0 id_13,
    input wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    input wor id_17,
    input wor id_18,
    input supply0 id_19,
    input supply0 id_20,
    output supply1 id_21
);
  assign id_2 = 1;
  wire id_23;
  module_0();
  generate
    assign id_3 = id_16;
  endgenerate
endmodule
