$date
	Sat Apr 02 12:23:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module task_4_1_tb $end
$var wire 1 ! F $end
$var wire 1 " E $end
$var wire 1 # D $end
$var wire 1 $ C $end
$var wire 1 % B $end
$var wire 1 & A $end
$var integer 32 ' k [31:0] $end
$scope module new_the $end
$var wire 1 & A $end
$var wire 1 % B $end
$var wire 1 $ C $end
$var wire 1 # D $end
$var wire 1 " E $end
$var wire 1 ! F $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$var wire 1 * w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
1)
1(
b0 '
0&
0%
0$
0#
0"
1!
$end
#10
0!
0*
1"
b1 '
#20
1!
1*
0"
1#
b10 '
#30
0!
0*
1"
b11 '
#40
1!
1*
0"
0#
1$
b100 '
#50
0!
0*
1"
b101 '
#60
1*
0)
0"
1#
b110 '
#70
0*
1"
b111 '
#80
1!
1*
1)
0"
0#
0$
1%
b1000 '
#90
0!
0*
1"
b1001 '
#100
1!
1*
0"
1#
b1010 '
#110
0!
0*
1"
b1011 '
#120
1!
1*
0"
0#
1$
b1100 '
#130
0!
0*
1"
b1101 '
#140
1*
0)
0"
1#
b1110 '
#150
0*
1"
b1111 '
#160
1!
1*
1)
0"
0#
0$
0%
1&
b10000 '
#170
0!
0*
1"
b10001 '
#180
1!
1*
0"
1#
b10010 '
#190
0!
0*
1"
b10011 '
#200
1!
1*
0"
0#
1$
b10100 '
#210
0!
0*
1"
b10101 '
#220
1*
0)
0"
1#
b10110 '
#230
0*
1"
b10111 '
#240
1*
1)
0(
0"
0#
0$
1%
b11000 '
#250
0*
1"
b11001 '
#260
1*
0"
1#
b11010 '
#270
0*
1"
b11011 '
#280
1*
0"
0#
1$
b11100 '
#290
0*
1"
b11101 '
#300
1*
0)
0"
1#
b11110 '
#310
0*
1"
b11111 '
#320
1!
1*
1)
1(
0"
0#
0$
0%
0&
b100000 '
