curl -XPOST 'http://localhost:9200/electronic_products/_create/565' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "TITLE", "content": "  SGM829  Microprocessor Supervisory Circuit  with Programmable Delay Time      SG Micro Corp  www.sg-micro.com  AUGUST2022–REV.A.1    "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/566' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "GENERAL DESCRIPTION", "content": "GENERAL DESCRIPTION  The SGM829 family can monitor system voltages from  1.8V to 5V. When the VDD voltage falls below the preset  threshold (VIT) or the manual reset (nMR) pin is driven  low, the open-drain nRESET output is asserted. After  the VDD voltage and nMR voltage return higher than  their respective thresholds, the nRESET output  remains low within the user-adjustable delay time.  The SGM829 uses a precision reference to achieve 1%  threshold accuracy. The fixed reset timeout period can  be set to 0.29ms by leaving the SRT pin open. The  programmable reset timeout period can be set from  1.25ms to 10s through an external capacitor connected  to the SRT pin. Low quiescent current makes the  SGM829 very suitable for battery-powered applications.  The SGM829 is available in a Green SOT-23-5 package.  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/567' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "FEATURES", "content": "FEATURES  ● Adjustable Reset Timeout Period: 1.25ms to 10s  ● Low Quiescent Current: 0.6μA (TYP)  ● High Threshold Accuracy: 1% (TYP)  ● Factory-Set Detection Voltages: 1.8V to 5V  ● Manual Reset (nMR) Input  ● Open-Drain nRESET Output  ● Available in a Green SOT-23-5 Package      "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/568' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "APPLICATIONS", "content": "APPLICATIONS  Computers  Portable Equipment  Intelligent Instruments  Microprocessor Systems  Critical μP Power Monitoring              "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/569' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "TYPICAL APPLICATION", "content": "TYPICAL APPLICATION  SGM829-3.3 VDD nRESET SRT GND nMR SGM829-1.8 VDD SRT nRESET GND DSP VCORE VI/O GPIO GND 1.8V 3.3V     Figure 1. Typical Application Circuit       Microprocessor Supervisory Circuit  SGM829  with Programmable Delay Time      2  AUGUST 2022  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/570' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "PACKAGE/ORDERING INFORMATION", "content": "PACKAGE/ORDERING INFORMATION  MODEL  THRESHOLD  VOLTAGE (VIT) (V)  PACKAGE  DESCRIPTION  ORDERING  NUMBER  PACKAGE  MARKING  PACKING  OPTION  SGM829-1.8  1.67  SOT-23-5  SGM829-1.8XN5G/TR  R70XX  Tape and Reel, 3000  SGM829-1.9  1.77  SOT-23-5  SGM829-1.9XN5G/TR  R72XX  Tape and Reel, 3000  SGM829-2.5  2.33  SOT-23-5  SGM829-2.5XN5G/TR  R75XX  Tape and Reel, 3000  SGM829-2.7  2.52  SOT-23-5  SGM829-2.7XN5G/TR  R77XX  Tape and Reel, 3000  SGM829-2.9  2.7  SOT-23-5  SGM829-2.9XN5G/TR  R79XX  Tape and Reel, 3000  SGM829-3.0  2.79  SOT-23-5  SGM829-3.0XN5G/TR  R3CXX  Tape and Reel, 3000  SGM829-3.3  3.07  SOT-23-5  SGM829-3.3XN5G/TR  R7BXX  Tape and Reel, 3000  SGM829-3.7  3.45  SOT-23-5  SGM829-3.7XN5G/TR  R7DXX  Tape and Reel, 3000  SGM829-4.0  3.73  SOT-23-5  SGM829-4.0XN5G/TR  R7FXX  Tape and Reel, 3000  SGM829-4.5  4.2  SOT-23-5  SGM829-4.5XN5G/TR  R81XX  Tape and Reel, 3000  SGM829-5.0  4.65  SOT-23-5  SGM829-5.0XN5G/TR  R83XX  Tape and Reel, 3000    MARKING INFORMATION  NOTE: XX = Date Code.  Date Code - Year  Date Code - Week  Serial Number YYY X X     Green (RoHS & HSF): SG Micro Corp defines 'Green' to mean Pb-Free (RoHS compatible) and free of halogen substances. If  you have additional comments or questions, please contact your SGMICRO representative directly.         Microprocessor Supervisory Circuit  SGM829  with Programmable Delay Time      3  AUGUST 2022  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/571' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "ABSOLUTE MAXIMUM RATINGS", "content": "ABSOLUTE MAXIMUM RATINGS  VDD to GND  .......................................................... -0.3V to 7V  SRT to GND  .............................................-0.3V to VDD + 0.3V  nRESET, nMR to GND  ......................................... -0.3V to 7V  nRESET Pin Current  ..................................................... ±5mA  Package Thermal Resistance  SOT-23-5, θJA .......................................................... 245℃/W  Junction Temperature  .................................................  +150℃  Storage Temperature Range ....................... -65℃ to +150℃  Lead Temperature (Soldering, 10s) ............................  +260℃  ESD Susceptibility  HBM  .............................................................................  4000V  CDM ............................................................................  1000V    "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/572' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "RECOMMENDED OPERATING CONDITIONS", "content": "RECOMMENDED OPERATING CONDITIONS  Input Supply Voltage Range, VDD .....................  1.65V to 6.5V  SRT Pin Voltage, VSRT ...........................................  VDD (MAX)  nMR Pin Voltage, VnMR ..........................................  0V to 6.5V  nRESET Pin Voltage, VnRESET  ................................  0V to 6.5V  nRESET Pin Current, InRESET .....................  0.0003mA to 5mA  Operating Junction Temperature Range ...... -40℃ to +125℃  OVERSTRESS CAUTION  Stresses beyond those listed in Absolute Maximum Ratings  may cause permanent damage to the device. Exposure to  absolute maximum rating conditions for extended periods  may affect reliability. Functional operation of the device at any  conditions beyond those indicated in the Recommended  Operating Conditions section is not implied.    ESD SENSITIVITY CAUTION  This integrated circuit can be damaged if ESD protections are  not considered carefully. SGMICRO recommends that all  integrated circuits be handled with appropriate precautions.  Failure to observe proper handling and installation procedures  can cause damage. ESD damage can range from subtle  performance degradation to complete device failure. Precision  integrated circuits may be more susceptible to damage  because even small parametric changes could cause the  device not to meet the published specifications.    DISCLAIMER  SG Micro Corp reserves the right to make any change in  circuit design, or specifications without prior notice.      Microprocessor Supervisory Circuit  SGM829  with Programmable Delay Time      4  AUGUST 2022  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/573' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "PIN CONFIGURATION", "content": "PIN CONFIGURATION   (TOP VIEW)  VDD SRT GND nMR nRESET 5 4 3 1 2    SOT-23-5      "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/574' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "PIN DESCRIPTION", "content": "PIN DESCRIPTION  PIN  NAME  I/O  FUNCTION  1  nRESET  O  Active-Low Reset Output Pin. nRESET remains low if the VDD input is below VIT or nMR is logic low. It  goes (or remains) low for the reset timeout period after the VDD voltage exceeds VIT and nMR pin is  driven high. It is recommended to connect a 10kΩ to 1MΩ pull-up resistor to this pin which enables  the reset voltages greater than VDD.  2  GND  —  Ground.  3  nMR  I  Manual Reset Input Pin. Pulling this pin (nMR) low will assert nRESET. nMR is internally pulled up to  VDD by a 100kΩ resistor.  4  SRT  I  Set Reset Timeout Input. Connect a capacitor between SRT and ground to set the timeout period.  The pin can be left open, but it cannot be connected to VDD. Determine the period as follows:  TD (μs) = (2.8 × 106) × CSRT (μF) + 290μs.  5  VDD  I  Supply Voltage. It is recommended to place a 0.1μF ceramic capacitor close to this pin.    NOTE: I: input, O: output.         Microprocessor Supervisory Circuit  SGM829  with Programmable Delay Time      5  AUGUST 2022  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/575' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "ELECTRICAL CHARACTERISTICS", "content": "ELECTRICAL CHARACTERISTICS  (VDD = 1.65V to 6.5V, RLRESET = 100kΩ (1), TJ = -40℃ to +85℃, typical values are at TJ = +25℃, unless otherwise noted.)  PARAMETER  SYMBOL  CONDITIONS  MIN  TYP  MAX  UNITS  Input Supply Voltage Range  VDD    1.65    6.5  V  Supply Current (Current into VDD Pin)  IDD  VDD = 3.3V, nRESET not asserted,  nMR, nRESET, SRT open    0.6  1.5  μA  VDD = 6.5V, nRESET not asserted,  nMR, nRESET, SRT open    0.9  2  Low-Level Output Voltage  VOL  1.3V ≤ VDD < 1.8V, IOL = 0.4mA      0.2  V  1.8V ≤ VDD ≤ 6.5V, IOL = 1mA      0.3  Power-On Reset Voltage  VPOR  VOL_MAX = 0.2V, InRESET = 15μA      0.8  V  Negative-Going Input Threshold Accuracy  VIT  TJ = +25℃  -1.0    1.0  %  TJ = -40℃ to +85℃  -1.3    1.3  Hysteresis on VIT  (2)  VHYS      50 × VIT    mV  VDD Drop to Reset Delay  tRP0  Drop = VIT - 250mV,   TJ = -40℃ to +85℃    85    μs  nMR Internal Pull-Up Resistance  RnMR  TJ = -40℃ to +85℃    100    kΩ  nMR Input  VIH  Logic high  0.7 × VDD      V  VIL  Logic low      0.3 × VDD  Input Capacitance, Any Pin  CIN  SRT pin, VIN = 0V to VDD,   TJ = -40℃ to +85℃    5    pF  Other pins, VIN = 0V to 6.5V,   TJ = -40℃ to +85℃    5    nMR Glitch Rejection    TJ = -40℃ to +85℃    100    ns  nMR to Reset Propagation Delay  tnMR  TJ = -40℃ to +85℃    240    ns  Reset Timeout Period  tD  SRT open  0.15  0.29  0.40  ms  CSRT = 1nF  1.5  2.8  4.0  SRT Source Current  IRAMP  TJ = -40℃ to +85℃    430    nA  SRT Source Threshold Voltage  VTH-RAMP  TJ = -40℃ to +85℃    1.205    V  NOTES:  1. RLRESET is the resistor connected to the nRESET pin.  2. Guaranteed by design and not tested in production.  0.0V VPOR nRESET tD tD tD nMR Time VIT VIT + VHYS 0.3VDD 0.7VDD VDD tMR = nMR to Reset Propagation Delay tRP0 = VDD Drop to Reset Delay tD = Reset Timeout Period = Undefined State tRP0 tMR     Figure 2. SGM829 Timing Diagram Showing nMR and VDD Reset Timing       Microprocessor Supervisory Circuit  SGM829  with Programmable Delay Time      6  AUGUST 2022  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/576' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "TYPICAL PERFORMANCE CHARACTERISTICS", "content": "TYPICAL PERFORMANCE CHARACTERISTICS  Test for SGM829-3.0 only, TJ = +25℃, unless otherwise noted.         SRT Threshold Voltage vs. Temperature       VDD Drop Reset Delay Time vs. Temperature           Detector Threshold vs. Temperature         Power-On Reset Delay Time vs. Temperature             Reset Delay Time vs. Capacitance       Supply Current vs. Input Voltage          1.200 1.201 1.202 1.203 1.204 1.205 1.206 -50 -25 0 25 50 75 100 125 150 SRT Threshold Voltage (V)   Temperature (℃)  50 70 90 110 130 150 170 -50 -25 0 25 50 75 100 125 150 VDD Drop Reset Delay Time (μs)  Temperature (℃)  VDD = 5V, SRT Open  2.6 2.7 2.8 2.9 3.0 3.1 3.2 -50 -25 0 25 50 75 100 125 150 Detector Threshold (V)  Temperature (℃)  SRT Open  Falling  Rising  290 300 310 320 330 340 350 -50 -25 0 25 50 75 100 125 150 Power-On Reset Delay Time (μs)  Temperature (℃)  VDD = 5V, SRT Open  0.1 1 10 100 1000 10000 0.001 0.01 0.1 1 10 100 1000 Reset Delay Time (ms)  Capacitance (nF)  VDD = 5V  0 0.3 0.6 0.9 1.2 1.5 0 1.5 3 4.5 6 7.5 Supply Current (μA)  Input Voltage (V)  SRT Open  +25℃  +85℃  +125℃  -40℃   Microprocessor Supervisory Circuit  SGM829  with Programmable Delay Time      7  AUGUST 2022  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/577' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "FUNCTIONAL BLOCK DIAGRAM", "content": "FUNCTIONAL BLOCK DIAGRAM  Control  Logic nRESET SRT nMR GND R1 R2 100kΩ + - VDD R1 + R2 = 26MΩ VREF  0.405V Schmitt + - VBG VDD     Figure 3. Block Diagram           Microprocessor Supervisory Circuit  SGM829  with Programmable Delay Time      8  AUGUST 2022  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/578' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "DETAILED DESCRIPTION", "content": "DETAILED DESCRIPTION  When the VDD voltage falls below VIT or the nMR pin is  driven low, the open-drain nRESET output is asserted.  After the VDD and nMR voltages exceed their respective  thresholds, the nRESET output remains low within the  user-adjustable delay time.    Feature Description  The SGM829 device has a reset delay time adjustment  function and a wide range of detection thresholds, so it  can be widely used in various applications. The  detection threshold voltages are factory-set from 1.8V  to 5V. The reset timeout period can be set from 1.25ms  to 10s through programming an external capacitor which  is connected to the SRT pin.    Selecting the Reset Delay Time  When the VDD voltage exceeds the VDD threshold  voltage, a current source will start to charge the SRT  capacitor and the SRT voltage will rise. When the SRT  voltage exceeds 1.205V, the nRESET voltage will  change from low to high.  Therefore, there is a delay time between the point of  VDD reaching its threshold voltage and the nRESET  active-high point. The delay time can be calculated  according to the following equation:  TD (μs) = (2.8 × 106) × CSRT (μF) + 290μs  (1)    Manual Reset (nMR) Input  The manual reset (nMR) input allows the operator, test  technician, or external logic circuit to initiate a reset. A  logic low (0.3 × VDD) on nMR forces the nRESET low.  After nMR returns to a logic high and the VDD voltage  rises above its reset threshold, nRESET is deasserted  after a reset delay time period (tD). nMR is pulled up to  VDD with an internal 100kΩ resistor. This pin can be left  floating if nMR is not used.  Figure 4 shows how to use nMR to monitor multiple  system voltages. If the logic signal does not drive nMR  fully to VDD, some extra current will flow into VDD due to  the pull-up resistor on nMR. Figure 5 shows how to use  an external FET to minimize the current draw.      SGM829-3.3 VDD nRESET SRT GND nMR SGM829-1.8 VDD SRT nRESET GND DSP VCORE VI/O GPIO GND 1.8V 3.3V   Figure 4. Monitor Multiple System Voltages Using the nMR Pin    SGM829 VDD nRESET GND nMR 3.3V 100kΩ   Figure 5. An External MOSFET is used to Minimize IDD       Microprocessor Supervisory Circuit  SGM829  with Programmable Delay Time      9  AUGUST 2022  SG Micro Corp  www.sg-micro.com  DETAILED DESCRIPTION (continued)  nRESET Output  As long as VDD voltage exceeds VIT and the nMR is  logic high, nRESET remains high (deasserted). Either  VDD is lower than VIT or nMR is set low, nRESET will be  low (asserted).  If nMR returns to logic high again and VDD voltage  exceeds VIT + VHYS, nRESET will remain low for a fixed  reset delay time due to the delay circuit function. As  soon as the reset delay has expired, the nRESET turns  into logic high. The pull-up resistor between nRESET  and VDD can be used to reset the microprocessor signal  to obtain a voltage above VDD voltage. The pull-up  resistor should be no less than 10kΩ due to the limited  nRESET pull-down ability.    Device Functional Modes  Table 1. Matrices of the nRESET Output  nMR  VDD > VIT  nRESET  L  0  L  L  1  L  H  0  L  H  1  H    Normal Operation (VDD > VDD_MIN)  When the VDD voltage is higher than VDD_MIN, the logic  state of nRESET is determined by VDD and the logic  state of nMR.  • nMR high: When VDD voltage is higher than 1.65V for a  selected time (tD), the nRESET logic state corresponds  to VDD relative to VIT.  • nMR low: nRESET is held low regardless of VDD  voltage in this mode.    Above Power-On Reset but Lower than VDD_MIN  (VPOR < VDD < VDD_MIN)  When the VDD voltage is lower than VDD_MIN and higher  than the power-on reset voltage (VPOR), the nRESET is  asserted and driven to a low-impedance state.    Below Power-On Reset (VDD < VPOR)  When the VDD voltage is lower than the required voltage  (VPOR), the nRESET voltage is undefined. In the case of  nRESET pulling up to VDD through a 100kΩ resistor,  nRESET voltage is equal to or lower than VDD voltage.             Microprocessor Supervisory Circuit  SGM829  with Programmable Delay Time      10  AUGUST 2022  SG Micro Corp  www.sg-micro.com  "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/579' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "APPLICATION INFORMATION", "content": "APPLICATION INFORMATION  The SGM829 requires a voltage supply within 1.65V  and 6.5V. Figure 6 shows a typical application of the  SGM829-2.5 used with a 2.5V microprocessor.  Normally, the nRESET output is connected to the  nRESET input of the microprocessor. It is necessary to  connect a 1MΩ pull-up resistor between nRESET and  VDD to keep the nRESET logic high if it is not asserted.  The reset delay time can be set by SRT while it  depends on the requirement of microprocessor. If left it  open, a typical 20ms of reset delay time is set.  SGM829-2.5 VDD nRESET SRT GND nMR Processor VDDSHV1, 3, 6, 7, 9 GND 2.5V RESPWRON 1MΩ   Figure 6. SGM829 Typical Application circuit with a  Microprocessor      Layout Guidelines  It is recommended to connect a 0.1µF ceramic  capacitor to the VDD pin as close as possible. If there is  no connection capacitor, minimize the parasitic  capacitor to avoid a significant impact on the nRESET  delay time.                                    "}'
curl -XPOST 'http://localhost:9200/electronic_products/_create/580' -H 'Content-Type: application/json' -d '{"product_name": "SGM829", "table_name": "REVISION HISTORY", "content": "REVISION HISTORY  NOTE: Page numbers for previous revisions may differ from page numbers in the current version.    AUGUST 2022 ‒ REV.A to REV.A.1  Page  Updated General Description section...................................................................................................................................................................  1  Updated Detail Description section ..................................................................................................................................................................  8, 9  Added Application Information section  ...............................................................................................................................................................  10    Changes from Original (MAY 2021) to REV.A  Page  Changed from product preview to production data  .............................................................................................................................................  All       PACKAGE INFORMATION    TX00033.000  SG Micro Corp  www.sg-micro.com  PACKAGE OUTLINE DIMENSIONS  SOT-23-5            Symbol  Dimensions  In Millimeters  Dimensions  In Inches  MIN  MAX  MIN  MAX  A  1.050  1.250  0.041  0.049  A1  0.000  0.100  0.000  0.004  A2  1.050  1.150  0.041  0.045  b  0.300  0.500  0.012  0.020  c  0.100  0.200  0.004  0.008  D  2.820  3.020  0.111  0.119  E  1.500  1.700  0.059  0.067  E1  2.650  2.950  0.104  0.116  e  0.950 BSC  0.037 BSC  e1  1.900 BSC  0.075 BSC  L  0.300  0.600  0.012  0.024  θ  0°  8°  0°  8°            E E1 e e1 b D A1 A2 A c L θ 0.2 RECOMMENDED LAND PATTERN (Unit: mm) 1.90 2.59 0.99 0.69 0.95        PACKAGE INFORMATION        TX10000.000  SG Micro Corp  www.sg-micro.com  TAPE AND REEL INFORMATION                                                          NOTE: The picture is only for reference. Please make the object as the standard.    KEY PARAMETER LIST OF TAPE AND REEL  Package Type  Reel  Diameter  Reel Width  W1  (mm)  A0  (mm)  B0  (mm)  K0  (mm)  P0  (mm)  P1  (mm)  P2  (mm)  W  (mm)  Pin1   Quadrant  DD0001      SOT-23-5  7″  9.5  3.20  3.20  1.40  4.0  4.0  2.0  8.0  Q3                Reel Width (W1) Reel Diameter REEL DIMENSIONS  TAPE DIMENSIONS  DIRECTION OF FEED  P2 P0 W P1 A0 K0 B0 Q1 Q2 Q4 Q3 Q3 Q4 Q2 Q1 Q3 Q4 Q2 Q1    PACKAGE INFORMATION        TX20000.000  SG Micro Corp  www.sg-micro.com  CARTON BOX DIMENSIONS                                    NOTE: The picture is only for reference. Please make the object as the standard.      KEY PARAMETER LIST OF CARTON BOX  Reel Type  Length  (mm)  Width  (mm)  Height  (mm)  Pizza/Carton  DD0002  7″ (Option)  368  227  224  8  7″  442  410  224  18      "}'
