{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 19:48:15 2020 " "Info: Processing started: Tue Nov 17 19:48:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mux_8_3_1 -c mux_8_3_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux_8_3_1 -c mux_8_3_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "selinputs\[1\] outputs\[0\] 10.407 ns Longest " "Info: Longest tpd from source pin \"selinputs\[1\]\" to destination pin \"outputs\[0\]\" is 10.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns selinputs\[1\] 1 PIN PIN_C18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C18; Fanout = 8; PIN Node = 'selinputs\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { selinputs[1] } "NODE_NAME" } } { "mux_8_3_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment2/mux_8_3_1/mux_8_3_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.638 ns) + CELL(0.346 ns) 5.841 ns outputs~24 2 COMB LCCOMB_X10_Y1_N18 1 " "Info: 2: + IC(4.638 ns) + CELL(0.346 ns) = 5.841 ns; Loc. = LCCOMB_X10_Y1_N18; Fanout = 1; COMB Node = 'outputs~24'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.984 ns" { selinputs[1] outputs~24 } "NODE_NAME" } } { "mux_8_3_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment2/mux_8_3_1/mux_8_3_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.624 ns) + CELL(1.942 ns) 10.407 ns outputs\[0\] 3 PIN PIN_H16 0 " "Info: 3: + IC(2.624 ns) + CELL(1.942 ns) = 10.407 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'outputs\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { outputs~24 outputs[0] } "NODE_NAME" } } { "mux_8_3_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment2/mux_8_3_1/mux_8_3_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 30.22 % ) " "Info: Total cell delay = 3.145 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.262 ns ( 69.78 % ) " "Info: Total interconnect delay = 7.262 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.407 ns" { selinputs[1] outputs~24 outputs[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.407 ns" { selinputs[1] {} selinputs[1]~combout {} outputs~24 {} outputs[0] {} } { 0.000ns 0.000ns 4.638ns 2.624ns } { 0.000ns 0.857ns 0.346ns 1.942ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 17 19:48:16 2020 " "Info: Processing ended: Tue Nov 17 19:48:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
