AArch64 LB.RF+po+ctrlisb-rfi-ctrlisb
"PodRW Iffe DpCtrlIsbdW Rfi DpCtrlIsbdW Rfe"
Cycle=Rfi DpCtrlIsbdW Rfe PodRW Iffe DpCtrlIsbdW
Relax=Iffe
Safe=Rfi Rfe PodRW DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf
Orig=PodRW Iffe DpCtrlIsbdW Rfi DpCtrlIsbdW Rfe
{
0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself03;
1:X1=0x1; 1:X2=y; 1:X4=x;
}
 P0          | P1           ;
 LDR W0,[X1] | Lself03:     ;
 STR W2,[X3] | B L00        ;
             | MOV W0,#2    ;
             | B L01        ;
             | L00:         ;
             | MOV W0,#1    ;
             | L01:         ;
             | CBNZ W0,LC02 ;
             | LC02:        ;
             | ISB          ;
             | STR W1,[X2]  ;
             | LDR W3,[X2]  ;
             | CBNZ W3,LC03 ;
             | LC03:        ;
             | ISB          ;
             | STR W1,[X4]  ;
exists
(0:X0=0x1 /\ 1:X0=0x2 /\ 1:X3=0x1)
