VTBGN: Verilog Testbench Generator
===
Built upon the idea that instead of writing signal values at every instant of simulaiton time to test DUT, it is better to draw them and after that just generate the signal values that can be added in your amazing **Verilog testbench**.
