V3 7
FL /home/lab661/Documents/xdvora1x/Digital-electronics-1/Labs/04-adder/binary_adder/full_adder.vhd 2020/02/26.11:32:47 P.20131013
EN work/full_adder 1582713238 \
      FL /home/lab661/Documents/xdvora1x/Digital-electronics-1/Labs/04-adder/binary_adder/full_adder.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/full_adder/Behavioral 1582713239 \
      FL /home/lab661/Documents/xdvora1x/Digital-electronics-1/Labs/04-adder/binary_adder/full_adder.vhd \
      EN work/full_adder 1582713238 CP work/half_adder
FL /home/lab661/Documents/xdvora1x/Digital-electronics-1/Labs/04-adder/binary_adder/half_adder.vhd 2020/02/26.11:17:42 P.20131013
EN work/half_adder 1582713236 \
      FL /home/lab661/Documents/xdvora1x/Digital-electronics-1/Labs/04-adder/binary_adder/half_adder.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/half_adder/Behavioral 1582713237 \
      FL /home/lab661/Documents/xdvora1x/Digital-electronics-1/Labs/04-adder/binary_adder/half_adder.vhd \
      EN work/half_adder 1582713236
