# reg_builder
Generate register code(verilog) from exlce defination.

**Python required.**
