{"Source Block": ["zipcpu/rtl/core/dblfetch.v@228:234@HdlStmAssign", "\t\tif ((o_wb_cyc)&&(i_wb_err))\n\t\t\to_illegal <= 1'b1;\n\t\telse if ((!o_wb_cyc)&&((i_new_pc)||(invalid_bus_cycle)))\n\t\t\to_illegal <= 1'b0;\n\n\tassign\to_dbg = { last_stb, last_ack };\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[233, "\tassign\to_dbg = { last_stb, last_ack };\n"]], "Add": []}}