// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_top_mac_compute_ipv4_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataStreamBuffer0_dout,
        dataStreamBuffer0_num_data_valid,
        dataStreamBuffer0_fifo_cap,
        dataStreamBuffer0_empty_n,
        dataStreamBuffer0_read,
        dataStreamBuffer1_din,
        dataStreamBuffer1_num_data_valid,
        dataStreamBuffer1_fifo_cap,
        dataStreamBuffer1_full_n,
        dataStreamBuffer1_write,
        subSumFifo_din,
        subSumFifo_num_data_valid,
        subSumFifo_fifo_cap,
        subSumFifo_full_n,
        subSumFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] dataStreamBuffer0_dout;
input  [1:0] dataStreamBuffer0_num_data_valid;
input  [1:0] dataStreamBuffer0_fifo_cap;
input   dataStreamBuffer0_empty_n;
output   dataStreamBuffer0_read;
output  [576:0] dataStreamBuffer1_din;
input  [5:0] dataStreamBuffer1_num_data_valid;
input  [5:0] dataStreamBuffer1_fifo_cap;
input   dataStreamBuffer1_full_n;
output   dataStreamBuffer1_write;
output  [1023:0] subSumFifo_din;
input  [1:0] subSumFifo_num_data_valid;
input  [1:0] subSumFifo_fifo_cap;
input   subSumFifo_full_n;
output   subSumFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataStreamBuffer0_read;
reg dataStreamBuffer1_write;
reg subSumFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_376_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_3895;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_3895_pp0_iter1_reg;
reg   [0:0] cics_firstWord_load_reg_4016;
reg    ap_predicate_op575_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] cics_firstWord;
reg   [16:0] cics_ip_sums_sum_V_0;
reg   [16:0] cics_ip_sums_sum_V_1;
reg   [16:0] cics_ip_sums_sum_V_2;
reg   [16:0] cics_ip_sums_sum_V_3;
reg   [16:0] cics_ip_sums_sum_V_4;
reg   [16:0] cics_ip_sums_sum_V_6;
reg   [16:0] cics_ip_sums_sum_V_7;
reg   [16:0] cics_ip_sums_sum_V_8;
reg   [16:0] cics_ip_sums_sum_V_9;
reg   [16:0] cics_ip_sums_sum_V_10;
reg   [16:0] cics_ip_sums_sum_V_11;
reg   [16:0] cics_ip_sums_sum_V_12;
reg   [16:0] cics_ip_sums_sum_V_13;
reg   [16:0] cics_ip_sums_sum_V_14;
reg   [16:0] cics_ip_sums_sum_V_15;
reg   [16:0] cics_ip_sums_sum_V_16;
reg   [16:0] cics_ip_sums_sum_V_17;
reg   [16:0] cics_ip_sums_sum_V_18;
reg   [16:0] cics_ip_sums_sum_V_19;
reg   [16:0] cics_ip_sums_sum_V_20;
reg   [16:0] cics_ip_sums_sum_V_21;
reg   [16:0] cics_ip_sums_sum_V_22;
reg   [16:0] cics_ip_sums_sum_V_23;
reg   [16:0] cics_ip_sums_sum_V_24;
reg   [16:0] cics_ip_sums_sum_V_25;
reg   [16:0] cics_ip_sums_sum_V_26;
reg   [16:0] cics_ip_sums_sum_V_27;
reg   [16:0] cics_ip_sums_sum_V_28;
reg   [16:0] cics_ip_sums_sum_V_29;
reg    dataStreamBuffer0_blk_n;
wire    ap_block_pp0_stage0;
reg    dataStreamBuffer1_blk_n;
reg    subSumFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [576:0] dataStreamBuffer0_read_reg_3899;
reg   [0:0] tmp_last_V_reg_3966;
wire   [0:0] cics_firstWord_load_load_fu_863_p1;
wire   [16:0] select_ln1073_fu_1055_p3;
reg   [16:0] select_ln1073_reg_4020;
wire   [16:0] select_ln1073_1_fu_1132_p3;
reg   [16:0] select_ln1073_1_reg_4025;
wire   [16:0] select_ln1073_2_fu_1225_p3;
reg   [16:0] select_ln1073_2_reg_4030;
wire   [16:0] select_ln1073_3_fu_1302_p3;
reg   [16:0] select_ln1073_3_reg_4035;
wire   [16:0] select_ln1073_4_fu_1386_p3;
reg   [16:0] select_ln1073_4_reg_4040;
wire   [16:0] select_ln1073_5_fu_1479_p3;
reg   [16:0] select_ln1073_5_reg_4045;
wire   [16:0] select_ln1073_6_fu_1556_p3;
reg   [16:0] select_ln1073_6_reg_4050;
wire   [16:0] select_ln1073_7_fu_1640_p3;
reg   [16:0] select_ln1073_7_reg_4055;
wire   [16:0] select_ln1073_8_fu_1717_p3;
reg   [16:0] select_ln1073_8_reg_4060;
wire   [16:0] select_ln1073_9_fu_1801_p3;
reg   [16:0] select_ln1073_9_reg_4065;
wire   [16:0] select_ln1073_10_fu_1878_p3;
reg   [16:0] select_ln1073_10_reg_4070;
wire   [16:0] select_ln1073_11_fu_1962_p3;
reg   [16:0] select_ln1073_11_reg_4075;
wire   [16:0] select_ln1073_12_fu_2039_p3;
reg   [16:0] select_ln1073_12_reg_4080;
wire   [16:0] select_ln1073_13_fu_2124_p3;
reg   [16:0] select_ln1073_13_reg_4085;
wire   [16:0] select_ln1073_14_fu_2201_p3;
reg   [16:0] select_ln1073_14_reg_4090;
wire   [16:0] select_ln1073_15_fu_2285_p3;
reg   [16:0] select_ln1073_15_reg_4095;
wire   [16:0] select_ln1073_16_fu_2362_p3;
reg   [16:0] select_ln1073_16_reg_4100;
wire   [16:0] select_ln1073_17_fu_2446_p3;
reg   [16:0] select_ln1073_17_reg_4105;
wire   [16:0] select_ln1073_18_fu_2523_p3;
reg   [16:0] select_ln1073_18_reg_4110;
wire   [16:0] select_ln1073_19_fu_2607_p3;
reg   [16:0] select_ln1073_19_reg_4115;
wire   [16:0] select_ln1073_20_fu_2684_p3;
reg   [16:0] select_ln1073_20_reg_4120;
wire   [16:0] select_ln1073_21_fu_2768_p3;
reg   [16:0] select_ln1073_21_reg_4125;
wire   [16:0] select_ln1073_22_fu_2845_p3;
reg   [16:0] select_ln1073_22_reg_4130;
wire   [16:0] select_ln1073_23_fu_2929_p3;
reg   [16:0] select_ln1073_23_reg_4135;
wire   [16:0] select_ln1073_24_fu_3006_p3;
reg   [16:0] select_ln1073_24_reg_4140;
wire   [16:0] select_ln1073_25_fu_3090_p3;
reg   [16:0] select_ln1073_25_reg_4145;
wire   [16:0] select_ln1073_26_fu_3167_p3;
reg   [16:0] select_ln1073_26_reg_4150;
wire   [16:0] select_ln1073_27_fu_3251_p3;
reg   [16:0] select_ln1073_27_reg_4155;
wire   [16:0] select_ln1073_28_fu_3328_p3;
reg   [16:0] select_ln1073_28_reg_4160;
reg   [0:0] ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4;
wire   [0:0] icmp_ln1073_fu_1006_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4;
wire   [0:0] icmp_ln1073_1_fu_1176_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4;
wire   [0:0] icmp_ln1073_2_fu_1337_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4;
wire   [0:0] icmp_ln1073_3_fu_1430_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4;
wire   [0:0] icmp_ln1073_4_fu_1591_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4;
wire   [0:0] icmp_ln1073_5_fu_1752_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4;
wire   [0:0] icmp_ln1073_6_fu_1913_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4;
wire   [0:0] tmp_75_fu_2074_p3;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4;
wire   [0:0] icmp_ln1073_7_fu_2236_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4;
wire   [0:0] icmp_ln1073_8_fu_2397_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4;
wire   [0:0] icmp_ln1073_9_fu_2558_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4;
wire   [0:0] icmp_ln1073_10_fu_2719_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4;
wire   [0:0] icmp_ln1073_11_fu_2880_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4;
wire   [0:0] icmp_ln1073_12_fu_3041_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4;
wire   [0:0] icmp_ln1073_13_fu_3202_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845;
wire   [0:0] or_ln514_fu_3337_p2;
wire   [16:0] select_ln514_fu_3347_p3;
wire   [0:0] or_ln514_1_fu_3342_p2;
wire   [16:0] select_ln514_1_fu_3354_p3;
wire   [16:0] select_ln514_2_fu_3366_p3;
wire   [0:0] or_ln514_2_fu_3361_p2;
wire   [16:0] select_ln514_3_fu_3373_p3;
wire   [16:0] select_ln514_4_fu_3385_p3;
wire   [0:0] or_ln514_3_fu_3380_p2;
wire   [16:0] select_ln514_5_fu_3397_p3;
wire   [0:0] or_ln514_4_fu_3392_p2;
wire   [16:0] select_ln514_6_fu_3404_p3;
wire   [16:0] select_ln514_7_fu_3416_p3;
wire   [0:0] or_ln514_5_fu_3411_p2;
wire   [16:0] select_ln514_8_fu_3423_p3;
wire   [16:0] select_ln514_9_fu_3435_p3;
wire   [0:0] or_ln514_6_fu_3430_p2;
wire   [16:0] select_ln514_10_fu_3442_p3;
wire   [16:0] select_ln514_11_fu_3454_p3;
wire   [0:0] or_ln514_7_fu_3449_p2;
wire   [16:0] select_ln514_12_fu_3461_p3;
wire   [16:0] select_ln514_13_fu_3473_p3;
wire   [0:0] or_ln514_8_fu_3468_p2;
wire   [16:0] select_ln514_14_fu_3480_p3;
wire   [16:0] select_ln514_15_fu_3492_p3;
wire   [0:0] or_ln514_9_fu_3487_p2;
wire   [16:0] select_ln514_16_fu_3499_p3;
wire   [16:0] select_ln514_17_fu_3511_p3;
wire   [0:0] or_ln514_10_fu_3506_p2;
wire   [16:0] select_ln514_18_fu_3518_p3;
wire   [16:0] select_ln514_19_fu_3530_p3;
wire   [0:0] or_ln514_11_fu_3525_p2;
wire   [16:0] select_ln514_20_fu_3537_p3;
wire   [16:0] select_ln514_21_fu_3549_p3;
wire   [0:0] or_ln514_12_fu_3544_p2;
wire   [16:0] select_ln514_22_fu_3556_p3;
wire   [16:0] select_ln514_23_fu_3568_p3;
wire   [0:0] or_ln514_13_fu_3563_p2;
wire   [16:0] select_ln514_24_fu_3575_p3;
wire   [16:0] select_ln514_25_fu_3587_p3;
wire   [0:0] or_ln514_14_fu_3582_p2;
wire   [16:0] select_ln514_26_fu_3594_p3;
wire   [16:0] select_ln514_27_fu_3606_p3;
wire   [0:0] or_ln514_15_fu_3601_p2;
wire   [16:0] select_ln514_28_fu_3613_p3;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] trunc_ln674_1_fu_995_p1;
wire   [7:0] tmp_i_i_fu_986_p4;
wire   [3:0] trunc_ln674_fu_983_p1;
wire   [15:0] p_Result_s_fu_998_p3;
wire   [16:0] zext_ln886_fu_1013_p1;
wire   [16:0] add_ln886_fu_1021_p2;
wire   [0:0] tmp_fu_1027_p3;
wire   [15:0] zext_ln1715_fu_1035_p1;
wire   [15:0] add_ln232_79_fu_1039_p2;
wire   [15:0] trunc_ln886_fu_1017_p1;
wire   [15:0] add_ln232_fu_1045_p2;
wire   [16:0] zext_ln507_fu_1051_p1;
wire   [7:0] tmp_1_i155_i_fu_1073_p4;
wire   [7:0] tmp_i154_i_fu_1064_p4;
wire   [15:0] p_Result_4_fu_1082_p3;
wire   [16:0] zext_ln886_29_fu_1090_p1;
wire   [16:0] add_ln886_31_fu_1098_p2;
wire   [0:0] tmp_61_fu_1104_p3;
wire   [15:0] zext_ln1715_32_fu_1112_p1;
wire   [15:0] add_ln232_80_fu_1116_p2;
wire   [15:0] trunc_ln886_2_fu_1094_p1;
wire   [15:0] add_ln232_51_fu_1122_p2;
wire   [16:0] zext_ln507_1_fu_1128_p1;
wire   [7:0] tmp_1_i158_i_fu_1150_p4;
wire   [7:0] tmp_i157_i_fu_1141_p4;
wire   [2:0] tmp_62_fu_1167_p4;
wire   [15:0] p_Result_5_fu_1159_p3;
wire   [16:0] zext_ln886_30_fu_1183_p1;
wire   [16:0] add_ln886_32_fu_1191_p2;
wire   [0:0] tmp_63_fu_1197_p3;
wire   [15:0] zext_ln1715_33_fu_1205_p1;
wire   [15:0] add_ln232_81_fu_1209_p2;
wire   [15:0] trunc_ln886_3_fu_1187_p1;
wire   [15:0] add_ln232_52_fu_1215_p2;
wire   [16:0] zext_ln507_2_fu_1221_p1;
wire   [7:0] tmp_1_i161_i_fu_1243_p4;
wire   [7:0] tmp_i160_i_fu_1234_p4;
wire   [15:0] p_Result_6_fu_1252_p3;
wire   [16:0] zext_ln886_31_fu_1260_p1;
wire   [16:0] add_ln886_33_fu_1268_p2;
wire   [0:0] tmp_64_fu_1274_p3;
wire   [15:0] zext_ln1715_34_fu_1282_p1;
wire   [15:0] add_ln232_82_fu_1286_p2;
wire   [15:0] trunc_ln886_4_fu_1264_p1;
wire   [15:0] add_ln232_53_fu_1292_p2;
wire   [16:0] zext_ln507_3_fu_1298_p1;
wire   [7:0] tmp_1_i164_i_fu_1320_p4;
wire   [7:0] tmp_i163_i_fu_1311_p4;
wire   [15:0] p_Result_7_fu_1329_p3;
wire   [16:0] zext_ln886_32_fu_1344_p1;
wire   [16:0] add_ln886_34_fu_1352_p2;
wire   [0:0] tmp_65_fu_1358_p3;
wire   [15:0] zext_ln1715_35_fu_1366_p1;
wire   [15:0] add_ln232_83_fu_1370_p2;
wire   [15:0] trunc_ln886_5_fu_1348_p1;
wire   [15:0] add_ln232_54_fu_1376_p2;
wire   [16:0] zext_ln507_4_fu_1382_p1;
wire   [7:0] tmp_1_i167_i_fu_1404_p4;
wire   [7:0] tmp_i166_i_fu_1395_p4;
wire   [1:0] tmp_66_fu_1421_p4;
wire   [15:0] p_Result_8_fu_1413_p3;
wire   [16:0] zext_ln886_33_fu_1437_p1;
wire   [16:0] add_ln886_35_fu_1445_p2;
wire   [0:0] tmp_67_fu_1451_p3;
wire   [15:0] zext_ln1715_36_fu_1459_p1;
wire   [15:0] add_ln232_84_fu_1463_p2;
wire   [15:0] trunc_ln886_6_fu_1441_p1;
wire   [15:0] add_ln232_55_fu_1469_p2;
wire   [16:0] zext_ln507_5_fu_1475_p1;
wire   [7:0] tmp_1_i170_i_fu_1497_p4;
wire   [7:0] tmp_i169_i_fu_1488_p4;
wire   [15:0] p_Result_9_fu_1506_p3;
wire   [16:0] zext_ln886_34_fu_1514_p1;
wire   [16:0] add_ln886_36_fu_1522_p2;
wire   [0:0] tmp_68_fu_1528_p3;
wire   [15:0] zext_ln1715_37_fu_1536_p1;
wire   [15:0] add_ln232_85_fu_1540_p2;
wire   [15:0] trunc_ln886_7_fu_1518_p1;
wire   [15:0] add_ln232_56_fu_1546_p2;
wire   [16:0] zext_ln507_6_fu_1552_p1;
wire   [7:0] tmp_1_i173_i_fu_1574_p4;
wire   [7:0] tmp_i172_i_fu_1565_p4;
wire   [15:0] p_Result_10_fu_1583_p3;
wire   [16:0] zext_ln886_35_fu_1598_p1;
wire   [16:0] add_ln886_37_fu_1606_p2;
wire   [0:0] tmp_69_fu_1612_p3;
wire   [15:0] zext_ln1715_38_fu_1620_p1;
wire   [15:0] add_ln232_86_fu_1624_p2;
wire   [15:0] trunc_ln886_8_fu_1602_p1;
wire   [15:0] add_ln232_57_fu_1630_p2;
wire   [16:0] zext_ln507_7_fu_1636_p1;
wire   [7:0] tmp_1_i176_i_fu_1658_p4;
wire   [7:0] tmp_i175_i_fu_1649_p4;
wire   [15:0] p_Result_11_fu_1667_p3;
wire   [16:0] zext_ln886_36_fu_1675_p1;
wire   [16:0] add_ln886_38_fu_1683_p2;
wire   [0:0] tmp_70_fu_1689_p3;
wire   [15:0] zext_ln1715_39_fu_1697_p1;
wire   [15:0] add_ln232_87_fu_1701_p2;
wire   [15:0] trunc_ln886_9_fu_1679_p1;
wire   [15:0] add_ln232_58_fu_1707_p2;
wire   [16:0] zext_ln507_8_fu_1713_p1;
wire   [7:0] tmp_1_i179_i_fu_1735_p4;
wire   [7:0] tmp_i178_i_fu_1726_p4;
wire   [15:0] p_Result_12_fu_1744_p3;
wire   [16:0] zext_ln886_37_fu_1759_p1;
wire   [16:0] add_ln886_39_fu_1767_p2;
wire   [0:0] tmp_71_fu_1773_p3;
wire   [15:0] zext_ln1715_40_fu_1781_p1;
wire   [15:0] add_ln232_88_fu_1785_p2;
wire   [15:0] trunc_ln886_10_fu_1763_p1;
wire   [15:0] add_ln232_59_fu_1791_p2;
wire   [16:0] zext_ln507_9_fu_1797_p1;
wire   [7:0] tmp_1_i182_i_fu_1819_p4;
wire   [7:0] tmp_i181_i_fu_1810_p4;
wire   [15:0] p_Result_13_fu_1828_p3;
wire   [16:0] zext_ln886_38_fu_1836_p1;
wire   [16:0] add_ln886_40_fu_1844_p2;
wire   [0:0] tmp_72_fu_1850_p3;
wire   [15:0] zext_ln1715_41_fu_1858_p1;
wire   [15:0] add_ln232_89_fu_1862_p2;
wire   [15:0] trunc_ln886_11_fu_1840_p1;
wire   [15:0] add_ln232_60_fu_1868_p2;
wire   [16:0] zext_ln507_10_fu_1874_p1;
wire   [7:0] tmp_1_i185_i_fu_1896_p4;
wire   [7:0] tmp_i184_i_fu_1887_p4;
wire   [15:0] p_Result_14_fu_1905_p3;
wire   [16:0] zext_ln886_39_fu_1920_p1;
wire   [16:0] add_ln886_41_fu_1928_p2;
wire   [0:0] tmp_73_fu_1934_p3;
wire   [15:0] zext_ln1715_42_fu_1942_p1;
wire   [15:0] add_ln232_90_fu_1946_p2;
wire   [15:0] trunc_ln886_12_fu_1924_p1;
wire   [15:0] add_ln232_61_fu_1952_p2;
wire   [16:0] zext_ln507_11_fu_1958_p1;
wire   [7:0] tmp_1_i188_i_fu_1980_p4;
wire   [7:0] tmp_i187_i_fu_1971_p4;
wire   [15:0] p_Result_15_fu_1989_p3;
wire   [16:0] zext_ln886_40_fu_1997_p1;
wire   [16:0] add_ln886_42_fu_2005_p2;
wire   [0:0] tmp_74_fu_2011_p3;
wire   [15:0] zext_ln1715_43_fu_2019_p1;
wire   [15:0] add_ln232_91_fu_2023_p2;
wire   [15:0] trunc_ln886_13_fu_2001_p1;
wire   [15:0] add_ln232_62_fu_2029_p2;
wire   [16:0] zext_ln507_12_fu_2035_p1;
wire   [7:0] tmp_1_i191_i_fu_2057_p4;
wire   [7:0] tmp_i190_i_fu_2048_p4;
wire   [15:0] p_Result_16_fu_2066_p3;
wire   [16:0] zext_ln886_41_fu_2082_p1;
wire   [16:0] add_ln886_43_fu_2090_p2;
wire   [0:0] tmp_76_fu_2096_p3;
wire   [15:0] zext_ln1715_44_fu_2104_p1;
wire   [15:0] add_ln232_92_fu_2108_p2;
wire   [15:0] trunc_ln886_14_fu_2086_p1;
wire   [15:0] add_ln232_63_fu_2114_p2;
wire   [16:0] zext_ln507_13_fu_2120_p1;
wire   [7:0] tmp_1_i194_i_fu_2142_p4;
wire   [7:0] tmp_i193_i_fu_2133_p4;
wire   [15:0] p_Result_17_fu_2151_p3;
wire   [16:0] zext_ln886_42_fu_2159_p1;
wire   [16:0] add_ln886_44_fu_2167_p2;
wire   [0:0] tmp_77_fu_2173_p3;
wire   [15:0] zext_ln1715_45_fu_2181_p1;
wire   [15:0] add_ln232_93_fu_2185_p2;
wire   [15:0] trunc_ln886_15_fu_2163_p1;
wire   [15:0] add_ln232_64_fu_2191_p2;
wire   [16:0] zext_ln507_14_fu_2197_p1;
wire   [7:0] tmp_1_i197_i_fu_2219_p4;
wire   [7:0] tmp_i196_i_fu_2210_p4;
wire   [15:0] p_Result_18_fu_2228_p3;
wire   [16:0] zext_ln886_43_fu_2243_p1;
wire   [16:0] add_ln886_45_fu_2251_p2;
wire   [0:0] tmp_78_fu_2257_p3;
wire   [15:0] zext_ln1715_46_fu_2265_p1;
wire   [15:0] add_ln232_94_fu_2269_p2;
wire   [15:0] trunc_ln886_16_fu_2247_p1;
wire   [15:0] add_ln232_65_fu_2275_p2;
wire   [16:0] zext_ln507_15_fu_2281_p1;
wire   [7:0] tmp_1_i200_i_fu_2303_p4;
wire   [7:0] tmp_i199_i_fu_2294_p4;
wire   [15:0] p_Result_19_fu_2312_p3;
wire   [16:0] zext_ln886_44_fu_2320_p1;
wire   [16:0] add_ln886_46_fu_2328_p2;
wire   [0:0] tmp_79_fu_2334_p3;
wire   [15:0] zext_ln1715_47_fu_2342_p1;
wire   [15:0] add_ln232_95_fu_2346_p2;
wire   [15:0] trunc_ln886_17_fu_2324_p1;
wire   [15:0] add_ln232_66_fu_2352_p2;
wire   [16:0] zext_ln507_16_fu_2358_p1;
wire   [7:0] tmp_1_i203_i_fu_2380_p4;
wire   [7:0] tmp_i202_i_fu_2371_p4;
wire   [15:0] p_Result_20_fu_2389_p3;
wire   [16:0] zext_ln886_45_fu_2404_p1;
wire   [16:0] add_ln886_47_fu_2412_p2;
wire   [0:0] tmp_80_fu_2418_p3;
wire   [15:0] zext_ln1715_48_fu_2426_p1;
wire   [15:0] add_ln232_96_fu_2430_p2;
wire   [15:0] trunc_ln886_18_fu_2408_p1;
wire   [15:0] add_ln232_67_fu_2436_p2;
wire   [16:0] zext_ln507_17_fu_2442_p1;
wire   [7:0] tmp_1_i206_i_fu_2464_p4;
wire   [7:0] tmp_i205_i_fu_2455_p4;
wire   [15:0] p_Result_21_fu_2473_p3;
wire   [16:0] zext_ln886_46_fu_2481_p1;
wire   [16:0] add_ln886_48_fu_2489_p2;
wire   [0:0] tmp_81_fu_2495_p3;
wire   [15:0] zext_ln1715_49_fu_2503_p1;
wire   [15:0] add_ln232_97_fu_2507_p2;
wire   [15:0] trunc_ln886_19_fu_2485_p1;
wire   [15:0] add_ln232_68_fu_2513_p2;
wire   [16:0] zext_ln507_18_fu_2519_p1;
wire   [7:0] tmp_1_i209_i_fu_2541_p4;
wire   [7:0] tmp_i208_i_fu_2532_p4;
wire   [15:0] p_Result_22_fu_2550_p3;
wire   [16:0] zext_ln886_47_fu_2565_p1;
wire   [16:0] add_ln886_49_fu_2573_p2;
wire   [0:0] tmp_82_fu_2579_p3;
wire   [15:0] zext_ln1715_50_fu_2587_p1;
wire   [15:0] add_ln232_98_fu_2591_p2;
wire   [15:0] trunc_ln886_20_fu_2569_p1;
wire   [15:0] add_ln232_69_fu_2597_p2;
wire   [16:0] zext_ln507_19_fu_2603_p1;
wire   [7:0] tmp_1_i212_i_fu_2625_p4;
wire   [7:0] tmp_i211_i_fu_2616_p4;
wire   [15:0] p_Result_23_fu_2634_p3;
wire   [16:0] zext_ln886_48_fu_2642_p1;
wire   [16:0] add_ln886_50_fu_2650_p2;
wire   [0:0] tmp_83_fu_2656_p3;
wire   [15:0] zext_ln1715_51_fu_2664_p1;
wire   [15:0] add_ln232_99_fu_2668_p2;
wire   [15:0] trunc_ln886_21_fu_2646_p1;
wire   [15:0] add_ln232_70_fu_2674_p2;
wire   [16:0] zext_ln507_20_fu_2680_p1;
wire   [7:0] tmp_1_i215_i_fu_2702_p4;
wire   [7:0] tmp_i214_i_fu_2693_p4;
wire   [15:0] p_Result_24_fu_2711_p3;
wire   [16:0] zext_ln886_49_fu_2726_p1;
wire   [16:0] add_ln886_51_fu_2734_p2;
wire   [0:0] tmp_84_fu_2740_p3;
wire   [15:0] zext_ln1715_52_fu_2748_p1;
wire   [15:0] add_ln232_100_fu_2752_p2;
wire   [15:0] trunc_ln886_22_fu_2730_p1;
wire   [15:0] add_ln232_71_fu_2758_p2;
wire   [16:0] zext_ln507_21_fu_2764_p1;
wire   [7:0] tmp_1_i218_i_fu_2786_p4;
wire   [7:0] tmp_i217_i_fu_2777_p4;
wire   [15:0] p_Result_25_fu_2795_p3;
wire   [16:0] zext_ln886_50_fu_2803_p1;
wire   [16:0] add_ln886_52_fu_2811_p2;
wire   [0:0] tmp_85_fu_2817_p3;
wire   [15:0] zext_ln1715_53_fu_2825_p1;
wire   [15:0] add_ln232_101_fu_2829_p2;
wire   [15:0] trunc_ln886_23_fu_2807_p1;
wire   [15:0] add_ln232_72_fu_2835_p2;
wire   [16:0] zext_ln507_22_fu_2841_p1;
wire   [7:0] tmp_1_i221_i_fu_2863_p4;
wire   [7:0] tmp_i220_i_fu_2854_p4;
wire   [15:0] p_Result_26_fu_2872_p3;
wire   [16:0] zext_ln886_51_fu_2887_p1;
wire   [16:0] add_ln886_53_fu_2895_p2;
wire   [0:0] tmp_86_fu_2901_p3;
wire   [15:0] zext_ln1715_54_fu_2909_p1;
wire   [15:0] add_ln232_102_fu_2913_p2;
wire   [15:0] trunc_ln886_24_fu_2891_p1;
wire   [15:0] add_ln232_73_fu_2919_p2;
wire   [16:0] zext_ln507_23_fu_2925_p1;
wire   [7:0] tmp_1_i224_i_fu_2947_p4;
wire   [7:0] tmp_i223_i_fu_2938_p4;
wire   [15:0] p_Result_27_fu_2956_p3;
wire   [16:0] zext_ln886_52_fu_2964_p1;
wire   [16:0] add_ln886_54_fu_2972_p2;
wire   [0:0] tmp_87_fu_2978_p3;
wire   [15:0] zext_ln1715_55_fu_2986_p1;
wire   [15:0] add_ln232_103_fu_2990_p2;
wire   [15:0] trunc_ln886_25_fu_2968_p1;
wire   [15:0] add_ln232_74_fu_2996_p2;
wire   [16:0] zext_ln507_24_fu_3002_p1;
wire   [7:0] tmp_1_i227_i_fu_3024_p4;
wire   [7:0] tmp_i226_i_fu_3015_p4;
wire   [15:0] p_Result_28_fu_3033_p3;
wire   [16:0] zext_ln886_53_fu_3048_p1;
wire   [16:0] add_ln886_55_fu_3056_p2;
wire   [0:0] tmp_88_fu_3062_p3;
wire   [15:0] zext_ln1715_56_fu_3070_p1;
wire   [15:0] add_ln232_104_fu_3074_p2;
wire   [15:0] trunc_ln886_26_fu_3052_p1;
wire   [15:0] add_ln232_75_fu_3080_p2;
wire   [16:0] zext_ln507_25_fu_3086_p1;
wire   [7:0] tmp_1_i230_i_fu_3108_p4;
wire   [7:0] tmp_i229_i_fu_3099_p4;
wire   [15:0] p_Result_29_fu_3117_p3;
wire   [16:0] zext_ln886_54_fu_3125_p1;
wire   [16:0] add_ln886_56_fu_3133_p2;
wire   [0:0] tmp_89_fu_3139_p3;
wire   [15:0] zext_ln1715_57_fu_3147_p1;
wire   [15:0] add_ln232_105_fu_3151_p2;
wire   [15:0] trunc_ln886_27_fu_3129_p1;
wire   [15:0] add_ln232_76_fu_3157_p2;
wire   [16:0] zext_ln507_26_fu_3163_p1;
wire   [7:0] tmp_1_i233_i_fu_3185_p4;
wire   [7:0] tmp_i232_i_fu_3176_p4;
wire   [15:0] p_Result_30_fu_3194_p3;
wire   [16:0] zext_ln886_55_fu_3209_p1;
wire   [16:0] add_ln886_57_fu_3217_p2;
wire   [0:0] tmp_90_fu_3223_p3;
wire   [15:0] zext_ln1715_58_fu_3231_p1;
wire   [15:0] add_ln232_106_fu_3235_p2;
wire   [15:0] trunc_ln886_28_fu_3213_p1;
wire   [15:0] add_ln232_77_fu_3241_p2;
wire   [16:0] zext_ln507_27_fu_3247_p1;
wire   [7:0] tmp_1_i236_i_fu_3269_p4;
wire   [7:0] tmp_i235_i_fu_3260_p4;
wire   [15:0] p_Result_31_fu_3278_p3;
wire   [16:0] zext_ln886_56_fu_3286_p1;
wire   [16:0] add_ln886_58_fu_3294_p2;
wire   [0:0] tmp_91_fu_3300_p3;
wire   [15:0] zext_ln1715_59_fu_3308_p1;
wire   [15:0] add_ln232_107_fu_3312_p2;
wire   [15:0] trunc_ln886_29_fu_3290_p1;
wire   [15:0] add_ln232_78_fu_3318_p2;
wire   [16:0] zext_ln507_28_fu_3324_p1;
wire   [945:0] tmp_79_i_fu_3799_p59;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 cics_firstWord = 1'd1;
#0 cics_ip_sums_sum_V_0 = 17'd0;
#0 cics_ip_sums_sum_V_1 = 17'd0;
#0 cics_ip_sums_sum_V_2 = 17'd0;
#0 cics_ip_sums_sum_V_3 = 17'd0;
#0 cics_ip_sums_sum_V_4 = 17'd0;
#0 cics_ip_sums_sum_V_6 = 17'd0;
#0 cics_ip_sums_sum_V_7 = 17'd0;
#0 cics_ip_sums_sum_V_8 = 17'd0;
#0 cics_ip_sums_sum_V_9 = 17'd0;
#0 cics_ip_sums_sum_V_10 = 17'd0;
#0 cics_ip_sums_sum_V_11 = 17'd0;
#0 cics_ip_sums_sum_V_12 = 17'd0;
#0 cics_ip_sums_sum_V_13 = 17'd0;
#0 cics_ip_sums_sum_V_14 = 17'd0;
#0 cics_ip_sums_sum_V_15 = 17'd0;
#0 cics_ip_sums_sum_V_16 = 17'd0;
#0 cics_ip_sums_sum_V_17 = 17'd0;
#0 cics_ip_sums_sum_V_18 = 17'd0;
#0 cics_ip_sums_sum_V_19 = 17'd0;
#0 cics_ip_sums_sum_V_20 = 17'd0;
#0 cics_ip_sums_sum_V_21 = 17'd0;
#0 cics_ip_sums_sum_V_22 = 17'd0;
#0 cics_ip_sums_sum_V_23 = 17'd0;
#0 cics_ip_sums_sum_V_24 = 17'd0;
#0 cics_ip_sums_sum_V_25 = 17'd0;
#0 cics_ip_sums_sum_V_26 = 17'd0;
#0 cics_ip_sums_sum_V_27 = 17'd0;
#0 cics_ip_sums_sum_V_28 = 17'd0;
#0 cics_ip_sums_sum_V_29 = 17'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_fu_3337_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_firstWord <= tmp_last_V_reg_3966;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_firstWord_load_reg_4016 <= cics_firstWord;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_1_fu_3342_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_0 <= select_ln514_fu_3347_p3;
        cics_ip_sums_sum_V_1 <= select_ln514_1_fu_3354_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_6_fu_3430_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_10 <= select_ln514_9_fu_3435_p3;
        cics_ip_sums_sum_V_11 <= select_ln514_10_fu_3442_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_7_fu_3449_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_12 <= select_ln514_11_fu_3454_p3;
        cics_ip_sums_sum_V_13 <= select_ln514_12_fu_3461_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_8_fu_3468_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_14 <= select_ln514_13_fu_3473_p3;
        cics_ip_sums_sum_V_15 <= select_ln514_14_fu_3480_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_9_fu_3487_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_16 <= select_ln514_15_fu_3492_p3;
        cics_ip_sums_sum_V_17 <= select_ln514_16_fu_3499_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_10_fu_3506_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_18 <= select_ln514_17_fu_3511_p3;
        cics_ip_sums_sum_V_19 <= select_ln514_18_fu_3518_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_2_fu_3361_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_2 <= select_ln514_2_fu_3366_p3;
        cics_ip_sums_sum_V_3 <= select_ln514_3_fu_3373_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_11_fu_3525_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_20 <= select_ln514_19_fu_3530_p3;
        cics_ip_sums_sum_V_21 <= select_ln514_20_fu_3537_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_12_fu_3544_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_22 <= select_ln514_21_fu_3549_p3;
        cics_ip_sums_sum_V_23 <= select_ln514_22_fu_3556_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_13_fu_3563_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_24 <= select_ln514_23_fu_3568_p3;
        cics_ip_sums_sum_V_25 <= select_ln514_24_fu_3575_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_14_fu_3582_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_26 <= select_ln514_25_fu_3587_p3;
        cics_ip_sums_sum_V_27 <= select_ln514_26_fu_3594_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_15_fu_3601_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_28 <= select_ln514_27_fu_3606_p3;
        cics_ip_sums_sum_V_29 <= select_ln514_28_fu_3613_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_3_fu_3380_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_4 <= select_ln514_4_fu_3385_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_4_fu_3392_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_6 <= select_ln514_5_fu_3397_p3;
        cics_ip_sums_sum_V_7 <= select_ln514_6_fu_3404_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (or_ln514_5_fu_3411_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_8 <= select_ln514_7_fu_3416_p3;
        cics_ip_sums_sum_V_9 <= select_ln514_8_fu_3423_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataStreamBuffer0_read_reg_3899 <= dataStreamBuffer0_dout;
        tmp_last_V_reg_3966 <= dataStreamBuffer0_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln1073_10_reg_4070 <= select_ln1073_10_fu_1878_p3;
        select_ln1073_11_reg_4075 <= select_ln1073_11_fu_1962_p3;
        select_ln1073_12_reg_4080 <= select_ln1073_12_fu_2039_p3;
        select_ln1073_13_reg_4085 <= select_ln1073_13_fu_2124_p3;
        select_ln1073_14_reg_4090 <= select_ln1073_14_fu_2201_p3;
        select_ln1073_15_reg_4095 <= select_ln1073_15_fu_2285_p3;
        select_ln1073_16_reg_4100 <= select_ln1073_16_fu_2362_p3;
        select_ln1073_17_reg_4105 <= select_ln1073_17_fu_2446_p3;
        select_ln1073_18_reg_4110 <= select_ln1073_18_fu_2523_p3;
        select_ln1073_19_reg_4115 <= select_ln1073_19_fu_2607_p3;
        select_ln1073_1_reg_4025 <= select_ln1073_1_fu_1132_p3;
        select_ln1073_20_reg_4120 <= select_ln1073_20_fu_2684_p3;
        select_ln1073_21_reg_4125 <= select_ln1073_21_fu_2768_p3;
        select_ln1073_22_reg_4130 <= select_ln1073_22_fu_2845_p3;
        select_ln1073_23_reg_4135 <= select_ln1073_23_fu_2929_p3;
        select_ln1073_24_reg_4140 <= select_ln1073_24_fu_3006_p3;
        select_ln1073_25_reg_4145 <= select_ln1073_25_fu_3090_p3;
        select_ln1073_26_reg_4150 <= select_ln1073_26_fu_3167_p3;
        select_ln1073_27_reg_4155 <= select_ln1073_27_fu_3251_p3;
        select_ln1073_28_reg_4160 <= select_ln1073_28_fu_3328_p3;
        select_ln1073_2_reg_4030 <= select_ln1073_2_fu_1225_p3;
        select_ln1073_3_reg_4035 <= select_ln1073_3_fu_1302_p3;
        select_ln1073_4_reg_4040 <= select_ln1073_4_fu_1386_p3;
        select_ln1073_5_reg_4045 <= select_ln1073_5_fu_1479_p3;
        select_ln1073_6_reg_4050 <= select_ln1073_6_fu_1556_p3;
        select_ln1073_7_reg_4055 <= select_ln1073_7_fu_1640_p3;
        select_ln1073_8_reg_4060 <= select_ln1073_8_fu_1717_p3;
        select_ln1073_9_reg_4065 <= select_ln1073_9_fu_1801_p3;
        select_ln1073_reg_4020 <= select_ln1073_fu_1055_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_3895 <= tmp_i_nbreadreq_fu_376_p3;
        tmp_i_reg_3895_pp0_iter1_reg <= tmp_i_reg_3895;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 = 1'd1;
        end else begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404;
        end
    end else begin
        ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 = icmp_ln1073_fu_1006_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4 = select_ln1073_fu_1055_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 = icmp_ln1073_5_fu_1752_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4 = select_ln1073_9_fu_1801_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4 = select_ln1073_10_fu_1878_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 = icmp_ln1073_6_fu_1913_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4 = select_ln1073_11_fu_1962_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4 = select_ln1073_12_fu_2039_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 = dataStreamBuffer0_read_reg_3899[32'd3];
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4 = select_ln1073_13_fu_2124_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4 = select_ln1073_14_fu_2201_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 = icmp_ln1073_7_fu_2236_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4 = select_ln1073_15_fu_2285_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4 = select_ln1073_16_fu_2362_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 = icmp_ln1073_8_fu_2397_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4 = select_ln1073_17_fu_2446_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4 = select_ln1073_18_fu_2523_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4 = select_ln1073_1_fu_1132_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 = icmp_ln1073_9_fu_2558_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4 = select_ln1073_19_fu_2607_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4 = select_ln1073_20_fu_2684_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 = icmp_ln1073_10_fu_2719_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4 = select_ln1073_21_fu_2768_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4 = select_ln1073_22_fu_2845_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 = icmp_ln1073_11_fu_2880_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4 = select_ln1073_23_fu_2929_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4 = select_ln1073_24_fu_3006_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 = icmp_ln1073_12_fu_3041_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4 = select_ln1073_25_fu_3090_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4 = select_ln1073_26_fu_3167_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 = icmp_ln1073_13_fu_3202_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4 = select_ln1073_27_fu_3251_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4 = select_ln1073_28_fu_3328_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 = icmp_ln1073_1_fu_1176_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4 = select_ln1073_2_fu_1225_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4 = select_ln1073_3_fu_1302_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 = icmp_ln1073_2_fu_1337_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4 = select_ln1073_4_fu_1386_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 = icmp_ln1073_3_fu_1430_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4 = select_ln1073_5_fu_1479_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4 = select_ln1073_6_fu_1556_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515;
    end
end

always @ (*) begin
    if ((tmp_i_reg_3895 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_863_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_863_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 = icmp_ln1073_4_fu_1591_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4 = select_ln1073_7_fu_1640_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535;
    end
end

always @ (*) begin
    if (((tmp_i_reg_3895 == 1'd1) & (cics_firstWord_load_load_fu_863_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4 = select_ln1073_8_fu_1717_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataStreamBuffer0_blk_n = dataStreamBuffer0_empty_n;
    end else begin
        dataStreamBuffer0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataStreamBuffer0_read = 1'b1;
    end else begin
        dataStreamBuffer0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_3895 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataStreamBuffer1_blk_n = dataStreamBuffer1_full_n;
    end else begin
        dataStreamBuffer1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_3895 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataStreamBuffer1_write = 1'b1;
    end else begin
        dataStreamBuffer1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op575_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        subSumFifo_blk_n = subSumFifo_full_n;
    end else begin
        subSumFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op575_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        subSumFifo_write = 1'b1;
    end else begin
        subSumFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln232_100_fu_2752_p2 = (p_Result_24_fu_2711_p3 + zext_ln1715_52_fu_2748_p1);

assign add_ln232_101_fu_2829_p2 = (p_Result_25_fu_2795_p3 + zext_ln1715_53_fu_2825_p1);

assign add_ln232_102_fu_2913_p2 = (p_Result_26_fu_2872_p3 + zext_ln1715_54_fu_2909_p1);

assign add_ln232_103_fu_2990_p2 = (p_Result_27_fu_2956_p3 + zext_ln1715_55_fu_2986_p1);

assign add_ln232_104_fu_3074_p2 = (p_Result_28_fu_3033_p3 + zext_ln1715_56_fu_3070_p1);

assign add_ln232_105_fu_3151_p2 = (p_Result_29_fu_3117_p3 + zext_ln1715_57_fu_3147_p1);

assign add_ln232_106_fu_3235_p2 = (p_Result_30_fu_3194_p3 + zext_ln1715_58_fu_3231_p1);

assign add_ln232_107_fu_3312_p2 = (p_Result_31_fu_3278_p3 + zext_ln1715_59_fu_3308_p1);

assign add_ln232_51_fu_1122_p2 = (add_ln232_80_fu_1116_p2 + trunc_ln886_2_fu_1094_p1);

assign add_ln232_52_fu_1215_p2 = (add_ln232_81_fu_1209_p2 + trunc_ln886_3_fu_1187_p1);

assign add_ln232_53_fu_1292_p2 = (add_ln232_82_fu_1286_p2 + trunc_ln886_4_fu_1264_p1);

assign add_ln232_54_fu_1376_p2 = (add_ln232_83_fu_1370_p2 + trunc_ln886_5_fu_1348_p1);

assign add_ln232_55_fu_1469_p2 = (add_ln232_84_fu_1463_p2 + trunc_ln886_6_fu_1441_p1);

assign add_ln232_56_fu_1546_p2 = (add_ln232_85_fu_1540_p2 + trunc_ln886_7_fu_1518_p1);

assign add_ln232_57_fu_1630_p2 = (add_ln232_86_fu_1624_p2 + trunc_ln886_8_fu_1602_p1);

assign add_ln232_58_fu_1707_p2 = (add_ln232_87_fu_1701_p2 + trunc_ln886_9_fu_1679_p1);

assign add_ln232_59_fu_1791_p2 = (add_ln232_88_fu_1785_p2 + trunc_ln886_10_fu_1763_p1);

assign add_ln232_60_fu_1868_p2 = (add_ln232_89_fu_1862_p2 + trunc_ln886_11_fu_1840_p1);

assign add_ln232_61_fu_1952_p2 = (add_ln232_90_fu_1946_p2 + trunc_ln886_12_fu_1924_p1);

assign add_ln232_62_fu_2029_p2 = (add_ln232_91_fu_2023_p2 + trunc_ln886_13_fu_2001_p1);

assign add_ln232_63_fu_2114_p2 = (add_ln232_92_fu_2108_p2 + trunc_ln886_14_fu_2086_p1);

assign add_ln232_64_fu_2191_p2 = (add_ln232_93_fu_2185_p2 + trunc_ln886_15_fu_2163_p1);

assign add_ln232_65_fu_2275_p2 = (add_ln232_94_fu_2269_p2 + trunc_ln886_16_fu_2247_p1);

assign add_ln232_66_fu_2352_p2 = (add_ln232_95_fu_2346_p2 + trunc_ln886_17_fu_2324_p1);

assign add_ln232_67_fu_2436_p2 = (add_ln232_96_fu_2430_p2 + trunc_ln886_18_fu_2408_p1);

assign add_ln232_68_fu_2513_p2 = (add_ln232_97_fu_2507_p2 + trunc_ln886_19_fu_2485_p1);

assign add_ln232_69_fu_2597_p2 = (add_ln232_98_fu_2591_p2 + trunc_ln886_20_fu_2569_p1);

assign add_ln232_70_fu_2674_p2 = (add_ln232_99_fu_2668_p2 + trunc_ln886_21_fu_2646_p1);

assign add_ln232_71_fu_2758_p2 = (add_ln232_100_fu_2752_p2 + trunc_ln886_22_fu_2730_p1);

assign add_ln232_72_fu_2835_p2 = (add_ln232_101_fu_2829_p2 + trunc_ln886_23_fu_2807_p1);

assign add_ln232_73_fu_2919_p2 = (add_ln232_102_fu_2913_p2 + trunc_ln886_24_fu_2891_p1);

assign add_ln232_74_fu_2996_p2 = (add_ln232_103_fu_2990_p2 + trunc_ln886_25_fu_2968_p1);

assign add_ln232_75_fu_3080_p2 = (add_ln232_104_fu_3074_p2 + trunc_ln886_26_fu_3052_p1);

assign add_ln232_76_fu_3157_p2 = (add_ln232_105_fu_3151_p2 + trunc_ln886_27_fu_3129_p1);

assign add_ln232_77_fu_3241_p2 = (add_ln232_106_fu_3235_p2 + trunc_ln886_28_fu_3213_p1);

assign add_ln232_78_fu_3318_p2 = (add_ln232_107_fu_3312_p2 + trunc_ln886_29_fu_3290_p1);

assign add_ln232_79_fu_1039_p2 = (p_Result_s_fu_998_p3 + zext_ln1715_fu_1035_p1);

assign add_ln232_80_fu_1116_p2 = (p_Result_4_fu_1082_p3 + zext_ln1715_32_fu_1112_p1);

assign add_ln232_81_fu_1209_p2 = (p_Result_5_fu_1159_p3 + zext_ln1715_33_fu_1205_p1);

assign add_ln232_82_fu_1286_p2 = (p_Result_6_fu_1252_p3 + zext_ln1715_34_fu_1282_p1);

assign add_ln232_83_fu_1370_p2 = (p_Result_7_fu_1329_p3 + zext_ln1715_35_fu_1366_p1);

assign add_ln232_84_fu_1463_p2 = (p_Result_8_fu_1413_p3 + zext_ln1715_36_fu_1459_p1);

assign add_ln232_85_fu_1540_p2 = (p_Result_9_fu_1506_p3 + zext_ln1715_37_fu_1536_p1);

assign add_ln232_86_fu_1624_p2 = (p_Result_10_fu_1583_p3 + zext_ln1715_38_fu_1620_p1);

assign add_ln232_87_fu_1701_p2 = (p_Result_11_fu_1667_p3 + zext_ln1715_39_fu_1697_p1);

assign add_ln232_88_fu_1785_p2 = (p_Result_12_fu_1744_p3 + zext_ln1715_40_fu_1781_p1);

assign add_ln232_89_fu_1862_p2 = (p_Result_13_fu_1828_p3 + zext_ln1715_41_fu_1858_p1);

assign add_ln232_90_fu_1946_p2 = (p_Result_14_fu_1905_p3 + zext_ln1715_42_fu_1942_p1);

assign add_ln232_91_fu_2023_p2 = (p_Result_15_fu_1989_p3 + zext_ln1715_43_fu_2019_p1);

assign add_ln232_92_fu_2108_p2 = (p_Result_16_fu_2066_p3 + zext_ln1715_44_fu_2104_p1);

assign add_ln232_93_fu_2185_p2 = (p_Result_17_fu_2151_p3 + zext_ln1715_45_fu_2181_p1);

assign add_ln232_94_fu_2269_p2 = (p_Result_18_fu_2228_p3 + zext_ln1715_46_fu_2265_p1);

assign add_ln232_95_fu_2346_p2 = (p_Result_19_fu_2312_p3 + zext_ln1715_47_fu_2342_p1);

assign add_ln232_96_fu_2430_p2 = (p_Result_20_fu_2389_p3 + zext_ln1715_48_fu_2426_p1);

assign add_ln232_97_fu_2507_p2 = (p_Result_21_fu_2473_p3 + zext_ln1715_49_fu_2503_p1);

assign add_ln232_98_fu_2591_p2 = (p_Result_22_fu_2550_p3 + zext_ln1715_50_fu_2587_p1);

assign add_ln232_99_fu_2668_p2 = (p_Result_23_fu_2634_p3 + zext_ln1715_51_fu_2664_p1);

assign add_ln232_fu_1045_p2 = (add_ln232_79_fu_1039_p2 + trunc_ln886_fu_1017_p1);

assign add_ln886_31_fu_1098_p2 = (cics_ip_sums_sum_V_1 + zext_ln886_29_fu_1090_p1);

assign add_ln886_32_fu_1191_p2 = (cics_ip_sums_sum_V_2 + zext_ln886_30_fu_1183_p1);

assign add_ln886_33_fu_1268_p2 = (cics_ip_sums_sum_V_3 + zext_ln886_31_fu_1260_p1);

assign add_ln886_34_fu_1352_p2 = (cics_ip_sums_sum_V_4 + zext_ln886_32_fu_1344_p1);

assign add_ln886_35_fu_1445_p2 = (cics_ip_sums_sum_V_6 + zext_ln886_33_fu_1437_p1);

assign add_ln886_36_fu_1522_p2 = (cics_ip_sums_sum_V_7 + zext_ln886_34_fu_1514_p1);

assign add_ln886_37_fu_1606_p2 = (cics_ip_sums_sum_V_8 + zext_ln886_35_fu_1598_p1);

assign add_ln886_38_fu_1683_p2 = (cics_ip_sums_sum_V_9 + zext_ln886_36_fu_1675_p1);

assign add_ln886_39_fu_1767_p2 = (cics_ip_sums_sum_V_10 + zext_ln886_37_fu_1759_p1);

assign add_ln886_40_fu_1844_p2 = (cics_ip_sums_sum_V_11 + zext_ln886_38_fu_1836_p1);

assign add_ln886_41_fu_1928_p2 = (cics_ip_sums_sum_V_12 + zext_ln886_39_fu_1920_p1);

assign add_ln886_42_fu_2005_p2 = (cics_ip_sums_sum_V_13 + zext_ln886_40_fu_1997_p1);

assign add_ln886_43_fu_2090_p2 = (cics_ip_sums_sum_V_14 + zext_ln886_41_fu_2082_p1);

assign add_ln886_44_fu_2167_p2 = (cics_ip_sums_sum_V_15 + zext_ln886_42_fu_2159_p1);

assign add_ln886_45_fu_2251_p2 = (cics_ip_sums_sum_V_16 + zext_ln886_43_fu_2243_p1);

assign add_ln886_46_fu_2328_p2 = (cics_ip_sums_sum_V_17 + zext_ln886_44_fu_2320_p1);

assign add_ln886_47_fu_2412_p2 = (cics_ip_sums_sum_V_18 + zext_ln886_45_fu_2404_p1);

assign add_ln886_48_fu_2489_p2 = (cics_ip_sums_sum_V_19 + zext_ln886_46_fu_2481_p1);

assign add_ln886_49_fu_2573_p2 = (cics_ip_sums_sum_V_20 + zext_ln886_47_fu_2565_p1);

assign add_ln886_50_fu_2650_p2 = (cics_ip_sums_sum_V_21 + zext_ln886_48_fu_2642_p1);

assign add_ln886_51_fu_2734_p2 = (cics_ip_sums_sum_V_22 + zext_ln886_49_fu_2726_p1);

assign add_ln886_52_fu_2811_p2 = (cics_ip_sums_sum_V_23 + zext_ln886_50_fu_2803_p1);

assign add_ln886_53_fu_2895_p2 = (cics_ip_sums_sum_V_24 + zext_ln886_51_fu_2887_p1);

assign add_ln886_54_fu_2972_p2 = (cics_ip_sums_sum_V_25 + zext_ln886_52_fu_2964_p1);

assign add_ln886_55_fu_3056_p2 = (cics_ip_sums_sum_V_26 + zext_ln886_53_fu_3048_p1);

assign add_ln886_56_fu_3133_p2 = (cics_ip_sums_sum_V_27 + zext_ln886_54_fu_3125_p1);

assign add_ln886_57_fu_3217_p2 = (cics_ip_sums_sum_V_28 + zext_ln886_55_fu_3209_p1);

assign add_ln886_58_fu_3294_p2 = (cics_ip_sums_sum_V_29 + zext_ln886_56_fu_3286_p1);

assign add_ln886_fu_1021_p2 = (cics_ip_sums_sum_V_0 + zext_ln886_fu_1013_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op575_write_state3 == 1'b1) & (subSumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_3895 == 1'd1) & (dataStreamBuffer1_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (dataStreamBuffer0_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op575_write_state3 == 1'b1) & (subSumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_3895 == 1'd1) & (dataStreamBuffer1_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (dataStreamBuffer0_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op575_write_state3 == 1'b1) & (subSumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_3895 == 1'd1) & (dataStreamBuffer1_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (dataStreamBuffer0_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (dataStreamBuffer0_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((tmp_i_reg_3895 == 1'd1) & (dataStreamBuffer1_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op575_write_state3 == 1'b1) & (subSumFifo_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545 = 'bx;

always @ (*) begin
    ap_predicate_op575_write_state3 = ((cics_firstWord_load_reg_4016 == 1'd1) & (tmp_i_reg_3895_pp0_iter1_reg == 1'd1));
end

assign cics_firstWord_load_load_fu_863_p1 = cics_firstWord;

assign dataStreamBuffer1_din = dataStreamBuffer0_read_reg_3899;

assign icmp_ln1073_10_fu_2719_p2 = ((trunc_ln674_fu_983_p1 > 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln1073_11_fu_2880_p2 = ((trunc_ln674_fu_983_p1 > 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln1073_12_fu_3041_p2 = ((trunc_ln674_fu_983_p1 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln1073_13_fu_3202_p2 = ((trunc_ln674_fu_983_p1 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln1073_1_fu_1176_p2 = ((tmp_62_fu_1167_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln1073_2_fu_1337_p2 = ((trunc_ln674_fu_983_p1 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln1073_3_fu_1430_p2 = ((tmp_66_fu_1421_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1073_4_fu_1591_p2 = ((trunc_ln674_fu_983_p1 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln1073_5_fu_1752_p2 = ((trunc_ln674_fu_983_p1 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln1073_6_fu_1913_p2 = ((trunc_ln674_fu_983_p1 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln1073_7_fu_2236_p2 = ((trunc_ln674_fu_983_p1 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln1073_8_fu_2397_p2 = ((trunc_ln674_fu_983_p1 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln1073_9_fu_2558_p2 = ((trunc_ln674_fu_983_p1 > 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_1006_p2 = ((trunc_ln674_fu_983_p1 != 4'd0) ? 1'b1 : 1'b0);

assign or_ln514_10_fu_3506_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4);

assign or_ln514_11_fu_3525_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4);

assign or_ln514_12_fu_3544_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4);

assign or_ln514_13_fu_3563_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4);

assign or_ln514_14_fu_3582_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4);

assign or_ln514_15_fu_3601_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4);

assign or_ln514_1_fu_3342_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4);

assign or_ln514_2_fu_3361_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4);

assign or_ln514_3_fu_3380_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4);

assign or_ln514_4_fu_3392_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4);

assign or_ln514_5_fu_3411_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4);

assign or_ln514_6_fu_3430_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4);

assign or_ln514_7_fu_3449_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4);

assign or_ln514_8_fu_3468_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4);

assign or_ln514_9_fu_3487_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4);

assign or_ln514_fu_3337_p2 = (tmp_last_V_reg_3966 | ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4);

assign p_Result_10_fu_1583_p3 = {{tmp_1_i173_i_fu_1574_p4}, {tmp_i172_i_fu_1565_p4}};

assign p_Result_11_fu_1667_p3 = {{tmp_1_i176_i_fu_1658_p4}, {tmp_i175_i_fu_1649_p4}};

assign p_Result_12_fu_1744_p3 = {{tmp_1_i179_i_fu_1735_p4}, {tmp_i178_i_fu_1726_p4}};

assign p_Result_13_fu_1828_p3 = {{tmp_1_i182_i_fu_1819_p4}, {tmp_i181_i_fu_1810_p4}};

assign p_Result_14_fu_1905_p3 = {{tmp_1_i185_i_fu_1896_p4}, {tmp_i184_i_fu_1887_p4}};

assign p_Result_15_fu_1989_p3 = {{tmp_1_i188_i_fu_1980_p4}, {tmp_i187_i_fu_1971_p4}};

assign p_Result_16_fu_2066_p3 = {{tmp_1_i191_i_fu_2057_p4}, {tmp_i190_i_fu_2048_p4}};

assign p_Result_17_fu_2151_p3 = {{tmp_1_i194_i_fu_2142_p4}, {tmp_i193_i_fu_2133_p4}};

assign p_Result_18_fu_2228_p3 = {{tmp_1_i197_i_fu_2219_p4}, {tmp_i196_i_fu_2210_p4}};

assign p_Result_19_fu_2312_p3 = {{tmp_1_i200_i_fu_2303_p4}, {tmp_i199_i_fu_2294_p4}};

assign p_Result_20_fu_2389_p3 = {{tmp_1_i203_i_fu_2380_p4}, {tmp_i202_i_fu_2371_p4}};

assign p_Result_21_fu_2473_p3 = {{tmp_1_i206_i_fu_2464_p4}, {tmp_i205_i_fu_2455_p4}};

assign p_Result_22_fu_2550_p3 = {{tmp_1_i209_i_fu_2541_p4}, {tmp_i208_i_fu_2532_p4}};

assign p_Result_23_fu_2634_p3 = {{tmp_1_i212_i_fu_2625_p4}, {tmp_i211_i_fu_2616_p4}};

assign p_Result_24_fu_2711_p3 = {{tmp_1_i215_i_fu_2702_p4}, {tmp_i214_i_fu_2693_p4}};

assign p_Result_25_fu_2795_p3 = {{tmp_1_i218_i_fu_2786_p4}, {tmp_i217_i_fu_2777_p4}};

assign p_Result_26_fu_2872_p3 = {{tmp_1_i221_i_fu_2863_p4}, {tmp_i220_i_fu_2854_p4}};

assign p_Result_27_fu_2956_p3 = {{tmp_1_i224_i_fu_2947_p4}, {tmp_i223_i_fu_2938_p4}};

assign p_Result_28_fu_3033_p3 = {{tmp_1_i227_i_fu_3024_p4}, {tmp_i226_i_fu_3015_p4}};

assign p_Result_29_fu_3117_p3 = {{tmp_1_i230_i_fu_3108_p4}, {tmp_i229_i_fu_3099_p4}};

assign p_Result_30_fu_3194_p3 = {{tmp_1_i233_i_fu_3185_p4}, {tmp_i232_i_fu_3176_p4}};

assign p_Result_31_fu_3278_p3 = {{tmp_1_i236_i_fu_3269_p4}, {tmp_i235_i_fu_3260_p4}};

assign p_Result_4_fu_1082_p3 = {{tmp_1_i155_i_fu_1073_p4}, {tmp_i154_i_fu_1064_p4}};

assign p_Result_5_fu_1159_p3 = {{tmp_1_i158_i_fu_1150_p4}, {tmp_i157_i_fu_1141_p4}};

assign p_Result_6_fu_1252_p3 = {{tmp_1_i161_i_fu_1243_p4}, {tmp_i160_i_fu_1234_p4}};

assign p_Result_7_fu_1329_p3 = {{tmp_1_i164_i_fu_1320_p4}, {tmp_i163_i_fu_1311_p4}};

assign p_Result_8_fu_1413_p3 = {{tmp_1_i167_i_fu_1404_p4}, {tmp_i166_i_fu_1395_p4}};

assign p_Result_9_fu_1506_p3 = {{tmp_1_i170_i_fu_1497_p4}, {tmp_i169_i_fu_1488_p4}};

assign p_Result_s_fu_998_p3 = {{trunc_ln674_1_fu_995_p1}, {tmp_i_i_fu_986_p4}};

assign select_ln1073_10_fu_1878_p3 = ((icmp_ln1073_5_fu_1752_p2[0:0] == 1'b1) ? zext_ln507_10_fu_1874_p1 : cics_ip_sums_sum_V_11);

assign select_ln1073_11_fu_1962_p3 = ((icmp_ln1073_6_fu_1913_p2[0:0] == 1'b1) ? zext_ln507_11_fu_1958_p1 : cics_ip_sums_sum_V_12);

assign select_ln1073_12_fu_2039_p3 = ((icmp_ln1073_6_fu_1913_p2[0:0] == 1'b1) ? zext_ln507_12_fu_2035_p1 : cics_ip_sums_sum_V_13);

assign select_ln1073_13_fu_2124_p3 = ((tmp_75_fu_2074_p3[0:0] == 1'b1) ? zext_ln507_13_fu_2120_p1 : cics_ip_sums_sum_V_14);

assign select_ln1073_14_fu_2201_p3 = ((tmp_75_fu_2074_p3[0:0] == 1'b1) ? zext_ln507_14_fu_2197_p1 : cics_ip_sums_sum_V_15);

assign select_ln1073_15_fu_2285_p3 = ((icmp_ln1073_7_fu_2236_p2[0:0] == 1'b1) ? zext_ln507_15_fu_2281_p1 : cics_ip_sums_sum_V_16);

assign select_ln1073_16_fu_2362_p3 = ((icmp_ln1073_7_fu_2236_p2[0:0] == 1'b1) ? zext_ln507_16_fu_2358_p1 : cics_ip_sums_sum_V_17);

assign select_ln1073_17_fu_2446_p3 = ((icmp_ln1073_8_fu_2397_p2[0:0] == 1'b1) ? zext_ln507_17_fu_2442_p1 : cics_ip_sums_sum_V_18);

assign select_ln1073_18_fu_2523_p3 = ((icmp_ln1073_8_fu_2397_p2[0:0] == 1'b1) ? zext_ln507_18_fu_2519_p1 : cics_ip_sums_sum_V_19);

assign select_ln1073_19_fu_2607_p3 = ((icmp_ln1073_9_fu_2558_p2[0:0] == 1'b1) ? zext_ln507_19_fu_2603_p1 : cics_ip_sums_sum_V_20);

assign select_ln1073_1_fu_1132_p3 = ((icmp_ln1073_fu_1006_p2[0:0] == 1'b1) ? zext_ln507_1_fu_1128_p1 : cics_ip_sums_sum_V_1);

assign select_ln1073_20_fu_2684_p3 = ((icmp_ln1073_9_fu_2558_p2[0:0] == 1'b1) ? zext_ln507_20_fu_2680_p1 : cics_ip_sums_sum_V_21);

assign select_ln1073_21_fu_2768_p3 = ((icmp_ln1073_10_fu_2719_p2[0:0] == 1'b1) ? zext_ln507_21_fu_2764_p1 : cics_ip_sums_sum_V_22);

assign select_ln1073_22_fu_2845_p3 = ((icmp_ln1073_10_fu_2719_p2[0:0] == 1'b1) ? zext_ln507_22_fu_2841_p1 : cics_ip_sums_sum_V_23);

assign select_ln1073_23_fu_2929_p3 = ((icmp_ln1073_11_fu_2880_p2[0:0] == 1'b1) ? zext_ln507_23_fu_2925_p1 : cics_ip_sums_sum_V_24);

assign select_ln1073_24_fu_3006_p3 = ((icmp_ln1073_11_fu_2880_p2[0:0] == 1'b1) ? zext_ln507_24_fu_3002_p1 : cics_ip_sums_sum_V_25);

assign select_ln1073_25_fu_3090_p3 = ((icmp_ln1073_12_fu_3041_p2[0:0] == 1'b1) ? zext_ln507_25_fu_3086_p1 : cics_ip_sums_sum_V_26);

assign select_ln1073_26_fu_3167_p3 = ((icmp_ln1073_12_fu_3041_p2[0:0] == 1'b1) ? zext_ln507_26_fu_3163_p1 : cics_ip_sums_sum_V_27);

assign select_ln1073_27_fu_3251_p3 = ((icmp_ln1073_13_fu_3202_p2[0:0] == 1'b1) ? zext_ln507_27_fu_3247_p1 : cics_ip_sums_sum_V_28);

assign select_ln1073_28_fu_3328_p3 = ((icmp_ln1073_13_fu_3202_p2[0:0] == 1'b1) ? zext_ln507_28_fu_3324_p1 : cics_ip_sums_sum_V_29);

assign select_ln1073_2_fu_1225_p3 = ((icmp_ln1073_1_fu_1176_p2[0:0] == 1'b1) ? zext_ln507_2_fu_1221_p1 : cics_ip_sums_sum_V_2);

assign select_ln1073_3_fu_1302_p3 = ((icmp_ln1073_1_fu_1176_p2[0:0] == 1'b1) ? zext_ln507_3_fu_1298_p1 : cics_ip_sums_sum_V_3);

assign select_ln1073_4_fu_1386_p3 = ((icmp_ln1073_2_fu_1337_p2[0:0] == 1'b1) ? zext_ln507_4_fu_1382_p1 : cics_ip_sums_sum_V_4);

assign select_ln1073_5_fu_1479_p3 = ((icmp_ln1073_3_fu_1430_p2[0:0] == 1'b1) ? zext_ln507_5_fu_1475_p1 : cics_ip_sums_sum_V_6);

assign select_ln1073_6_fu_1556_p3 = ((icmp_ln1073_3_fu_1430_p2[0:0] == 1'b1) ? zext_ln507_6_fu_1552_p1 : cics_ip_sums_sum_V_7);

assign select_ln1073_7_fu_1640_p3 = ((icmp_ln1073_4_fu_1591_p2[0:0] == 1'b1) ? zext_ln507_7_fu_1636_p1 : cics_ip_sums_sum_V_8);

assign select_ln1073_8_fu_1717_p3 = ((icmp_ln1073_4_fu_1591_p2[0:0] == 1'b1) ? zext_ln507_8_fu_1713_p1 : cics_ip_sums_sum_V_9);

assign select_ln1073_9_fu_1801_p3 = ((icmp_ln1073_5_fu_1752_p2[0:0] == 1'b1) ? zext_ln507_9_fu_1797_p1 : cics_ip_sums_sum_V_10);

assign select_ln1073_fu_1055_p3 = ((icmp_ln1073_fu_1006_p2[0:0] == 1'b1) ? zext_ln507_fu_1051_p1 : cics_ip_sums_sum_V_0);

assign select_ln514_10_fu_3442_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4);

assign select_ln514_11_fu_3454_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4);

assign select_ln514_12_fu_3461_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4);

assign select_ln514_13_fu_3473_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4);

assign select_ln514_14_fu_3480_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4);

assign select_ln514_15_fu_3492_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4);

assign select_ln514_16_fu_3499_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4);

assign select_ln514_17_fu_3511_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4);

assign select_ln514_18_fu_3518_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4);

assign select_ln514_19_fu_3530_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4);

assign select_ln514_1_fu_3354_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4);

assign select_ln514_20_fu_3537_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4);

assign select_ln514_21_fu_3549_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4);

assign select_ln514_22_fu_3556_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4);

assign select_ln514_23_fu_3568_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4);

assign select_ln514_24_fu_3575_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4);

assign select_ln514_25_fu_3587_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4);

assign select_ln514_26_fu_3594_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4);

assign select_ln514_27_fu_3606_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4);

assign select_ln514_28_fu_3613_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4);

assign select_ln514_2_fu_3366_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4);

assign select_ln514_3_fu_3373_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4);

assign select_ln514_4_fu_3385_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4);

assign select_ln514_5_fu_3397_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4);

assign select_ln514_6_fu_3404_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4);

assign select_ln514_7_fu_3416_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4);

assign select_ln514_8_fu_3423_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4);

assign select_ln514_9_fu_3435_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4);

assign select_ln514_fu_3347_p3 = ((tmp_last_V_reg_3966[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4);

assign subSumFifo_din = tmp_79_i_fu_3799_p59;

assign tmp_1_i155_i_fu_1073_p4 = {{dataStreamBuffer0_read_reg_3899[23:16]}};

assign tmp_1_i158_i_fu_1150_p4 = {{dataStreamBuffer0_read_reg_3899[39:32]}};

assign tmp_1_i161_i_fu_1243_p4 = {{dataStreamBuffer0_read_reg_3899[55:48]}};

assign tmp_1_i164_i_fu_1320_p4 = {{dataStreamBuffer0_read_reg_3899[71:64]}};

assign tmp_1_i167_i_fu_1404_p4 = {{dataStreamBuffer0_read_reg_3899[103:96]}};

assign tmp_1_i170_i_fu_1497_p4 = {{dataStreamBuffer0_read_reg_3899[119:112]}};

assign tmp_1_i173_i_fu_1574_p4 = {{dataStreamBuffer0_read_reg_3899[135:128]}};

assign tmp_1_i176_i_fu_1658_p4 = {{dataStreamBuffer0_read_reg_3899[151:144]}};

assign tmp_1_i179_i_fu_1735_p4 = {{dataStreamBuffer0_read_reg_3899[167:160]}};

assign tmp_1_i182_i_fu_1819_p4 = {{dataStreamBuffer0_read_reg_3899[183:176]}};

assign tmp_1_i185_i_fu_1896_p4 = {{dataStreamBuffer0_read_reg_3899[199:192]}};

assign tmp_1_i188_i_fu_1980_p4 = {{dataStreamBuffer0_read_reg_3899[215:208]}};

assign tmp_1_i191_i_fu_2057_p4 = {{dataStreamBuffer0_read_reg_3899[231:224]}};

assign tmp_1_i194_i_fu_2142_p4 = {{dataStreamBuffer0_read_reg_3899[247:240]}};

assign tmp_1_i197_i_fu_2219_p4 = {{dataStreamBuffer0_read_reg_3899[263:256]}};

assign tmp_1_i200_i_fu_2303_p4 = {{dataStreamBuffer0_read_reg_3899[279:272]}};

assign tmp_1_i203_i_fu_2380_p4 = {{dataStreamBuffer0_read_reg_3899[295:288]}};

assign tmp_1_i206_i_fu_2464_p4 = {{dataStreamBuffer0_read_reg_3899[311:304]}};

assign tmp_1_i209_i_fu_2541_p4 = {{dataStreamBuffer0_read_reg_3899[327:320]}};

assign tmp_1_i212_i_fu_2625_p4 = {{dataStreamBuffer0_read_reg_3899[343:336]}};

assign tmp_1_i215_i_fu_2702_p4 = {{dataStreamBuffer0_read_reg_3899[359:352]}};

assign tmp_1_i218_i_fu_2786_p4 = {{dataStreamBuffer0_read_reg_3899[375:368]}};

assign tmp_1_i221_i_fu_2863_p4 = {{dataStreamBuffer0_read_reg_3899[391:384]}};

assign tmp_1_i224_i_fu_2947_p4 = {{dataStreamBuffer0_read_reg_3899[407:400]}};

assign tmp_1_i227_i_fu_3024_p4 = {{dataStreamBuffer0_read_reg_3899[423:416]}};

assign tmp_1_i230_i_fu_3108_p4 = {{dataStreamBuffer0_read_reg_3899[439:432]}};

assign tmp_1_i233_i_fu_3185_p4 = {{dataStreamBuffer0_read_reg_3899[455:448]}};

assign tmp_1_i236_i_fu_3269_p4 = {{dataStreamBuffer0_read_reg_3899[471:464]}};

assign tmp_61_fu_1104_p3 = add_ln886_31_fu_1098_p2[32'd16];

assign tmp_62_fu_1167_p4 = {{dataStreamBuffer0_read_reg_3899[3:1]}};

assign tmp_63_fu_1197_p3 = add_ln886_32_fu_1191_p2[32'd16];

assign tmp_64_fu_1274_p3 = add_ln886_33_fu_1268_p2[32'd16];

assign tmp_65_fu_1358_p3 = add_ln886_34_fu_1352_p2[32'd16];

assign tmp_66_fu_1421_p4 = {{dataStreamBuffer0_read_reg_3899[3:2]}};

assign tmp_67_fu_1451_p3 = add_ln886_35_fu_1445_p2[32'd16];

assign tmp_68_fu_1528_p3 = add_ln886_36_fu_1522_p2[32'd16];

assign tmp_69_fu_1612_p3 = add_ln886_37_fu_1606_p2[32'd16];

assign tmp_70_fu_1689_p3 = add_ln886_38_fu_1683_p2[32'd16];

assign tmp_71_fu_1773_p3 = add_ln886_39_fu_1767_p2[32'd16];

assign tmp_72_fu_1850_p3 = add_ln886_40_fu_1844_p2[32'd16];

assign tmp_73_fu_1934_p3 = add_ln886_41_fu_1928_p2[32'd16];

assign tmp_74_fu_2011_p3 = add_ln886_42_fu_2005_p2[32'd16];

assign tmp_75_fu_2074_p3 = dataStreamBuffer0_read_reg_3899[32'd3];

assign tmp_76_fu_2096_p3 = add_ln886_43_fu_2090_p2[32'd16];

assign tmp_77_fu_2173_p3 = add_ln886_44_fu_2167_p2[32'd16];

assign tmp_78_fu_2257_p3 = add_ln886_45_fu_2251_p2[32'd16];

assign tmp_79_fu_2334_p3 = add_ln886_46_fu_2328_p2[32'd16];

assign tmp_79_i_fu_3799_p59 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{1'd0}, {select_ln1073_28_reg_4160}}}, {15'd0}}}, {select_ln1073_27_reg_4155}}}, {15'd0}}}, {select_ln1073_26_reg_4150}}}, {15'd0}}}, {select_ln1073_25_reg_4145}}}, {15'd0}}}, {select_ln1073_24_reg_4140}}}, {15'd0}}}, {select_ln1073_23_reg_4135}}}, {15'd0}}}, {select_ln1073_22_reg_4130}}}, {15'd0}}}, {select_ln1073_21_reg_4125}}}, {15'd0}}}, {select_ln1073_20_reg_4120}}}, {15'd0}}}, {select_ln1073_19_reg_4115}}}, {15'd0}}}, {select_ln1073_18_reg_4110}}}, {15'd0}}}, {select_ln1073_17_reg_4105}}}, {15'd0}}}, {select_ln1073_16_reg_4100}}}, {15'd0}}}, {select_ln1073_15_reg_4095}}}, {15'd0}}}, {select_ln1073_14_reg_4090}}}, {15'd0}}}, {select_ln1073_13_reg_4085}}}, {15'd0}}}, {select_ln1073_12_reg_4080}}}, {15'd0}}}, {select_ln1073_11_reg_4075}}}, {15'd0}}}, {select_ln1073_10_reg_4070}}}, {15'd0}}}, {select_ln1073_9_reg_4065}}}, {15'd0}}}, {select_ln1073_8_reg_4060}}}, {15'd0}}}, {select_ln1073_7_reg_4055}}}, {15'd0}}}, {select_ln1073_6_reg_4050}}}, {15'd0}}}, {select_ln1073_5_reg_4045}}}, {47'd0}}}, {select_ln1073_4_reg_4040}}}, {15'd0}}}, {select_ln1073_3_reg_4035}}}, {15'd0}}}, {select_ln1073_2_reg_4030}}}, {15'd0}}}, {select_ln1073_1_reg_4025}}}, {15'd0}}}, {select_ln1073_reg_4020}};

assign tmp_80_fu_2418_p3 = add_ln886_47_fu_2412_p2[32'd16];

assign tmp_81_fu_2495_p3 = add_ln886_48_fu_2489_p2[32'd16];

assign tmp_82_fu_2579_p3 = add_ln886_49_fu_2573_p2[32'd16];

assign tmp_83_fu_2656_p3 = add_ln886_50_fu_2650_p2[32'd16];

assign tmp_84_fu_2740_p3 = add_ln886_51_fu_2734_p2[32'd16];

assign tmp_85_fu_2817_p3 = add_ln886_52_fu_2811_p2[32'd16];

assign tmp_86_fu_2901_p3 = add_ln886_53_fu_2895_p2[32'd16];

assign tmp_87_fu_2978_p3 = add_ln886_54_fu_2972_p2[32'd16];

assign tmp_88_fu_3062_p3 = add_ln886_55_fu_3056_p2[32'd16];

assign tmp_89_fu_3139_p3 = add_ln886_56_fu_3133_p2[32'd16];

assign tmp_90_fu_3223_p3 = add_ln886_57_fu_3217_p2[32'd16];

assign tmp_91_fu_3300_p3 = add_ln886_58_fu_3294_p2[32'd16];

assign tmp_fu_1027_p3 = add_ln886_fu_1021_p2[32'd16];

assign tmp_i154_i_fu_1064_p4 = {{dataStreamBuffer0_read_reg_3899[31:24]}};

assign tmp_i157_i_fu_1141_p4 = {{dataStreamBuffer0_read_reg_3899[47:40]}};

assign tmp_i160_i_fu_1234_p4 = {{dataStreamBuffer0_read_reg_3899[63:56]}};

assign tmp_i163_i_fu_1311_p4 = {{dataStreamBuffer0_read_reg_3899[79:72]}};

assign tmp_i166_i_fu_1395_p4 = {{dataStreamBuffer0_read_reg_3899[111:104]}};

assign tmp_i169_i_fu_1488_p4 = {{dataStreamBuffer0_read_reg_3899[127:120]}};

assign tmp_i172_i_fu_1565_p4 = {{dataStreamBuffer0_read_reg_3899[143:136]}};

assign tmp_i175_i_fu_1649_p4 = {{dataStreamBuffer0_read_reg_3899[159:152]}};

assign tmp_i178_i_fu_1726_p4 = {{dataStreamBuffer0_read_reg_3899[175:168]}};

assign tmp_i181_i_fu_1810_p4 = {{dataStreamBuffer0_read_reg_3899[191:184]}};

assign tmp_i184_i_fu_1887_p4 = {{dataStreamBuffer0_read_reg_3899[207:200]}};

assign tmp_i187_i_fu_1971_p4 = {{dataStreamBuffer0_read_reg_3899[223:216]}};

assign tmp_i190_i_fu_2048_p4 = {{dataStreamBuffer0_read_reg_3899[239:232]}};

assign tmp_i193_i_fu_2133_p4 = {{dataStreamBuffer0_read_reg_3899[255:248]}};

assign tmp_i196_i_fu_2210_p4 = {{dataStreamBuffer0_read_reg_3899[271:264]}};

assign tmp_i199_i_fu_2294_p4 = {{dataStreamBuffer0_read_reg_3899[287:280]}};

assign tmp_i202_i_fu_2371_p4 = {{dataStreamBuffer0_read_reg_3899[303:296]}};

assign tmp_i205_i_fu_2455_p4 = {{dataStreamBuffer0_read_reg_3899[319:312]}};

assign tmp_i208_i_fu_2532_p4 = {{dataStreamBuffer0_read_reg_3899[335:328]}};

assign tmp_i211_i_fu_2616_p4 = {{dataStreamBuffer0_read_reg_3899[351:344]}};

assign tmp_i214_i_fu_2693_p4 = {{dataStreamBuffer0_read_reg_3899[367:360]}};

assign tmp_i217_i_fu_2777_p4 = {{dataStreamBuffer0_read_reg_3899[383:376]}};

assign tmp_i220_i_fu_2854_p4 = {{dataStreamBuffer0_read_reg_3899[399:392]}};

assign tmp_i223_i_fu_2938_p4 = {{dataStreamBuffer0_read_reg_3899[415:408]}};

assign tmp_i226_i_fu_3015_p4 = {{dataStreamBuffer0_read_reg_3899[431:424]}};

assign tmp_i229_i_fu_3099_p4 = {{dataStreamBuffer0_read_reg_3899[447:440]}};

assign tmp_i232_i_fu_3176_p4 = {{dataStreamBuffer0_read_reg_3899[463:456]}};

assign tmp_i235_i_fu_3260_p4 = {{dataStreamBuffer0_read_reg_3899[479:472]}};

assign tmp_i_i_fu_986_p4 = {{dataStreamBuffer0_read_reg_3899[15:8]}};

assign tmp_i_nbreadreq_fu_376_p3 = dataStreamBuffer0_empty_n;

assign trunc_ln674_1_fu_995_p1 = dataStreamBuffer0_read_reg_3899[7:0];

assign trunc_ln674_fu_983_p1 = dataStreamBuffer0_read_reg_3899[3:0];

assign trunc_ln886_10_fu_1763_p1 = cics_ip_sums_sum_V_10[15:0];

assign trunc_ln886_11_fu_1840_p1 = cics_ip_sums_sum_V_11[15:0];

assign trunc_ln886_12_fu_1924_p1 = cics_ip_sums_sum_V_12[15:0];

assign trunc_ln886_13_fu_2001_p1 = cics_ip_sums_sum_V_13[15:0];

assign trunc_ln886_14_fu_2086_p1 = cics_ip_sums_sum_V_14[15:0];

assign trunc_ln886_15_fu_2163_p1 = cics_ip_sums_sum_V_15[15:0];

assign trunc_ln886_16_fu_2247_p1 = cics_ip_sums_sum_V_16[15:0];

assign trunc_ln886_17_fu_2324_p1 = cics_ip_sums_sum_V_17[15:0];

assign trunc_ln886_18_fu_2408_p1 = cics_ip_sums_sum_V_18[15:0];

assign trunc_ln886_19_fu_2485_p1 = cics_ip_sums_sum_V_19[15:0];

assign trunc_ln886_20_fu_2569_p1 = cics_ip_sums_sum_V_20[15:0];

assign trunc_ln886_21_fu_2646_p1 = cics_ip_sums_sum_V_21[15:0];

assign trunc_ln886_22_fu_2730_p1 = cics_ip_sums_sum_V_22[15:0];

assign trunc_ln886_23_fu_2807_p1 = cics_ip_sums_sum_V_23[15:0];

assign trunc_ln886_24_fu_2891_p1 = cics_ip_sums_sum_V_24[15:0];

assign trunc_ln886_25_fu_2968_p1 = cics_ip_sums_sum_V_25[15:0];

assign trunc_ln886_26_fu_3052_p1 = cics_ip_sums_sum_V_26[15:0];

assign trunc_ln886_27_fu_3129_p1 = cics_ip_sums_sum_V_27[15:0];

assign trunc_ln886_28_fu_3213_p1 = cics_ip_sums_sum_V_28[15:0];

assign trunc_ln886_29_fu_3290_p1 = cics_ip_sums_sum_V_29[15:0];

assign trunc_ln886_2_fu_1094_p1 = cics_ip_sums_sum_V_1[15:0];

assign trunc_ln886_3_fu_1187_p1 = cics_ip_sums_sum_V_2[15:0];

assign trunc_ln886_4_fu_1264_p1 = cics_ip_sums_sum_V_3[15:0];

assign trunc_ln886_5_fu_1348_p1 = cics_ip_sums_sum_V_4[15:0];

assign trunc_ln886_6_fu_1441_p1 = cics_ip_sums_sum_V_6[15:0];

assign trunc_ln886_7_fu_1518_p1 = cics_ip_sums_sum_V_7[15:0];

assign trunc_ln886_8_fu_1602_p1 = cics_ip_sums_sum_V_8[15:0];

assign trunc_ln886_9_fu_1679_p1 = cics_ip_sums_sum_V_9[15:0];

assign trunc_ln886_fu_1017_p1 = cics_ip_sums_sum_V_0[15:0];

assign zext_ln1715_32_fu_1112_p1 = tmp_61_fu_1104_p3;

assign zext_ln1715_33_fu_1205_p1 = tmp_63_fu_1197_p3;

assign zext_ln1715_34_fu_1282_p1 = tmp_64_fu_1274_p3;

assign zext_ln1715_35_fu_1366_p1 = tmp_65_fu_1358_p3;

assign zext_ln1715_36_fu_1459_p1 = tmp_67_fu_1451_p3;

assign zext_ln1715_37_fu_1536_p1 = tmp_68_fu_1528_p3;

assign zext_ln1715_38_fu_1620_p1 = tmp_69_fu_1612_p3;

assign zext_ln1715_39_fu_1697_p1 = tmp_70_fu_1689_p3;

assign zext_ln1715_40_fu_1781_p1 = tmp_71_fu_1773_p3;

assign zext_ln1715_41_fu_1858_p1 = tmp_72_fu_1850_p3;

assign zext_ln1715_42_fu_1942_p1 = tmp_73_fu_1934_p3;

assign zext_ln1715_43_fu_2019_p1 = tmp_74_fu_2011_p3;

assign zext_ln1715_44_fu_2104_p1 = tmp_76_fu_2096_p3;

assign zext_ln1715_45_fu_2181_p1 = tmp_77_fu_2173_p3;

assign zext_ln1715_46_fu_2265_p1 = tmp_78_fu_2257_p3;

assign zext_ln1715_47_fu_2342_p1 = tmp_79_fu_2334_p3;

assign zext_ln1715_48_fu_2426_p1 = tmp_80_fu_2418_p3;

assign zext_ln1715_49_fu_2503_p1 = tmp_81_fu_2495_p3;

assign zext_ln1715_50_fu_2587_p1 = tmp_82_fu_2579_p3;

assign zext_ln1715_51_fu_2664_p1 = tmp_83_fu_2656_p3;

assign zext_ln1715_52_fu_2748_p1 = tmp_84_fu_2740_p3;

assign zext_ln1715_53_fu_2825_p1 = tmp_85_fu_2817_p3;

assign zext_ln1715_54_fu_2909_p1 = tmp_86_fu_2901_p3;

assign zext_ln1715_55_fu_2986_p1 = tmp_87_fu_2978_p3;

assign zext_ln1715_56_fu_3070_p1 = tmp_88_fu_3062_p3;

assign zext_ln1715_57_fu_3147_p1 = tmp_89_fu_3139_p3;

assign zext_ln1715_58_fu_3231_p1 = tmp_90_fu_3223_p3;

assign zext_ln1715_59_fu_3308_p1 = tmp_91_fu_3300_p3;

assign zext_ln1715_fu_1035_p1 = tmp_fu_1027_p3;

assign zext_ln507_10_fu_1874_p1 = add_ln232_60_fu_1868_p2;

assign zext_ln507_11_fu_1958_p1 = add_ln232_61_fu_1952_p2;

assign zext_ln507_12_fu_2035_p1 = add_ln232_62_fu_2029_p2;

assign zext_ln507_13_fu_2120_p1 = add_ln232_63_fu_2114_p2;

assign zext_ln507_14_fu_2197_p1 = add_ln232_64_fu_2191_p2;

assign zext_ln507_15_fu_2281_p1 = add_ln232_65_fu_2275_p2;

assign zext_ln507_16_fu_2358_p1 = add_ln232_66_fu_2352_p2;

assign zext_ln507_17_fu_2442_p1 = add_ln232_67_fu_2436_p2;

assign zext_ln507_18_fu_2519_p1 = add_ln232_68_fu_2513_p2;

assign zext_ln507_19_fu_2603_p1 = add_ln232_69_fu_2597_p2;

assign zext_ln507_1_fu_1128_p1 = add_ln232_51_fu_1122_p2;

assign zext_ln507_20_fu_2680_p1 = add_ln232_70_fu_2674_p2;

assign zext_ln507_21_fu_2764_p1 = add_ln232_71_fu_2758_p2;

assign zext_ln507_22_fu_2841_p1 = add_ln232_72_fu_2835_p2;

assign zext_ln507_23_fu_2925_p1 = add_ln232_73_fu_2919_p2;

assign zext_ln507_24_fu_3002_p1 = add_ln232_74_fu_2996_p2;

assign zext_ln507_25_fu_3086_p1 = add_ln232_75_fu_3080_p2;

assign zext_ln507_26_fu_3163_p1 = add_ln232_76_fu_3157_p2;

assign zext_ln507_27_fu_3247_p1 = add_ln232_77_fu_3241_p2;

assign zext_ln507_28_fu_3324_p1 = add_ln232_78_fu_3318_p2;

assign zext_ln507_2_fu_1221_p1 = add_ln232_52_fu_1215_p2;

assign zext_ln507_3_fu_1298_p1 = add_ln232_53_fu_1292_p2;

assign zext_ln507_4_fu_1382_p1 = add_ln232_54_fu_1376_p2;

assign zext_ln507_5_fu_1475_p1 = add_ln232_55_fu_1469_p2;

assign zext_ln507_6_fu_1552_p1 = add_ln232_56_fu_1546_p2;

assign zext_ln507_7_fu_1636_p1 = add_ln232_57_fu_1630_p2;

assign zext_ln507_8_fu_1713_p1 = add_ln232_58_fu_1707_p2;

assign zext_ln507_9_fu_1797_p1 = add_ln232_59_fu_1791_p2;

assign zext_ln507_fu_1051_p1 = add_ln232_fu_1045_p2;

assign zext_ln886_29_fu_1090_p1 = p_Result_4_fu_1082_p3;

assign zext_ln886_30_fu_1183_p1 = p_Result_5_fu_1159_p3;

assign zext_ln886_31_fu_1260_p1 = p_Result_6_fu_1252_p3;

assign zext_ln886_32_fu_1344_p1 = p_Result_7_fu_1329_p3;

assign zext_ln886_33_fu_1437_p1 = p_Result_8_fu_1413_p3;

assign zext_ln886_34_fu_1514_p1 = p_Result_9_fu_1506_p3;

assign zext_ln886_35_fu_1598_p1 = p_Result_10_fu_1583_p3;

assign zext_ln886_36_fu_1675_p1 = p_Result_11_fu_1667_p3;

assign zext_ln886_37_fu_1759_p1 = p_Result_12_fu_1744_p3;

assign zext_ln886_38_fu_1836_p1 = p_Result_13_fu_1828_p3;

assign zext_ln886_39_fu_1920_p1 = p_Result_14_fu_1905_p3;

assign zext_ln886_40_fu_1997_p1 = p_Result_15_fu_1989_p3;

assign zext_ln886_41_fu_2082_p1 = p_Result_16_fu_2066_p3;

assign zext_ln886_42_fu_2159_p1 = p_Result_17_fu_2151_p3;

assign zext_ln886_43_fu_2243_p1 = p_Result_18_fu_2228_p3;

assign zext_ln886_44_fu_2320_p1 = p_Result_19_fu_2312_p3;

assign zext_ln886_45_fu_2404_p1 = p_Result_20_fu_2389_p3;

assign zext_ln886_46_fu_2481_p1 = p_Result_21_fu_2473_p3;

assign zext_ln886_47_fu_2565_p1 = p_Result_22_fu_2550_p3;

assign zext_ln886_48_fu_2642_p1 = p_Result_23_fu_2634_p3;

assign zext_ln886_49_fu_2726_p1 = p_Result_24_fu_2711_p3;

assign zext_ln886_50_fu_2803_p1 = p_Result_25_fu_2795_p3;

assign zext_ln886_51_fu_2887_p1 = p_Result_26_fu_2872_p3;

assign zext_ln886_52_fu_2964_p1 = p_Result_27_fu_2956_p3;

assign zext_ln886_53_fu_3048_p1 = p_Result_28_fu_3033_p3;

assign zext_ln886_54_fu_3125_p1 = p_Result_29_fu_3117_p3;

assign zext_ln886_55_fu_3209_p1 = p_Result_30_fu_3194_p3;

assign zext_ln886_56_fu_3286_p1 = p_Result_31_fu_3278_p3;

assign zext_ln886_fu_1013_p1 = p_Result_s_fu_998_p3;

endmodule //mac_ip_encode_top_mac_compute_ipv4_checksum
