Title,Authors,Platform,Cited_url,Cited_count,Year
Stretchable and highly sensitive graphene-on-polymer strain sensors,"X Li, R Zhang, W Yu, K Wang, J Wei, D Wu, A Cao, Z Li, Y Cheng, ...","Scientific reports 2, 870",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3585315685596955542,401,2012
Ultra-sensitive graphene strain sensor for sound signal acquisition and recognition,"Y Wang, T Yang, J Lao, R Zhang, Y Zhang, M Zhu, X Li, X Zang, K Wang, ...","Nano Research 8 (5), 1627-1636",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8606823635213662489,79,2015
Fast capacitance extraction of actual 3-D VLSI interconnects using quasi-multiple medium accelerated BEM,"W Yu, Z Wang, J Gu","IEEE Transactions on Microwave Theory and Techniques 51 (1), 109-119",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2393791850187540800,72,2003
RWCap: A floating random walk solver for 3-D capacitance extraction of very-large-scale integration interconnects,"W Yu, H Zhuang, C Zhang, G Hu, Z Liu",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5175802019615547378,68,2013
Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain,"W Yu, Z Wang","Microwave Theory and Techniques, IEEE Transactions on 52 (2), 560-566",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3163578028599090194,52,2004
Efficient 3-D extraction of interconnect capacitance considering floating metal fills with boundary element method,"W Yu, M Zhang, Z Wang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14376725448263381532,46,2005
Hierarchical block boundary-element method (HBBEM): a fast field solver for 3-D capacitance extraction,"T Lu, Z Wang, W Yu","IEEE transactions on microwave theory and techniques 52 (1), 10-19",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=871854974948451947,44,2004
Efficient space management techniques for large-scale interconnect capacitance extraction with floating random walks,"C Zhang, W Yu",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3551438279565172150,39,2013
Efficient and accurate eye diagram prediction for high speed signaling,"R Shi, W Yu, Y Zhu, CK Cheng, ES Kuh","2008 IEEE/ACM International Conference on Computer-Aided Design, 655-661",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=19747437667550812,38,2008
Efficient thermal via planning approach and its application in 3-D floorplanning,"Z Li, X Hong, Q Zhou, S Zeng, J Bian, W Yu, HH Yang, V Pitchumani, ...",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14668938057694558230,35,2007
The distance measure for line spectrum pairs applied to speech recognition,"F Zheng, Z Song, L Li, W Yu, F Zheng, W Wu",Fifth International Conference on Spoken Language Processing,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11254797771744421118,31,1998
An efficient method for chip-level statistical capacitance extraction considering process variations with spatial correlation,"W Zhang, W Yu, Z Wang, Z Yu, R Jiang, J Xiong","2008 Design, Automation and Test in Europe, 580-585",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13953300416635899934,30,2008
Variational capacitance extraction of on-chip interconnects based on continuous surface model,"W Yu, C Hu, W Zhang","Proceedings of the 46th Annual Design Automation Conference, 758-763",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7663345435249887781,28,2009
Reliability aware through silicon via planning for 3D stacked ICs,"A Shayan, X Hu, H Peng, CK Cheng, W Yu, M Popovich, T Toms, X Chen","Proceedings of the Conference on Design, Automation and Test in Europe, 288-291",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17415638704731421883,28,2009
Fast floating random walk algorithm for multi-dielectric capacitance extraction with numerical characterization of Green’s functions,"H Zhuang, W Yu, G Hu, Z Liu, Z Ye",Proceedings of the Asia South Pacific design automation conference (ASP-DAC …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9846997791190804614,26,2012
Preconditioned multi-zone boundary element analysis for fast 3D electric simulation,"W Yu, Z Wang, X Hong","Engineering analysis with boundary elements 28 (9), 1035-1044",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14858349740767540035,26,2004
Advanced field-solver techniques for RC extraction of integrated circuits,"W Yu, X Wang",Springer,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17447197188544627233,17254875706352398658,17089289786555895589,16259230118623442226,12570084581326488344,11473072230714948478,6279013819186672164,4557026454860778168,4487031726759478855,3571113987488524201,854620120046081057",23,2014
Efficient statistical capacitance extraction of nanometer interconnects considering the on-chip line edge roughness,"W Yu, Q Zhang, Z Ye, Z Luo","Microelectronics Reliability 52 (4), 704-710",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5840184631402505599,23,2012
Efficient techniques for the capacitance extraction of chip-scale VLSI interconnects using floating random walk algorithm,"C Zhang, W Yu","2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), 756-761",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13011123794595742818,22,2014
Improved boundary element method for fast 3-D interconnect resistance extraction,"X Wang, D Liu, W Yu, Z Wang","IEICE transactions on electronics 88 (2), 232-240",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7403496511676001320,22,2005
Fast random walk based capacitance extraction for the 3-D IC structures with cylindrical inter-tier-vias,"C Zhang, W Yu, Q Wang, Y Shi",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1486594451777752162,2078984832738527688",21,2015
GPU-friendly floating random walk algorithm for capacitance extraction of VLSI interconnects,"K Zhai, W Yu, H Zhuang","Proceedings of the Conference on Design, Automation and Test in Europe, 1661 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8748604037349317145,21,2013
Variational capacitance extraction and modeling based on orthogonal polynomial method,"R Shen, SXD Tan, J Cui, W Yu, Y Cai, GS Chen",IEEE transactions on very large scale integration (VLSI) systems 18 (11 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7030426464870274737,21,2009
A parasitic extraction method of VLSI interconnects for pre-route timing analysis,"W Gong, W Yu, Y Lü, Q Tang, Q Zhou, Y Cai","2010 International Conference on Communications, Circuits and Systems …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12981540406461202515,20,2010
Efficient direct boundary element method for resistance extraction of substrate with arbitrary doping profile,"X Wang, W Yu, Z Wang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2564126260772345723,1630658888912337273",20,2006
Efficient randomized algorithms for the fixed-precision low-rank matrix approximation,"W Yu, Y Gu, Y Li","SIAM Journal on Matrix Analysis and Applications 39 (3), 1339-1359","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10298470918219934430,5376459548973948801",19,2018
Accelerated floating random walk algorithm for the electrostatic computation with 3-D rectilinear-shaped conductors,"W Yu, K Zhai, H Zhuang, J Chen","Simulation Modelling Practice and Theory 34, 20-36",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15154902994793806156,19,2013
Demand-side management of domestic electric water heaters using approximate dynamic programming,"K Al-Jabery, Z Xu, W Yu, DC Wunsch, J Xiong, Y Shi",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4355182005336025181,18,2016
三维 VLSI 互连寄生电容提取的研究进展,喻文健， 王泽毅,"计算机辅助设计与图形学学报 15 (001), 21-28","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5173814585075528925,4451344718368560208",18,2003
A rank revealing randomized singular value decomposition (r3svd) algorithm for low-rank matrix approximations,"H Ji, W Yu, Y Li",arXiv preprint arXiv:1605.08134,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10761530810135250962,16,2016
Efficient extraction of frequency-dependent substrate parasitics using direct boundary element method,"W Yu, X Wang, Z Ye, Z Wang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5977480568631260477,16,2008
Efficient 3-d capacitance extraction considering lossy substrate with multilayered green's function,"Z Ye, W Yu, Z Yu","IEEE transactions on microwave theory and techniques 54 (5), 2128-2137",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14864698833360624870,16,2006
Capacitance extraction,"W Yu, Z Wang",Encyclopedia of RF and Microwave Engineering,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6833743213751104735,16,2005
一种可适应复杂互连电容结构的边界元形体处理方法,喻文健， 王泽毅， 王玉刚， 陆涛涛， 陈瑞明,"半导体学报 25 (2), 214-220","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7788798974412943639,11233039387884250682,4604480250020196689",16,2004
A fast quasi-multiple medium method for 3-D BEM calculation of parasitic capacitance,"W Yu, Z Wang","Computers & Mathematics with Applications 45 (12), 1883-1894",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2257448866952290974,16,2003
Single-pass PCA of large high-dimensional data,"W Yu, Y Gu, J Li, S Liu, Y Li",arXiv preprint arXiv:1704.07669,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15289060217445105433,15,2017
Mobility enhances cooperation in the presence of decision-making mistakes on complex networks,W Yu,"Physical Review E 83 (2), 026105",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2315719964460776152,15,2011
Efficient floating random walk algorithm for interconnect capacitance extraction considering multiple dielectrics,"G Hu, W Yu, H Zhuang, S Zeng","2011 9th IEEE International Conference on ASIC, 834-837",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6980832497289270211,14,2011
Accurate eye diagram prediction based on step response and its application to low-power equalizer design,"W Yu, R Shi, CK Cheng","IEICE transactions on electronics 92 (4), 444-452",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3365928402479397884,14,2009
MATLAB 数值计算,喻文健,北京: 机械工业出版社,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5259249837914122358,5734872559780969283",14,2007
Parallel statistical capacitance extraction of on-chip interconnects with an improved geometric variation model,"W Yu, C Hu, W Zhang",Proceedings of the 16th Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=659448637063397125,13,2011
Variational capacitance modeling using orthogonal polynomial method,"J Cui, G Chen, R Shen, S Tan, W Yu, J Tong","Proceedings of the 18th ACM Great Lakes symposium on VLSI, 23-28",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5203413240058538879,13,2008
A new boundary element method for accurate modeling of lossy substrates with arbitrary doping profiles,"X Wang, W Yu, Z Wang",Proceedings of the 2006 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4907831940450871802,13,2006
Low power passive equalizer design for computer memory links,"L Zhang, W Yu, Y Zhang, R Wang, A Deutsch, GA Katopis, DM Dreps, ...","2008 16th IEEE Symposium on High Performance Interconnects, 51-56",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2278214590055480454,12,2008
A fast implementation of singular value thresholding algorithm using recycling rank revealing randomized singular value decomposition,"Y Li, W Yu",arXiv preprint arXiv:1704.05528,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12389680029726981137,11,2017
Simulation algorithms with exponential integration for time-domain analysis of large-scale power delivery networks,"H Zhuang, W Yu, SH Weng, I Kang, JH Lin, X Zhang, R Coutts, CK Cheng",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17276995640650535878,11,2016
The 2‐D boundary element techniques for capacitance extraction of nanometer VLSI interconnects,"K Zhai, W Yu","International Journal of Numerical Modelling: Electronic Networks, Devices …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2920485133569132419,11,2014
Parallel thermal analysis of 3-D integrated circuits with liquid cooling on CPU-GPU platforms,"XX Liu, K Zhai, Z Liu, K He, SXD Tan, W Yu","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (3), 575-579",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15715019267721037586,11,2014
Low power passive equalizer optimization using tritonic step response,"L Zhang, W Yu, H Zhu, A Deutsch, GA Katopis, DM Dreps, E Kuh, ...","Proceedings of the 45th annual Design Automation Conference, 570-573",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5365322208606433167,11,2008
Improved 3-D hierarchical interconnect capacitance extraction for the analog integrated circuit,"W Yu, L Li, Z Wang, X Hong","2004 International Conference on Communications, Circuits and Systems (IEEE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10709205377211542685,11,2004
An incremental boundary element method for the variation-aware library-building procedure of capacitance extraction,"W Yu, L Zhang, X Wang, Z Wang",2006 8th International Conference on Solid-State and Integrated Circuit …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16871034085224269148,10,2006
Analytical-BEM coupling method for fast 3-D interconnect resistance extraction,"X Wang, W Yu, Z Wang","Frontiers of Electrical and Electronic Engineering in China 1 (2), 239-243",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15650937490409575577,10,2006
Fast extraction of 3-D interconnect resistance: numerical-analytical coupling method,"X Wang, W Yu, D Liu, Z Wang","Proc. 5th International Conference on ASIC 1, 315-318",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=91479682442848251,10,2003
Fast 3-D thermal simulation for integrated circuits with domain decomposition method,"W Yu, T Zhang, X Yuan, H Qian",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15150564875465910958,9,2013
Game theoretical interactions of moving agents,"W Yu, D Helbing","Simulating Complex Systems by Cellular Automata, 219-239",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3955077103853851651,9,2010
Efficient power network analysis considering multidomain clock gating,"W Zhang, W Yu, X Hu, L Zhang, R Shi, H Peng, Z Zhu, L Chua-Eoan, ...",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17126603303793198379,9,2009
Accelerating the 3D elastic wave forward modeling on GPU and MIC,"Y You, H Fu, X Huang, G Song, L Gan, W Yu, G Yang",2013 IEEE International Symposium on Parallel & Distributed Processing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4207134137535321919,8,2013
The emergence of homogeneous norms in heterogeneous populations,"D Helbing, W Yu, KD Opp, H Rauhut","American Journal of Sociology, submitted",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7051756878416160764,8,2010
Wenjian Yu. A fast quasi2multiple medium algorithm for 32D interconnect capacitance calculation,Z Wang,"Proceedings of IFIP 16th World Computer Congress, 223-230",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15764899874914849387,8,2000
Computing low-rank approximations of large-scale matrices with the Tensor Network randomized SVD,"K Batselier, W Yu, L Daniel, N Wong","SIAM Journal on Matrix Analysis and Applications 39 (3), 1221-1244",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4163956464511654427,7,2018
Fast and Accurate Tensor Completion with Total Variation Regularized Tensor Trains,"CY Ko, K Batselier, W Yu, N Wong",arXiv preprint arXiv:1804.06128,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6917374337773071005,13164513823457686945",7,2018
On-chip power network optimization with decoupling capacitors and controlled-ESRs,"W Zhang, L Zhang, A Shayan, W Yu, X Hu, Z Zhu, E Engin, CK Cheng",Proceedings of the 2010 Asia and South Pacific Design Automation Conference …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=196124747660262977,3352009376411018038",7,2010
Fast multi‐frequency extraction of 3D impedance based on boundary element method,"W Yu, C Yan, Z Wang","Microwave and Optical Technology Letters 50 (8), 2191-2197",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16458694454851043387,7,2008
A parallel random walk solver for the capacitance calculation problem in touchscreen design,"Z Xu, W Yu, C Zhang, B Zhang, M Lu, M Mascagni","2016 International Great Lakes Symposium on VLSI (GLSVLSI), 99-104",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9597354433221302594,6,2016
Improved pre‐characterization method for the random walk based capacitance extraction of multi‐dielectric VLSI interconnects,"B Zhang, W Yu, C Zhang","International Journal of Numerical Modelling: Electronic Networks, Devices …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=683212493762689411,6,2016
An algorithmic framework for efficient large-scale circuit simulation using exponential integrators,"H Zhuang, W Yu, I Kang, X Wang, CK Cheng","2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17879218616333297740,6,2015
Analysis and Optimization of Low-Power Passive Equalizers for CPU–Memory Links,"L Zhang, W Yu, Y Zhang, R Wang, A Deutsch, GA Katopis, DM Dreps, ...","IEEE Transactions on Components, Packaging and Manufacturing Technology 1 (9 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7401435435621023455,6,2011
Parallel flow to analyze the impact of the voltage regulator model in nanoscale power distribution network,"A Shayan, X Hu, H Peng, W Yu, W Zhang, CK Cheng, M Popovich, ...","2009 10th International Symposium on Quality Electronic Design, 576-581",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4235227108021240456,6,2009
Noise minimization during power-up stage for a multi-domain power network,"W Zhang, Y Zhu, W Yu, A Shayan, R Wang, Z Zhu, CK Cheng","2009 Asia and South Pacific Design Automation Conference, 391-396",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5225635708393493270,6,2009
An efficient algorithm for 3-D reluctance extraction considering high frequency effect,"M Zhang, W Yu, Y Du, Z Wang",Proceedings of the 2006 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2133261916584032162,6,2006
基于 K 参数思想的快速三维互连电感电阻提取算法,魏洪川， 喻文健， 杨柳， 王泽毅,"电子学报 33 (8), 1365-1369","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1611128866627313260,6780877234101825422",6,2005
Floating Random Walk-Based Capacitance Extraction for General Non-Manhattan Conductor Structures,"Z Xu, C Zhang, W Yu",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=257720639073590680,5,2016
Utilizing macromodels in floating random walk based capacitance extraction,"W Yu, B Zhang, C Zhang, H Wang, L Daniel","2016 Design, Automation & Test in Europe Conference & Exhibition (DATE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12436956000982054750,5,2016
RWCap2: Advanced floating random walk solver for the capacitance extraction of VLSI interconnects,W Yu,"2013 IEEE 10th International Conference on ASIC, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10624622513624064555,5,2013
数值分析与算法,喻文健,北京: 清华大学出版社,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17259773946677120738,5,2012
Predicting the worst-case voltage violation in a 3D power network,"W Zhang, W Yu, X Hu, A Shayan, A Engin, CK Cheng",Proceedings of the 11th international workshop on System level interconnect …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15815731411995136475,5,2009
Efficient partial reluctance extraction for large-scale regular power grid structures,"S Zeng, W Yu, J Shi, X Hong, CK Cheng","IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16180760889769852739,5,2009
Clock skew analysis via vector fitting in frequency domain,"L Zhang, W Yu, H Zhu, W Zhang, CK Cheng","9th International Symposium on Quality Electronic Design (isqed 2008), 476-479",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2092143106142680487,5,2008
三维多介质电容计算的有效方程组织方法,喻文健， 王泽毅,"清华大学学报: 自然科学版 42 (1), 72-75","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5567119921706488096,17069511467065698001",5,2002
保形 (Conformal) 结构互连电容的 BEM 模拟,陆涛涛， 喻文健， 王泽毅,"计算机辅助设计与图形学学报 13 (008), 684-689",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5869753846579489215,5,2001
An efficient quasi-multiple medium algorithm fo the capacitance extraction of actual 3-D VLSI interconnects,"W Yu, Z Wang",Proceedings of the 2001 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17422509036685060272,5,2001
Red Hat Linux 6,陆涛涛， 侯文婷， 喻文健,X 入门与提高,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4044443174011377262,5,2000
Floating Random Walk-Based Capacitance Simulation Considering General Floating Metals,"W Yu, Z Xu, B Li, C Zhuo",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10613658884898238122,4,2017
A 3-D parasitic extraction flow for the modeling and timing analysis of FinFET structures,"K Zhai, Q Zhang, L Li, W Yu","2013 International Conference on Communications, Circuits and Systems …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2729236689737683309,4,2013
Finding the worst voltage violation in multi-domain clock gated power network,"W Zhang, Y Zhu, W Yu, L Zhang, R Shi, H Peng, Z Zhu, L Chua-Eoan, ...","Proceedings of the conference on Design, automation and test in Europe, 537-540",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9868961638726919154,4,2008
超大规模集成电路互连线分析与综合,喻文健， 徐宁,北京: 清华大学出版社,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4126698723467658739,4,2008
工艺参数变动下的三维互连电容快速模式建库方法,张雷， 王习仁， 喻文健， 王泽毅,"计算机辅助设计与图形学学报 18 (012), 1837-1843",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11645095790488299153,4,2006
Substrate resistance extraction with direct boundary element method,"X Wang, W Yu, Z Wang",Proceedings of the 2005 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12268768868860919264,4,2005
Organizing and storing of discretized BEM equations in 3D multi-dielectric parasitic capacitance extraction,"W Yu, Z Wang",ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14046633674212730036,4,2001
Fast Randomized PCA for Sparse Data,"X Feng, Y Xie, M Song, W Yu, J Tang",arXiv preprint arXiv:1810.06825,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10705159817345003322,3,2018
基于两重快速傅里叶变换的三维芯片热仿真,章涛， 袁小龙， 喻文健,"计算机辅助设计与图形学学报 24 (8), 1012-1019",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3895740303407182104,3,2012
Numerical characterization of multi-dielectric green's function for floating random walk based capacitance extraction,"H Zhuang, W Yu, G Hu, Z Ye","2011 9th IEEE International Conference on ASIC, 333-336",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14767276997929940817,3,2011
Efficient techniques for 3-D impedance extraction using mixed boundary element method,"F Gong, W Yu, Z Wang, Z Yu, C Yan",Proceedings of the 2008 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2672911735881173715,3,2008
A mixed surface integral formulation for frequency-dependent inductance calculation of 3D interconnects,"W Yu, C Yan, Z Wang","Engineering analysis with boundary elements 31 (10), 812-818",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16975064360634330645,3,2007
A mixed boundary element method for extracting frequency-dependent inductances of 3D interconnects,"C Yan, W Yu, Z Wang","7th International Symposium on Quality Electronic Design (ISQED'06), 6 pp.-716",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4111534769796335924,3,2006
An efficient algorithm for 3-d interconnect capacitance extraction considering the floating dummy-fills,"W Yu, M Zhang, Z Wang",Proceedings. 7th International Conference on Solid-State and Integrated …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13855360289398737200,3,2004
Faster Matrix Completion Using Randomized SVD,"X Feng, W Yu, Y Li",2018 IEEE 30th International Conference on Tools with Artificial …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13609561518375823441,2,2018
A Unified Approximation Framework for Non-Linear Deep Neural Networks,"Y Ma, R Chen, W Li, F Shang, W Yu, M Cho, B Yu",arXiv preprint arXiv:1807.10119,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5021018785184087860,2,2018
A distributed parallel random walk algorithm for large-scale capacitance extraction and simulation,"M Song, Z Xu, W Xue, W Yu","Proceedings of the 2018 on Great Lakes Symposium on VLSI, 189-194",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5162050455222586060,2,2018
Applications of Monte Carlo method to 3-D capacitance calculation and large matrix decomposition,W Yu,2016 13th IEEE International Conference on Solid-State and Integrated …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14902815824862280991,2,2016
An efficient method for comprehensive modeling and parasitic extraction of cylindrical through-silicon vias in 3D ICs,"Y Qiang, Y Zuochang, Y Wenjian","Journal of Semiconductors 36 (8), 085006","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3208489415609366890,12435947821472784603",2,2015
圆柱形硅通孔的二维解析电容模型,张青青， 喻文健， 骆祖莹,"计算机学报 37 (7), 1521-1527",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17615246202135648565,2,2014
Statistical extraction and modeling of inductance considering spatial correlation,"Z Hao, SXD Tan, E Tlelo-Cuautle, J Relles, C Hu, W Yu, Y Cai, G Shi","Analog Integrated Circuits and Signal Processing 73 (1), 3-11",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8465639324698360407,2,2012
Statistical extraction and modeling of 3-d inductance with spatial correlation,"J Relles, M Ngan, E Tlelo-Cuautle, SXD Tan, C Hu, W Yu, Y Cai","2010 XIth international workshop on symbolic and numerical methods, modeling …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2066894958237571297,2,2010
片级三维寄生电容的并行提取算法,郑蓝舟， 喻文健， 尹航， 王泽毅,"计算机辅助设计与图形学学报 20 (011), 1396-1402",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13256481260478919557,2,2008
Efficient frequency-dependent reluctance extraction for large-scale Power/Ground grid,"S Zeng, W Yu, F Gong, X Hong, J Shi, Z Wang, CK Cheng",2008 9th International Conference on Solid-State and Integrated-Circuit …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16774220019941818880,2,2008
Hierarchical H-Adaptive Computation of VLSI Interconnect Capacitance with QMM Acceleration,"W Zhang, W Yu, H Liu, Z Wang",2006 8th International Conference on Solid-State and Integrated Circuit …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18074193811889082651,2,2006
An efficient 3D reluctance extractor for on-chip interconnects,"S Zeng, W Yu, X Hong, Z Wang",2006 8th International Conference on Solid-State and Integrated Circuit …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5620692643969749537,2,2006
Application of the complete multiple reciprocity method for 3D impedance extraction with multiple frequency points,"C Yan, W Yu, Z Wang","Engineering analysis with boundary elements 30 (8), 640-649",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9164237444772344996,2,2006
Fast 3-D impedance extraction of VLSI interconnects based on the K element,"H Wei, W Yu, L Yang, Z Wang","Proceedings. 2005 International Conference on Communications, Circuits and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2431032925156550111,2,2005
三维互连电容提取中复杂形体的通用处理方法,王玉刚， 喻文健， 陆涛涛， 王泽毅,"计算机辅助设计与图形学学报 16 (12), 1625-1630",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7023359167616779659,2,2004
三维互连电阻解析与边界元耦合提取方法,王习仁， 喻文健， 王泽毅,"清华大学学报 (自然科学版) 44 (9), 1277","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8389262343249501730,1841150871213429172",2,2004
Revisiting Kac’s method: A Monte Carlo algorithm for solving the Telegrapher’s equations,"B Zhang, W Yu, M Mascagni","Mathematics and Computers in Simulation 156, 178-193",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1775990140061824849,1,2019
Fast Training and Model Compression of Gated RNNs via Singular Value Decomposition,"R Dai, L Li, W Yu","2018 International Joint Conference on Neural Networks (IJCNN), 1-7",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15118314904751924624,1,2018
基于随机奇异值分解的快速矩阵补全算法及其应用,冯栩， 李可欣， 喻文健， 黎耀航,"计算机辅助设计与图形学学报, 2343-2348",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6613780895992164907,1,2017
Efficient generation of 3-d capacitance macromodel based on finite difference method,"M Yang, W Yu",2017 International Applied Computational Electromagnetics Society Symposium …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6296597711978866634,1,2017
The application of boundary element method to the resistance calculation problem in designing flat panel displays,"W Yu, C Zhao, S Yang, T Lu","Journal of the Society for Information Display 24 (3), 177-186",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1024108955145921496,1,2016
A hybrid random walk algorithm for 3-D thermal analysis of integrated circuits,"Y Liang, W Yu, H Qian","2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), 849-854",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5079740579403489597,1,2014
面向液晶显示面板配线电阻计算的边界元/解析混合算法,杨思宇， 喻文健,"计算机辅助设计与图形学学报 25 (10), 1566-1573",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16117180646183323707,1,2013
Efficient Power Network Analysis with Modeling of Inductive Effects,"S Zeng, W Yu, X Hong, CK Cheng","IEICE transactions on fundamentals of electronics, communications and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11624951477253260268,1,2010
Efficient power network analysis with complete inductive modeling,"S Zeng, W Yu, W Zhang, J Wang, X Hong, CK Cheng","2009 10th International Symposium on Quality Electronic Design, 770-775",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1126365381665669867,1,2009
Analytical frequency-dependent model for transmission lines on RF-CMOS lossy substrates,"Z Ye, W Yu, Z Yu","Tsinghua Science & Technology 12 (6), 752-756",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13512385798228120650,1,2007
Monte carlo simulation of Cu-resistivity considering size-effects,"H Zhang, L Tian, W Yu, Z Yu","2007 7th International Conference on ASIC, 1146-1149",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5196677276756238528,1,2007
重叠组合法的芯片级三维寄生电容提取及其并行实现,尹航， 喻文健， 陆涛涛， 王泽毅,"计算机辅助设计与图形学学报 18 (2), 238-244",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6494713450188617055,1,2006
An improved direct boundary element method for substrate coupling resistance extraction,"X Wang, W Yu, Z Wang, X Hong","Proceedings of the 15th ACM Great Lakes symposium on VLSI, 84-87",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1149698215131425353,1,2005
三维互连全耦合电容矩阵的层次式提取算法,喻文健， 陆涛涛， 王泽毅， 洪先龙,"半导体学报 26 (1), 202-202","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6367874559606841511,6767014773850497204",1,2005
An efficient interconnect capacitance extractor using a blocked equation solving technique,"H Liu, W Yu, Z Wang","2004 International Conference on Communications, Circuits and Systems (IEEE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5657776781237083195,1,2004
Efficient preconditioning methods for 3-D parasitic parameter extraction using the boundary element method,"W Yu, H Wei, Z Wang","JOURNAL-TSINGHUA UNIVERSITY 44 (1), 45-49",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10212735026632271543,1,2004
复杂 3D 寄生电容器的虚拟多介质切割,刘德彦， 喻文健， 王泽毅,"计算机辅助设计与图形学学报 15 (2), 180-186",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9909596923886784607,1,2003
Faster Tensor Train Decomposition for Sparse Data,"L Li, W Yu, K Batselier",arXiv preprint arXiv:1908.02721,,0,2019
EigenPulse: Detecting Surges in Large Streaming Graphs with Row Augmentation,"J Zhang, S Liu, W Yu, W Feng, X Cheng","Pacific-Asia Conference on Knowledge Discovery and Data Mining, 501-513",,0,2019
Realizing Reproducible and Reusable Parallel Floating Random Walk Solvers for Practical Usage,"M Song, Z Xu, W Yu, L Yin","2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 192-197",,0,2019
Machine-Learning-Driven Matrix Ordering for Power Grid Analysis,"G Cui, W Yu, X Li, Z Zeng, B Gu","2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 984-987",,0,2019
Reliable Macromodel Generation for the Capacitance Extraction Based on Macromodel-Aware Random Walk Algorithm,"M Yang, W Yu",IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,,0,2019
Optimal Algorithm for Profiling Dynamic Arrays with Finite Values,"D Yang, W Yu, J Deng, S Liu",arXiv preprint arXiv:1812.05306,,0,2018
Recent Advance on Floating Random Walk Based Capacitance Solver for VLSI Circuit Design,"W Yu, M Song, Z Xu",2018 14th IEEE International Conference on Solid-State and Integrated …,,0,2018
Efficient Capacitance Modeling and Extraction for the Cylindrical Inter-Tier-Vias in 3-D ICs,W Yu,,,0,2017
Efficient algorithms for resistance and capacitance calculation problems in the design of flat panel display,"W Yu, T Lu","2017 IEEE 12th International Conference on ASIC (ASICON), 973-976",,0,2017
基于随机行走电容提取且保证准确度的线网时延计算方法,胡君， 徐宁， 喻文健,"计算机辅助设计与图形学学报 28 (1), 188-196",,0,2016
The Floating Random Walk Algorithms for Capacitance Extraction Problems in IC and FPD Design,W Yu,,,0,2015
面向高精度寄生参数提取与时延分析的集成电路版图数据转换方法,齐明， 赵陈粟， 张超， 喻文健,"计算机辅助设计与图形学学报, 1145-1152",,0,2015
面向高精度互连时延分析的电路网表生成方法,赵陈粟， 齐明， 喻文健,"科学技术与工程, 97-102",,0,2015
Two fast approaches for 3D thermal simulation of integrated circuits,W Yu,2014 12th IEEE International Conference on Solid-State and Integrated …,,0,2014
Random Walk Methods and Their Applications to Simulation Problems,W Yu,,,0,2014
面向液晶显示面板设计的电阻计算软件系统,赵陈粟， 喻文健,"科学技术与工程, 76-80",,0,2014
Analytical model of the coupling capacitance between cylindrical through silicon via and horizontal interconnect in 3D IC,"W Yu, S Yang, Q Zhang","2013 IEEE 10th International Conference on ASIC, 1-4",,0,2013
大规模 RC 网络的优化消去模型降阶算法,程康， 叶佐昌， 喻文健,"计算机辅助设计与图形学学报 24 (11), 1506-1512",,0,2012
Efficient variation-aware EM-semiconductor coupled solver for the TSV structures in 3D IC,"Y Xu, W Yu, Q Chen, L Jiang, N Wong","Proceedings of the Conference on Design, Automation and Test in Europe, 1409 …",,0,2012
Linear Dropout Regulator based power distribution design under worst loading,"A Shayan, X Hu, CK Cheng, W Yu, C Pan","2011 9th IEEE International Conference on ASIC, 539-542",,0,2011
An efficient solver for statistical capacitance extraction considering random process variations,"R Bai, S Zeng, Q Zhang, W Yu","2011 9th IEEE International Conference on ASIC, 566-569",,0,2011
加权主元分析在统计互连寄生参数提取中的应用,胡超， 喻文健,计算机辅助设计与图形学学报 22 (11),,0,2010
局部 K 参数模拟方法的稳定性证明,曾姗， 喻文健， 杜宇， 洪先龙， 王泽毅,"计算机辅助设计与图形学学报 19 (12), 1517-1521",,0,2008
三维互连阻抗的混合边界积分方程提取算法,巩方， 喻文健， 严昌浩， 王泽毅,"计算机辅助设计与图形学学报 19 (10), 1252-1258",,0,2007
A New Boundary Element Method for Multiple-Frequency Parameter Extraction of Lossy Substrates,"X Wang, W Yu, Z Wang","2007 Asia and South Pacific Design Automation Conference, 62-67",,0,2007
VLSI 互连线频变 K 参数和频变电阻的有效提取算法,曾姗， 喻文健， 张梦生， 洪先龙， 王泽毅,"电子学报 35 (011), 2072-2077",,0,2007
Hierarchical Block Boundary Element Method for Substrate Resistance Calculation,"L Zheng, W Yu, Z Wang",2006 8th International Conference on Solid-State and Integrated Circuit …,,0,2006
Calculating frequency-dependent inductance of VLSI interconnect by complete multiple reciprocity boundary element method,"C Yan, W Yu, Z Wang","Asia and South Pacific Conference on Design Automation, 2006., 6 pp.",,0,2006
Modeling lossy substrates with direct boundary element method,"X Wang, M Zhang, W Yu, Z Wang","2005 6th International Conference on ASIC 2, 973-976",,0,2005
A Fast Algorithm for 3-D Inductance Extraction Based on Investigation of Open-Circuit Current,"H Wei, W Yu, Z Wang",2005 International Conference On Simulation of Semiconductor Processes and …,,0,2005
模拟集成电路三维互连电容的改进层次式提取,李漓， 喻文健， 王泽毅， 洪先龙,"计算机辅助设计与图形学学报 17 (4), 651-656",,0,2005
Hierarchical extraction of global capacitance matrix for 3 D VLSI interconnects.,"W Yu, T Lu, Z Wang, X Hong","Bandaoti Xuebao(Chin. J. Semicond.) 26 (1), 202-208",,0,2005
Efficient 3-D interconnect capacitance extraction based on direct solving techniques for system with multiple right-hand sides,"H Liu, W Yu, Z Wang",Proceedings. 7th International Conference on Solid-State and Integrated …,,0,2004
Boundary element method for substrate resistance calculation,"X Wang, W Yu, Z Wang",Proceedings. 7th International Conference on Solid-State and Integrated …,,0,2004
A boundary integral equation model for extracting frequency-dependent impedance of 3-D interconnects in VLSI,"X Guo, W Yu, Z Wang","2004 International Conference on Communications, Circuits and Systems (IEEE …",,0,2004
Fast and accurate extraction of 3-D interconnect resistance: improved quasi-multiple medium accelerated BEM method,"X Wang, D Liu, W Yu, Z Wang",Proceedings of the 2004 Asia and South Pacific Design Automation Conference …,,0,2004
Enhanced QMM-BEM solver for 3-D finite-domain capacitance extraction with multilayered dielectrics,"W Yu, Z Wang, X Hong","Proceedings 21st International Conference on Computer Design, 58-63",,0,2003
A Unified Approximation Framework for Compressing and Accelerating Deep Neural Networks,"Y Ma, R Chen, W Li, F Shang, W Yu, M Cho, B Yu",,,0,0
Fast floating random walk algorithm formulti-dielectric capacitance extraction with numerical characterization of Green's functions,"H Zhuang, W Yu, G Hu, Z Liu, Z Ye","17th Asia and South Pacific Design Automation Conference, 377-382",,0,0
Efficient Reluctance Extraction for Large-Scale Power Grid with High-Frequency Consideration,"S Zeng, W Yu, J Shi, X Hong",,,0,0
