TimeQuest Timing Analyzer report for main
Wed Dec 27 19:24:46 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; main                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 73.99 MHz ; 73.99 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -12.515 ; -1136.490     ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -588.532              ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                          ;
+---------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                             ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.515 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.040     ; 13.428     ;
; -12.515 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.040     ; 13.428     ;
; -12.515 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.040     ; 13.428     ;
; -12.515 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.040     ; 13.428     ;
; -12.515 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.040     ; 13.428     ;
; -12.515 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.040     ; 13.428     ;
; -12.515 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.040     ; 13.428     ;
; -12.515 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.040     ; 13.428     ;
; -12.515 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.040     ; 13.428     ;
; -12.515 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.040     ; 13.428     ;
; -12.515 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.040     ; 13.428     ;
; -12.515 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.040     ; 13.428     ;
; -12.494 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.087     ; 13.443     ;
; -12.494 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.087     ; 13.443     ;
; -12.494 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.087     ; 13.443     ;
; -12.494 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.087     ; 13.443     ;
; -12.494 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.087     ; 13.443     ;
; -12.494 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.087     ; 13.443     ;
; -12.494 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.087     ; 13.443     ;
; -12.494 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.087     ; 13.443     ;
; -12.494 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.087     ; 13.443     ;
; -12.494 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.087     ; 13.443     ;
; -12.494 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.087     ; 13.443     ;
; -12.494 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.087     ; 13.443     ;
; -12.449 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.381     ;
; -12.449 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.381     ;
; -12.449 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.381     ;
; -12.449 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.381     ;
; -12.449 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.381     ;
; -12.449 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.381     ;
; -12.449 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.381     ;
; -12.449 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.381     ;
; -12.449 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.381     ;
; -12.449 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.381     ;
; -12.449 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.381     ;
; -12.449 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.381     ;
; -12.428 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.068     ; 13.396     ;
; -12.428 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.068     ; 13.396     ;
; -12.428 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.068     ; 13.396     ;
; -12.428 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.068     ; 13.396     ;
; -12.428 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.068     ; 13.396     ;
; -12.428 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.068     ; 13.396     ;
; -12.428 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.068     ; 13.396     ;
; -12.428 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.068     ; 13.396     ;
; -12.428 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.068     ; 13.396     ;
; -12.428 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.068     ; 13.396     ;
; -12.428 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.068     ; 13.396     ;
; -12.428 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.068     ; 13.396     ;
; -12.324 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.256     ;
; -12.324 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.256     ;
; -12.324 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.256     ;
; -12.324 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.256     ;
; -12.324 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.256     ;
; -12.324 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.256     ;
; -12.324 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.256     ;
; -12.324 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.256     ;
; -12.324 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.256     ;
; -12.324 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.256     ;
; -12.324 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.256     ;
; -12.324 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]  ; clock        ; clock       ; 1.000        ; -0.021     ; 13.256     ;
; -12.309 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.040     ; 13.222     ;
; -12.309 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.040     ; 13.222     ;
; -12.309 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.040     ; 13.222     ;
; -12.309 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.040     ; 13.222     ;
; -12.309 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.040     ; 13.222     ;
; -12.309 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.040     ; 13.222     ;
; -12.309 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.040     ; 13.222     ;
; -12.309 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.040     ; 13.222     ;
; -12.309 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.040     ; 13.222     ;
; -12.309 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.040     ; 13.222     ;
; -12.309 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.040     ; 13.222     ;
; -12.309 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.040     ; 13.222     ;
; -12.307 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.011     ; 13.249     ;
; -12.307 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.011     ; 13.249     ;
; -12.307 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.011     ; 13.249     ;
; -12.307 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.011     ; 13.249     ;
; -12.307 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.011     ; 13.249     ;
; -12.307 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.011     ; 13.249     ;
; -12.307 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.011     ; 13.249     ;
; -12.307 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.011     ; 13.249     ;
; -12.307 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.011     ; 13.249     ;
; -12.307 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.011     ; 13.249     ;
; -12.307 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.011     ; 13.249     ;
; -12.307 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.011     ; 13.249     ;
; -12.286 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.058     ; 13.264     ;
; -12.286 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.058     ; 13.264     ;
; -12.286 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.058     ; 13.264     ;
; -12.286 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.058     ; 13.264     ;
; -12.286 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.058     ; 13.264     ;
; -12.286 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.058     ; 13.264     ;
; -12.286 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.058     ; 13.264     ;
; -12.286 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.058     ; 13.264     ;
; -12.286 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.058     ; 13.264     ;
; -12.286 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.058     ; 13.264     ;
; -12.286 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.058     ; 13.264     ;
; -12.286 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.058     ; 13.264     ;
; -12.256 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 13.174     ;
; -12.256 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 13.174     ;
; -12.256 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 13.174     ;
; -12.256 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 13.174     ;
+---------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; currentState.process_exicute                                                                           ; currentState.process_exicute                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp                                  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.ENDOP1       ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.ENDOP1        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.536 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.FETCH2       ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.JMPNZY_DILAY1 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.802      ;
; 0.623 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.FETCH_DELAY1 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.FETCH1        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.889      ;
; 0.664 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STR_DELAY1   ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STR2          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.JMPZY_DELAY1 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.JMPZY1        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.671 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[1]                           ; InsMemory:IM|addr_reg[1]                                                                                ; clock        ; clock       ; 0.000        ; 0.029      ; 0.966      ;
; 0.702 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[7]                           ; InsMemory:IM|addr_reg[7]                                                                                ; clock        ; clock       ; 0.000        ; 0.029      ; 0.997      ;
; 0.702 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[6]                           ; InsMemory:IM|addr_reg[6]                                                                                ; clock        ; clock       ; 0.000        ; 0.029      ; 0.997      ;
; 0.703 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[5]                           ; InsMemory:IM|addr_reg[5]                                                                                ; clock        ; clock       ; 0.000        ; 0.029      ; 0.998      ;
; 0.704 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[4]                           ; InsMemory:IM|addr_reg[4]                                                                                ; clock        ; clock       ; 0.000        ; 0.029      ; 0.999      ;
; 0.705 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[0]                           ; InsMemory:IM|addr_reg[0]                                                                                ; clock        ; clock       ; 0.000        ; 0.029      ; 1.000      ;
; 0.734 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.LDIAC_DELAY1 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.LDIAC1        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.000      ;
; 0.772 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.FETCH2       ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.ENDOP1        ; clock        ; clock       ; 0.000        ; -0.029     ; 1.009      ;
; 0.809 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STR1         ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STR_DELAY1    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.075      ;
; 0.813 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.CLAC1        ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.FETCH1        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.079      ;
; 0.831 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STIR_DELAY2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STIR3         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.097      ;
; 0.837 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STR2         ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.FETCH1        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.103      ;
; 0.841 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STIR1        ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STIR2         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.107      ;
; 0.862 ; InsMemory:IM|addr_reg[0]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[7]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.128      ;
; 0.888 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[0]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.154      ;
; 0.911 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[3]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.ADD1          ; clock        ; clock       ; 0.000        ; -0.008     ; 1.169      ;
; 0.918 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[3]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.CLAC1         ; clock        ; clock       ; 0.000        ; -0.008     ; 1.176      ;
; 0.918 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[3]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STR1          ; clock        ; clock       ; 0.000        ; -0.008     ; 1.176      ;
; 0.922 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RP|value[11]                          ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RP|value[11]                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.188      ;
; 0.958 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[8]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg8    ; clock        ; clock       ; 0.000        ; 0.056      ; 1.248      ;
; 0.960 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.LDAC_DELAY1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.LDAC2         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.226      ;
; 0.960 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[7]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg7    ; clock        ; clock       ; 0.000        ; 0.056      ; 1.250      ;
; 0.962 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[10]                              ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg10   ; clock        ; clock       ; 0.000        ; 0.056      ; 1.252      ;
; 0.962 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[5]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 0.056      ; 1.252      ;
; 0.972 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[2]                           ; InsMemory:IM|addr_reg[2]                                                                                ; clock        ; clock       ; 0.000        ; 0.029      ; 1.267      ;
; 0.973 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[9]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg9    ; clock        ; clock       ; 0.000        ; 0.056      ; 1.263      ;
; 0.973 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[6]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg6    ; clock        ; clock       ; 0.000        ; 0.056      ; 1.263      ;
; 0.976 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[4]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 0.056      ; 1.266      ;
; 0.984 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STIR2        ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STIR_DELAY2   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.250      ;
; 0.999 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_RQ_AC1    ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RQ|value[4]                            ; clock        ; clock       ; 0.000        ; -0.028     ; 1.237      ;
; 1.009 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[3]                           ; InsMemory:IM|addr_reg[3]                                                                                ; clock        ; clock       ; 0.000        ; 0.029      ; 1.304      ;
; 1.024 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_RC_AC1    ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RC|value[4]                            ; clock        ; clock       ; 0.000        ; -0.038     ; 1.252      ;
; 1.058 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[7]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[7]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.324      ;
; 1.060 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[4]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_RP_AC1     ; clock        ; clock       ; 0.000        ; -0.009     ; 1.317      ;
; 1.066 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_RQ_AC1    ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RQ|value[8]                            ; clock        ; clock       ; 0.000        ; -0.029     ; 1.303      ;
; 1.066 ; currentState.idle                                                                                      ; currentState.process_exicute                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.332      ;
; 1.085 ; currentState.process_exicute                                                                           ; currentState.idle                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.351      ;
; 1.113 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[6]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[6]                            ; clock        ; clock       ; 0.000        ; -0.029     ; 1.350      ;
; 1.123 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[5]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.389      ;
; 1.124 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[4]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[2]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[2]                            ; clock        ; clock       ; 0.000        ; -0.029     ; 1.361      ;
; 1.124 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[3]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[6]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.390      ;
; 1.127 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[2]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.393      ;
; 1.129 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.LDIAC_DELAY2 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.LDIAC3        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.395      ;
; 1.138 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[1]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.404      ;
; 1.161 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[4]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_AC_RP1     ; clock        ; clock       ; 0.000        ; -0.008     ; 1.419      ;
; 1.163 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[4]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_AC_RQ1     ; clock        ; clock       ; 0.000        ; -0.008     ; 1.421      ;
; 1.172 ; InsMemory:IM|addr_reg[1]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[7]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.438      ;
; 1.196 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RQ|value[11]                          ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RQ|value[11]                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RP|value[6]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RP|value[6]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.463      ;
; 1.199 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[2]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[2]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.465      ;
; 1.200 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[0]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[0]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.466      ;
; 1.203 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[6]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[6]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.469      ;
; 1.204 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[3]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[3]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.470      ;
; 1.221 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[3]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg3    ; clock        ; clock       ; 0.000        ; 0.056      ; 1.511      ;
; 1.237 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[9]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg9    ; clock        ; clock       ; 0.000        ; 0.063      ; 1.534      ;
; 1.241 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[8]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg8    ; clock        ; clock       ; 0.000        ; 0.063      ; 1.538      ;
; 1.246 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[9]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg9    ; clock        ; clock       ; 0.000        ; 0.068      ; 1.548      ;
; 1.246 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[6]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg6    ; clock        ; clock       ; 0.000        ; 0.063      ; 1.543      ;
; 1.248 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[4]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 0.068      ; 1.550      ;
; 1.248 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[4]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 0.063      ; 1.545      ;
; 1.251 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[8]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg8    ; clock        ; clock       ; 0.000        ; 0.068      ; 1.553      ;
; 1.253 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[7]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg7    ; clock        ; clock       ; 0.000        ; 0.068      ; 1.555      ;
; 1.253 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[7]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg7    ; clock        ; clock       ; 0.000        ; 0.063      ; 1.550      ;
; 1.255 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[6]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg6    ; clock        ; clock       ; 0.000        ; 0.068      ; 1.557      ;
; 1.256 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[5]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 0.063      ; 1.553      ;
; 1.257 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[5]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 0.068      ; 1.559      ;
; 1.258 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[8]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg8    ; clock        ; clock       ; 0.000        ; 0.049      ; 1.541      ;
; 1.259 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[4]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 0.049      ; 1.542      ;
; 1.260 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[5]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[5]                            ; clock        ; clock       ; 0.000        ; -0.029     ; 1.497      ;
; 1.260 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[4]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[4]                            ; clock        ; clock       ; 0.000        ; -0.029     ; 1.497      ;
; 1.265 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[1]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[1]                            ; clock        ; clock       ; 0.000        ; -0.029     ; 1.502      ;
; 1.268 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_RC_AC1    ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RC|value[7]                            ; clock        ; clock       ; 0.000        ; -0.038     ; 1.496      ;
; 1.271 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[10]                              ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg10   ; clock        ; clock       ; 0.000        ; 0.039      ; 1.544      ;
; 1.272 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[5]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 0.049      ; 1.555      ;
; 1.273 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[9]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg9    ; clock        ; clock       ; 0.000        ; 0.049      ; 1.556      ;
; 1.273 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[7]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg7    ; clock        ; clock       ; 0.000        ; 0.049      ; 1.556      ;
; 1.278 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[5]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 0.039      ; 1.551      ;
; 1.280 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[10]                              ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg10  ; clock        ; clock       ; 0.000        ; 0.049      ; 1.563      ;
; 1.284 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[8]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg8   ; clock        ; clock       ; 0.000        ; 0.049      ; 1.567      ;
; 1.285 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[6]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg6    ; clock        ; clock       ; 0.000        ; 0.049      ; 1.568      ;
; 1.285 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[4]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 0.039      ; 1.558      ;
; 1.287 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[5]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.049      ; 1.570      ;
; 1.293 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[8]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg8    ; clock        ; clock       ; 0.000        ; 0.039      ; 1.566      ;
; 1.295 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[6]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg6    ; clock        ; clock       ; 0.000        ; 0.039      ; 1.568      ;
; 1.298 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_RC_AC1    ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RC|value[1]                            ; clock        ; clock       ; 0.000        ; -0.038     ; 1.526      ;
; 1.298 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[6]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_RP_AC1     ; clock        ; clock       ; 0.000        ; -0.009     ; 1.555      ;
; 1.299 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[9]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg9   ; clock        ; clock       ; 0.000        ; 0.049      ; 1.582      ;
; 1.300 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[7]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.049      ; 1.583      ;
; 1.300 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_RC_AC1    ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RC|value[2]                            ; clock        ; clock       ; 0.000        ; -0.038     ; 1.528      ;
; 1.301 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[7]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg7    ; clock        ; clock       ; 0.000        ; 0.039      ; 1.574      ;
; 1.303 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[4]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.049      ; 1.586      ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_datain_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_datain_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_datain_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_datain_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a2~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a2~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg10  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 3.197 ; 3.197 ; Rise       ; clock           ;
; start     ; clock      ; 1.917 ; 1.917 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.560 ; 0.560 ; Rise       ; clock           ;
; start     ; clock      ; 0.072 ; 0.072 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; processDone    ; clock      ; 7.500 ; 7.500 ; Rise       ; clock           ;
; processorReady ; clock      ; 7.022 ; 7.022 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; processDone    ; clock      ; 7.500 ; 7.500 ; Rise       ; clock           ;
; processorReady ; clock      ; 7.022 ; 7.022 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -4.767 ; -423.079      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -590.836              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.767 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.090     ; 5.709      ;
; -4.767 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.090     ; 5.709      ;
; -4.767 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.090     ; 5.709      ;
; -4.767 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.090     ; 5.709      ;
; -4.767 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.090     ; 5.709      ;
; -4.767 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.090     ; 5.709      ;
; -4.767 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.090     ; 5.709      ;
; -4.767 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.090     ; 5.709      ;
; -4.767 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.090     ; 5.709      ;
; -4.767 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.090     ; 5.709      ;
; -4.767 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.090     ; 5.709      ;
; -4.767 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.090     ; 5.709      ;
; -4.727 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 5.663      ;
; -4.727 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 5.663      ;
; -4.727 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 5.663      ;
; -4.727 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 5.663      ;
; -4.727 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 5.663      ;
; -4.727 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 5.663      ;
; -4.727 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 5.663      ;
; -4.727 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 5.663      ;
; -4.727 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 5.663      ;
; -4.727 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 5.663      ;
; -4.727 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 5.663      ;
; -4.727 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.039     ; 5.663      ;
; -4.715 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.072     ; 5.675      ;
; -4.715 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.072     ; 5.675      ;
; -4.715 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.072     ; 5.675      ;
; -4.715 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.072     ; 5.675      ;
; -4.715 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.072     ; 5.675      ;
; -4.715 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.072     ; 5.675      ;
; -4.715 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.072     ; 5.675      ;
; -4.715 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.072     ; 5.675      ;
; -4.715 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.072     ; 5.675      ;
; -4.715 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.072     ; 5.675      ;
; -4.715 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.072     ; 5.675      ;
; -4.715 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.072     ; 5.675      ;
; -4.675 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 5.629      ;
; -4.675 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 5.629      ;
; -4.675 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 5.629      ;
; -4.675 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 5.629      ;
; -4.675 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 5.629      ;
; -4.675 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 5.629      ;
; -4.675 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 5.629      ;
; -4.675 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 5.629      ;
; -4.675 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 5.629      ;
; -4.675 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 5.629      ;
; -4.675 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 5.629      ;
; -4.675 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.021     ; 5.629      ;
; -4.670 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.063     ; 5.639      ;
; -4.670 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.063     ; 5.639      ;
; -4.670 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.063     ; 5.639      ;
; -4.670 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.063     ; 5.639      ;
; -4.670 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.063     ; 5.639      ;
; -4.670 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.063     ; 5.639      ;
; -4.670 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.063     ; 5.639      ;
; -4.670 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.063     ; 5.639      ;
; -4.670 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.063     ; 5.639      ;
; -4.670 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.063     ; 5.639      ;
; -4.670 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.063     ; 5.639      ;
; -4.670 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.063     ; 5.639      ;
; -4.658 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.085     ; 5.605      ;
; -4.658 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.085     ; 5.605      ;
; -4.658 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.085     ; 5.605      ;
; -4.658 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.085     ; 5.605      ;
; -4.658 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.085     ; 5.605      ;
; -4.658 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.085     ; 5.605      ;
; -4.658 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.085     ; 5.605      ;
; -4.658 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.085     ; 5.605      ;
; -4.658 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.085     ; 5.605      ;
; -4.658 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.085     ; 5.605      ;
; -4.658 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.085     ; 5.605      ;
; -4.658 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp      ; clock        ; clock       ; 1.000        ; -0.085     ; 5.605      ;
; -4.630 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 5.593      ;
; -4.630 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 5.593      ;
; -4.630 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 5.593      ;
; -4.630 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 5.593      ;
; -4.630 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 5.593      ;
; -4.630 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 5.593      ;
; -4.630 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 5.593      ;
; -4.630 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 5.593      ;
; -4.630 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 5.593      ;
; -4.630 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 5.593      ;
; -4.630 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 5.593      ;
; -4.630 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.012     ; 5.593      ;
; -4.616 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.552      ;
; -4.616 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.552      ;
; -4.616 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.552      ;
; -4.616 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.552      ;
; -4.616 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg3  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.552      ;
; -4.616 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg4  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.552      ;
; -4.616 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg5  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.552      ;
; -4.616 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg6  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.552      ;
; -4.616 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg7  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.552      ;
; -4.616 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg8  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.552      ;
; -4.616 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg9  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.552      ;
; -4.616 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg10 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[10] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.552      ;
; -4.604 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_we_reg        ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.034     ; 5.545      ;
; -4.604 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg0  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.034     ; 5.545      ;
; -4.604 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.034     ; 5.545      ;
; -4.604 ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[9]  ; clock        ; clock       ; 1.000        ; -0.034     ; 5.545      ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; currentState.process_exicute                                                                           ; currentState.process_exicute                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp                                  ; MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z|temp                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.ENDOP1       ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.ENDOP1        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.FETCH2       ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.JMPNZY_DILAY1 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.288 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.FETCH_DELAY1 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.FETCH1        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.440      ;
; 0.306 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[1]                           ; InsMemory:IM|addr_reg[1]                                                                                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.482      ;
; 0.311 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[5]                           ; InsMemory:IM|addr_reg[5]                                                                                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.487      ;
; 0.311 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[7]                           ; InsMemory:IM|addr_reg[7]                                                                                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.487      ;
; 0.311 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[6]                           ; InsMemory:IM|addr_reg[6]                                                                                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.487      ;
; 0.312 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[4]                           ; InsMemory:IM|addr_reg[4]                                                                                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.488      ;
; 0.313 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[0]                           ; InsMemory:IM|addr_reg[0]                                                                                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.489      ;
; 0.321 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STR_DELAY1   ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STR2          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.473      ;
; 0.323 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.JMPZY_DELAY1 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.JMPZY1        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.339 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.LDIAC_DELAY1 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.LDIAC1        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.491      ;
; 0.366 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.CLAC1        ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.FETCH1        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STR1         ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STR_DELAY1    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.FETCH2       ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.ENDOP1        ; clock        ; clock       ; 0.000        ; -0.024     ; 0.496      ;
; 0.375 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STR2         ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.FETCH1        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STIR_DELAY2  ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STIR3         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.528      ;
; 0.383 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STIR1        ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STIR2         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.535      ;
; 0.405 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RP|value[11]                          ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RP|value[11]                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.557      ;
; 0.414 ; InsMemory:IM|addr_reg[0]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[7]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.566      ;
; 0.425 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[3]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.CLAC1         ; clock        ; clock       ; 0.000        ; -0.008     ; 0.569      ;
; 0.426 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[3]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STR1          ; clock        ; clock       ; 0.000        ; -0.008     ; 0.570      ;
; 0.429 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[8]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg8    ; clock        ; clock       ; 0.000        ; 0.062      ; 0.629      ;
; 0.430 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[0]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.582      ;
; 0.431 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[2]                           ; InsMemory:IM|addr_reg[2]                                                                                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.607      ;
; 0.431 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[7]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg7    ; clock        ; clock       ; 0.000        ; 0.062      ; 0.631      ;
; 0.433 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[10]                              ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg10   ; clock        ; clock       ; 0.000        ; 0.062      ; 0.633      ;
; 0.433 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[5]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 0.062      ; 0.633      ;
; 0.438 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[9]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg9    ; clock        ; clock       ; 0.000        ; 0.062      ; 0.638      ;
; 0.438 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[6]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg6    ; clock        ; clock       ; 0.000        ; 0.062      ; 0.638      ;
; 0.439 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.LDAC_DELAY1  ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.LDAC2         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.591      ;
; 0.439 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[4]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 0.062      ; 0.639      ;
; 0.442 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[3]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.ADD1          ; clock        ; clock       ; 0.000        ; -0.008     ; 0.586      ;
; 0.447 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[3]                           ; InsMemory:IM|addr_reg[3]                                                                                ; clock        ; clock       ; 0.000        ; 0.024      ; 0.623      ;
; 0.452 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STIR2        ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.STIR_DELAY2   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.604      ;
; 0.462 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[7]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[7]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.614      ;
; 0.464 ; currentState.idle                                                                                      ; currentState.process_exicute                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.616      ;
; 0.477 ; currentState.process_exicute                                                                           ; currentState.idle                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.629      ;
; 0.482 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_RQ_AC1    ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RQ|value[4]                            ; clock        ; clock       ; 0.000        ; -0.024     ; 0.610      ;
; 0.489 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_RC_AC1    ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RC|value[4]                            ; clock        ; clock       ; 0.000        ; -0.033     ; 0.608      ;
; 0.498 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[4]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_RP_AC1     ; clock        ; clock       ; 0.000        ; -0.008     ; 0.642      ;
; 0.512 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[6]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[6]                            ; clock        ; clock       ; 0.000        ; -0.024     ; 0.640      ;
; 0.520 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[2]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[2]                            ; clock        ; clock       ; 0.000        ; -0.024     ; 0.648      ;
; 0.523 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RP|value[6]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RP|value[6]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_RQ_AC1    ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RQ|value[8]                            ; clock        ; clock       ; 0.000        ; -0.024     ; 0.651      ;
; 0.523 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RQ|value[11]                          ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RQ|value[11]                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.675      ;
; 0.524 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[0]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[0]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.676      ;
; 0.524 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[2]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[2]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.676      ;
; 0.526 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[6]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[6]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[3]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[3]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.680      ;
; 0.531 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[4]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_AC_RQ1     ; clock        ; clock       ; 0.000        ; -0.008     ; 0.675      ;
; 0.533 ; InsMemory:IM|addr_reg[1]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[7]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.540 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[4]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[3]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[6]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.692      ;
; 0.542 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[2]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.694      ;
; 0.545 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[5]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.697      ;
; 0.551 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[4]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.MV_AC_RP1     ; clock        ; clock       ; 0.000        ; -0.008     ; 0.695      ;
; 0.551 ; InsMemory:IM|addr_reg[6]                                                                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[1]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.703      ;
; 0.553 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[9]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg9    ; clock        ; clock       ; 0.000        ; 0.068      ; 0.759      ;
; 0.555 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[3]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a5~porta_address_reg3    ; clock        ; clock       ; 0.000        ; 0.062      ; 0.755      ;
; 0.556 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[8]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg8    ; clock        ; clock       ; 0.000        ; 0.068      ; 0.762      ;
; 0.558 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[6]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg6    ; clock        ; clock       ; 0.000        ; 0.068      ; 0.764      ;
; 0.559 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.LDIAC_DELAY2 ; MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit|currentState.LDIAC3        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.711      ;
; 0.559 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[4]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 0.068      ; 0.765      ;
; 0.560 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[9]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg9    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.771      ;
; 0.562 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[4]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.773      ;
; 0.562 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[7]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg7    ; clock        ; clock       ; 0.000        ; 0.068      ; 0.768      ;
; 0.563 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[8]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg8    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.774      ;
; 0.564 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[5]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 0.068      ; 0.770      ;
; 0.565 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[7]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg7    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.776      ;
; 0.565 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[6]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg6    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.776      ;
; 0.566 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[5]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a7~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 0.073      ; 0.777      ;
; 0.570 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[8]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg8    ; clock        ; clock       ; 0.000        ; 0.055      ; 0.763      ;
; 0.570 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[4]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 0.055      ; 0.763      ;
; 0.574 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]~_Duplicate_1                 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[6]~_Duplicate_1                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.726      ;
; 0.576 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[4]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[4]                            ; clock        ; clock       ; 0.000        ; -0.024     ; 0.704      ;
; 0.577 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[9]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg9    ; clock        ; clock       ; 0.000        ; 0.055      ; 0.770      ;
; 0.577 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[5]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 0.055      ; 0.770      ;
; 0.577 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RC|value[6]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RC|value[6]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.729      ;
; 0.577 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RP|value[10]                          ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RP|value[10]                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.729      ;
; 0.578 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[5]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[5]                            ; clock        ; clock       ; 0.000        ; -0.024     ; 0.706      ;
; 0.578 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[7]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg7    ; clock        ; clock       ; 0.000        ; 0.055      ; 0.771      ;
; 0.581 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[1]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[1]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RC|value[10]                          ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RC|value[10]                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[4]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[4]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.583 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR|temp[1]                               ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[1]                            ; clock        ; clock       ; 0.000        ; -0.024     ; 0.711      ;
; 0.584 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[6]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg6    ; clock        ; clock       ; 0.000        ; 0.055      ; 0.777      ;
; 0.585 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[10]                              ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg10   ; clock        ; clock       ; 0.000        ; 0.046      ; 0.769      ;
; 0.585 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RC|value[8]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RC|value[8]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.737      ;
; 0.588 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RP|value[8]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RP|value[8]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.740      ;
; 0.589 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[10]                              ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg10  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.782      ;
; 0.589 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[5]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 0.046      ; 0.773      ;
; 0.590 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC|temp[4]~_Duplicate_1                 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:R|temp[4]                                 ; clock        ; clock       ; 0.000        ; 0.019      ; 0.761      ;
; 0.591 ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[5]                           ; MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC|value[5]                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.743      ;
; 0.592 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[8]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg8   ; clock        ; clock       ; 0.000        ; 0.055      ; 0.785      ;
; 0.593 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[5]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.055      ; 0.786      ;
; 0.593 ; MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR|temp[4]                               ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 0.046      ; 0.777      ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_datain_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_datain_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_datain_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_datain_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a1~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a2~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a2~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; DataMemory:DM|altsyncram:memory_rtl_0|altsyncram_9391:auto_generated|ram_block1a3~porta_address_reg10  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 1.276 ; 1.276 ; Rise       ; clock           ;
; start     ; clock      ; 0.533 ; 0.533 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.545 ; 0.545 ; Rise       ; clock           ;
; start     ; clock      ; 0.385 ; 0.385 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; processDone    ; clock      ; 4.169 ; 4.169 ; Rise       ; clock           ;
; processorReady ; clock      ; 3.957 ; 3.957 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; processDone    ; clock      ; 4.169 ; 4.169 ; Rise       ; clock           ;
; processorReady ; clock      ; 3.957 ; 3.957 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -12.515   ; 0.215 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -12.515   ; 0.215 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -1136.49  ; 0.0   ; 0.0      ; 0.0     ; -590.836            ;
;  clock           ; -1136.490 ; 0.000 ; N/A      ; N/A     ; -590.836            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 3.197 ; 3.197 ; Rise       ; clock           ;
; start     ; clock      ; 1.917 ; 1.917 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.560 ; 0.560 ; Rise       ; clock           ;
; start     ; clock      ; 0.385 ; 0.385 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; processDone    ; clock      ; 7.500 ; 7.500 ; Rise       ; clock           ;
; processorReady ; clock      ; 7.022 ; 7.022 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; processDone    ; clock      ; 4.169 ; 4.169 ; Rise       ; clock           ;
; processorReady ; clock      ; 3.957 ; 3.957 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 120974   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 120974   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 177   ; 177  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 27 19:24:45 2023
Info: Command: quartus_sta main -c main
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.515
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.515     -1136.490 clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -588.532 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.767
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.767      -423.079 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -590.836 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4558 megabytes
    Info: Processing ended: Wed Dec 27 19:24:46 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


