
*** Running vivado
    with args -log RISCV_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_TOP.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Apr  9 19:27:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source RISCV_TOP.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/utils_1/imports/synth_1/RISCV_TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/utils_1/imports/synth_1/RISCV_TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top RISCV_TOP -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11324
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 834.441 ; gain = 473.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISCV_TOP' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/RISCV_TOP.v:2]
INFO: [Synth 8-6157] synthesizing module 'PCplus4' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/PCplus4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCplus4' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/PCplus4.v:1]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Program_Counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Program_Counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Mem' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:2]
WARNING: [Synth 8-324] index 64 out of range [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:38]
WARNING: [Synth 8-324] index 68 out of range [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:39]
WARNING: [Synth 8-324] index 72 out of range [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:41]
WARNING: [Synth 8-324] index 76 out of range [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:42]
WARNING: [Synth 8-324] index 80 out of range [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:43]
WARNING: [Synth 8-324] index 84 out of range [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:46]
WARNING: [Synth 8-324] index 88 out of range [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:47]
WARNING: [Synth 8-324] index 92 out of range [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:48]
WARNING: [Synth 8-324] index 96 out of range [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:52]
WARNING: [Synth 8-324] index 100 out of range [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:53]
WARNING: [Synth 8-324] index 104 out of range [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:56]
WARNING: [Synth 8-324] index 108 out of range [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:57]
WARNING: [Synth 8-324] index 112 out of range [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:59]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Mem' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Register_File.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Register_File.v:2]
INFO: [Synth 8-6157] synthesizing module 'Immediate_Generator' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Immediate_Generator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Immediate_Generator' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Immediate_Generator.v:2]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Control_Unit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Control_Unit.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/ALUControl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/ALUControl.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-6157] synthesizing module 'Mux1' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Mux1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Mux1' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Mux1.v:4]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'And_Logic' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/And_Logic.v:3]
INFO: [Synth 8-6155] done synthesizing module 'And_Logic' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/And_Logic.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux2' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Mux2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Mux2' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Mux2.v:4]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Data_Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Data_Memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux3' [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Mux3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Mux3' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Mux3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_TOP' (0#1) [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/RISCV_TOP.v:2]
WARNING: [Synth 8-7129] Port instruction[6] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[31] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[30] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[29] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[28] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[27] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[26] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[25] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[24] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[23] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[22] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[21] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[20] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[19] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[18] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[17] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[16] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[15] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[14] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[13] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[12] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[11] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[10] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[9] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[8] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[7] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[6] in module Instruction_Mem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 950.488 ; gain = 589.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 950.488 ; gain = 589.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 950.488 ; gain = 589.914
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 950.488 ; gain = 589.914
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 112   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port instruction[6] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module Immediate_Generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[31] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[30] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[29] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[28] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[27] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[26] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[25] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[24] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[23] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[22] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[21] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[20] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[19] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[18] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[17] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[16] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[15] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[14] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[13] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[12] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[11] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[10] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[9] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[8] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[7] in module Instruction_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[6] in module Instruction_Mem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1186.859 ; gain = 826.285
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1186.859 ; gain = 826.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1186.859 ; gain = 826.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1331.562 ; gain = 970.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1331.562 ; gain = 970.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1331.562 ; gain = 970.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1331.562 ; gain = 970.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1331.562 ; gain = 970.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1331.562 ; gain = 970.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |     2|
|4     |LUT2   |    73|
|5     |LUT3   |   188|
|6     |LUT4   |   170|
|7     |LUT5   |   113|
|8     |LUT6   |   266|
|9     |MUXF7  |   154|
|10    |MUXF8  |     1|
|11    |FDCE   |     4|
|12    |FDRE   |   329|
|13    |IBUF   |     2|
|14    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    |  1326|
|2     |  ALUControl      |ALUControl          |     3|
|3     |  Instruction_Mem |Instruction_Mem     |     8|
|4     |  Program_Counter |Program_Counter     |   825|
|5     |  Register_File   |Register_File       |   454|
|6     |  imm_gen         |Immediate_Generator |     1|
|7     |  mux1            |Mux1                |    29|
|8     |  pc4             |PCplus4             |     2|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1331.562 ; gain = 970.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1331.562 ; gain = 970.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1331.562 ; gain = 970.988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1345.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1453.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b8b495d
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1453.836 ; gain = 1100.102
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1453.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.runs/synth_1/RISCV_TOP.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file RISCV_TOP_utilization_synth.rpt -pb RISCV_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 19:27:54 2025...
