// Seed: 1158573416
module module_0 (
    id_1
);
  input wire id_1;
  always id_2 <= 1;
  assign id_2 = 1;
  reg  id_3 = id_2;
  wire id_4;
  assign module_1.type_0 = 0;
  reg id_5, id_6;
  assign id_6 = id_3;
  always_comb id_5 = id_5;
  wire id_7;
  assign id_7 = id_7;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    output wor id_2,
    output uwire id_3,
    output wor id_4
);
  always id_1 = id_0 - ~1;
  wire id_6, id_7, id_8;
  tri id_9 = 1;
  module_0 modCall_1 (id_8);
endmodule
