#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep  6 11:09:16 2025
# Process ID: 4972
# Current directory: E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/impl_1
# Command line: vivado.exe -log hx_oled_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hx_oled_top.tcl -notrace
# Log file: E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/impl_1/hx_oled_top.vdi
# Journal file: E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source hx_oled_top.tcl -notrace
Command: link_design -top hx_oled_top -part xc7a75tfgg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1145.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc]
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[3]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[4]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_rst_n'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'beep'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_miso_DAT0'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_mosi_CMD'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_clk'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_cs_DAT3'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_DAT1'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_DAT2'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_RXD'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_TXD'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vn_in'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'seg_led[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[3]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[4]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[5]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[6]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[7]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[3]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[4]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[5]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[6]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[7]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VSYNC'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HSYNC'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:69]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'VGA_D[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:70]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'VGA_D[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:71]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'VGA_HSYNC'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VSYNC'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p_A'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p_A'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:127]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports cam_pclk]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:127]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_rst_n'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pwdn'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[3]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[4]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[5]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[6]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[7]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_href'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_scl'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_sda'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rst_n'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxc'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_ctl'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:151]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:151]
Finished Parsing XDC File [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 104 Warnings, 105 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1145.656 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18060be6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1603.090 ; gain = 457.434

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18060be6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1814.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18060be6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1814.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d451a6db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1814.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d451a6db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1814.863 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d451a6db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1814.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d451a6db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1814.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1814.863 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13b07f654

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1814.863 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13b07f654

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1814.863 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13b07f654

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1814.863 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1814.863 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13b07f654

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1814.863 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 104 Warnings, 105 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1814.863 ; gain = 669.207
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1814.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/impl_1/hx_oled_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hx_oled_top_drc_opted.rpt -pb hx_oled_top_drc_opted.pb -rpx hx_oled_top_drc_opted.rpx
Command: report_drc -file hx_oled_top_drc_opted.rpt -pb hx_oled_top_drc_opted.pb -rpx hx_oled_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2020_2_/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/impl_1/hx_oled_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.973 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dcdd1cfe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1861.973 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12912a128

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d18e41ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d18e41ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1861.973 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d18e41ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1860d107b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c114b4fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 13 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.973 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: d8ae6bcd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.890 . Memory (MB): peak = 1861.973 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 10d38d6ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.909 . Memory (MB): peak = 1861.973 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10d38d6ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.911 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: be727b0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.930 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16e55d37d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.966 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 159fed173

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.970 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f6587bba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.971 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b5575ac9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 190f517d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1156e6d8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1861.973 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1156e6d8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f8826038

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=16.626 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19585b54a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1861.973 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20d7fb8b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1861.973 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f8826038

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1861.973 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=16.626. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1861.973 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 20350e036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20350e036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20350e036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1861.973 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 20350e036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1861.973 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.973 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1861.973 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 206b5a897

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1861.973 ; gain = 0.000
Ending Placer Task | Checksum: 1b2b9a7c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1861.973 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 104 Warnings, 105 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1861.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/impl_1/hx_oled_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file hx_oled_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1861.973 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hx_oled_top_utilization_placed.rpt -pb hx_oled_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hx_oled_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1861.973 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 104 Warnings, 105 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1869.113 ; gain = 7.141
INFO: [Common 17-1381] The checkpoint 'E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/impl_1/hx_oled_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c1278444 ConstDB: 0 ShapeSum: f192237e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f62f18be

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1990.199 ; gain = 112.020
Post Restoration Checksum: NetGraph: 22f0a4a9 NumContArr: d33e7415 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f62f18be

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1990.199 ; gain = 112.020

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f62f18be

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1996.207 ; gain = 118.027

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f62f18be

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1996.207 ; gain = 118.027
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c6bd0ee1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=16.641 | TNS=0.000  | WHS=-0.092 | THS=-1.717 |

Phase 2 Router Initialization | Checksum: 1290a44a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00191496 %
  Global Horizontal Routing Utilization  = 0.00177607 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 331
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 317
  Number of Partially Routed Nets     = 14
  Number of Node Overlaps             = 28


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1290a44a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496
Phase 3 Initial Routing | Checksum: 1cdfd8690

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.643 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: df026e37

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496
Phase 4 Rip-up And Reroute | Checksum: df026e37

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: df026e37

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: df026e37

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496
Phase 5 Delay and Skew Optimization | Checksum: df026e37

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e1285c58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.728 | TNS=0.000  | WHS=0.243  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e1285c58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496
Phase 6 Post Hold Fix | Checksum: e1285c58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0243287 %
  Global Horizontal Routing Utilization  = 0.0391446 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e1285c58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e1285c58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d6db8425

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.728 | TNS=0.000  | WHS=0.243  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d6db8425

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2011.676 ; gain = 133.496

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 104 Warnings, 105 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2011.676 ; gain = 142.562
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2021.223 ; gain = 9.547
INFO: [Common 17-1381] The checkpoint 'E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/impl_1/hx_oled_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hx_oled_top_drc_routed.rpt -pb hx_oled_top_drc_routed.pb -rpx hx_oled_top_drc_routed.rpx
Command: report_drc -file hx_oled_top_drc_routed.rpt -pb hx_oled_top_drc_routed.pb -rpx hx_oled_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/impl_1/hx_oled_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hx_oled_top_methodology_drc_routed.rpt -pb hx_oled_top_methodology_drc_routed.pb -rpx hx_oled_top_methodology_drc_routed.rpx
Command: report_methodology -file hx_oled_top_methodology_drc_routed.rpt -pb hx_oled_top_methodology_drc_routed.pb -rpx hx_oled_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/impl_1/hx_oled_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file hx_oled_top_power_routed.rpt -pb hx_oled_top_power_summary_routed.pb -rpx hx_oled_top_power_routed.rpx
Command: report_power -file hx_oled_top_power_routed.rpt -pb hx_oled_top_power_summary_routed.pb -rpx hx_oled_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 104 Warnings, 105 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file hx_oled_top_route_status.rpt -pb hx_oled_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hx_oled_top_timing_summary_routed.rpt -pb hx_oled_top_timing_summary_routed.pb -rpx hx_oled_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file hx_oled_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hx_oled_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hx_oled_top_bus_skew_routed.rpt -pb hx_oled_top_bus_skew_routed.pb -rpx hx_oled_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force hx_oled_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net oled_clear/spi_data_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin oled_clear/spi_data_reg[7]_i_2/O, cell oled_clear/spi_data_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net oled_clear/spi_send_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin oled_clear/spi_send_reg_i_2__0/O, cell oled_clear/spi_send_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net oled_write_data/spi_data_reg[7]_i_1_n_0 is a gated clock net sourced by a combinational pin oled_write_data/spi_data_reg[7]_i_1/O, cell oled_write_data/spi_data_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net oled_write_data/spi_send_reg_i_2_n_0 is a gated clock net sourced by a combinational pin oled_write_data/spi_send_reg_i_2/O, cell oled_write_data/spi_send_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net spi_send_reg_i_2__1_n_0 is a gated clock net sourced by a combinational pin spi_send_reg_i_2__1/O, cell spi_send_reg_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net write_start_reg_i_2_n_0 is a gated clock net sourced by a combinational pin write_start_reg_i_2/O, cell write_start_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hx_oled_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2505.492 ; gain = 459.246
INFO: [Common 17-206] Exiting Vivado at Sat Sep  6 11:09:50 2025...
