
*** Running vivado
    with args -log level0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source level0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source level0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 46050
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: link_design -part xcu280-fsvh2892-2L-e -reconfig_partitions level0_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: level0_wrapper
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.dcp' for cell 'level0_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/ulp_Bert_layer_1_0.dcp' for cell 'level0_i/ulp/Bert_layer_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.dcp' for cell 'level0_i/ulp/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.dcp' for cell 'level0_i/ulp/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.dcp' for cell 'level0_i/ulp/ii_level0_wire'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.dcp' for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.dcp' for cell 'level0_i/ulp/ulp_cmp'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.dcp' for cell 'level0_i/ulp/ulp_ucs'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.dcp' for cell 'level0_i/ulp/SLR0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.dcp' for cell 'level0_i/ulp/SLR0/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_1/ulp_xbar_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15.dcp' for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.dcp' for cell 'level0_i/ulp/SLR1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.dcp' for cell 'level0_i/ulp/SLR1/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16.dcp' for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.dcp' for cell 'level0_i/ulp/SLR2/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2.dcp' for cell 'level0_i/ulp/SLR2/regslice_control_userpf'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17.dcp' for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_xbar_0/ulp_xbar_0.dcp' for cell 'level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_axi_apb_bridge_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_vip_S00_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_vip_S01_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_init_reduce_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_interconnect1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_interconnect0_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0.dcp' for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_0/bd_097b_build_info_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_2/bd_097b_user_debug_bridge_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_0/ip/ip_3/bd_097b_user_debug_hub_0.dcp' for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_2/bd_22c0_build_info_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/build_info'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_45/bd_22c0_clk_hbm_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clk_hbm_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_47/bd_22c0_fanout_aresetn_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/fanout_aresetn_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_57/bd_22c0_aclk_kernel_00_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/aclk_kernel_00_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_58/bd_22c0_aclk_kernel_00_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/aclk_kernel_00_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_61/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_62/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_63/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_64/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_65/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_66/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_67/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_68/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_69/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_70/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_71/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_72/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_75/bd_22c0_aclk_kernel_01_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/aclk_kernel_01_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_76/bd_22c0_aclk_kernel_01_cont_adapt_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/aclk_kernel_01_cont_adapt'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_79/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_80/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_81/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_82/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_83/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_84/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_85/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_86/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_87/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_88/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_89/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_90/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_1/bd_22c0_xbar_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/axi_ic_ctrl_mgmt_top/xbar'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_32/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_33/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_34/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_3'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_35/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_4'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_36/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_1'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_37/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_2'
INFO: [Project 1-454] Reading design checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_38/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.dcp' for cell 'level0_i/ulp/ulp_ucs/inst/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_3'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5470.102 ; gain = 6.988 ; free physical = 22592 ; free virtual = 188139
INFO: [Netlist 29-17] Analyzing 26648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 24 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_92/bd_22c0_psreset_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2_board.xdc] for cell 'level0_i/ulp/SLR2/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1_board.xdc] for cell 'level0_i/ulp/SLR1/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0_board.xdc] for cell 'level0_i/ulp/SLR0/axi_gpio_null/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_board.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_1/bd_bac8_psr0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_3/bd_baa4_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_2/bd_baa4_psr_aclk_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_1/ip/ip_1/bd_baa4_psr0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_2/bd_bac8_psr_aclk_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6996.531 ; gain = 11.871 ; free physical = 21171 ; free virtual = 186719
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'level0_i/ulp/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_74/bd_22c0_psreset_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/psreset_kernel_00/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_56/bd_22c0_psreset_aclk_freerun_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/psreset_aclk_freerun/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_48/bd_22c0_psreset_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/psreset_hbm/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/uuid_stamp.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_14/bd_22c0_gpio_ucs_control_status_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/ucs_control_status/gpio_ucs_control_status/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_6/bd_22c0_gpio_gapping_demand_0_board.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_2/ip/ip_3/bd_bac8_psr_aclk1_0_board.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/interconnect0_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_board.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [impl.pblocks.xdc:203]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [impl.pblocks.xdc:203]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7150.734 ; gain = 97.484 ; free physical = 21024 ; free virtual = 186572
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst [ip_pcie4c_uscale_plus_x1y0.xdc:228]
INFO: [Timing 38-35] Done setting XDC timing constraints. [ip_pcie4c_uscale_plus_x1y0.xdc:228]
set_switching_activity: Time (s): cpu = 00:10:05 ; elapsed = 00:02:52 . Memory (MB): peak = 12354.055 ; gain = 5197.320 ; free physical = 16437 ; free virtual = 181986
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_early.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12354.055 ; gain = 0.000 ; free physical = 16934 ; free virtual = 182483
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12354.055 ; gain = 0.000 ; free physical = 16935 ; free virtual = 182483
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12354.055 ; gain = 0.000 ; free physical = 16927 ; free virtual = 182475
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12354.055 ; gain = 0.000 ; free physical = 16936 ; free virtual = 182484
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12354.055 ; gain = 0.000 ; free physical = 16938 ; free virtual = 182487
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12354.055 ; gain = 0.000 ; free physical = 16931 ; free virtual = 182480
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12354.055 ; gain = 0.000 ; free physical = 16937 ; free virtual = 182485
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12354.055 ; gain = 0.000 ; free physical = 16941 ; free virtual = 182490
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12354.055 ; gain = 0.000 ; free physical = 16943 ; free virtual = 182491
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12354.055 ; gain = 0.000 ; free physical = 16936 ; free virtual = 182484
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12354.055 ; gain = 0.000 ; free physical = 16942 ; free virtual = 182491
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 12354.055 ; gain = 0.000 ; free physical = 16942 ; free virtual = 182491
WARNING: [Vivado 12-180] No cells matched 'level0_i/ulp/axi_data_sc'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_master*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_middle*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr0/inst/*slr_slave*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_master*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter NAME=~level0_i/ulp/axi_regslice*_slr1/inst/*slr_slave*'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc:83]
get_pins: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 14999.555 ; gain = 2645.500 ; free physical = 13446 ; free virtual = 178995
get_pins: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 14999.555 ; gain = 0.000 ; free physical = 13447 ; free virtual = 178996
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
get_cells: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15127.555 ; gain = 0.000 ; free physical = 16646 ; free virtual = 182195
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [xsdbm_gc_late_late.xdc:55]
all_fanout: Time (s): cpu = 00:01:46 ; elapsed = 00:00:23 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 16647 ; free virtual = 182196
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 16834 ; free virtual = 182383
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:06 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 16771 ; free virtual = 182320
get_clocks: Time (s): cpu = 00:01:33 ; elapsed = 00:00:28 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 16771 ; free virtual = 182320
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 16731 ; free virtual = 182280
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [impl.clocks.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/hw_bb_locked/level0_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 16587 ; free virtual = 182136
Restored from archive | CPU: 13.960000 secs | Memory: 240.638969 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 16584 ; free virtual = 182133
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I' is LOCed to site 'BUFGCE_DIV_X0Y44'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCTRL_X0Y28'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y81'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y29'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y76'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y3'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y65'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y95'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y17'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y32'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y31'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y33'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y58'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y63'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y94'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y25'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_5/bd_5941_s_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_6/bd_5941_m_ip_axi_ctrl_mgmt_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_7/bd_5941_s_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_8/bd_5941_m_ip_axi_ctrl_mgmt_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_mgmt_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_9/bd_5941_s_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_10/bd_5941_m_ip_axi_ctrl_user_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_11/bd_5941_s_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_12/bd_5941_m_ip_axi_ctrl_user_01_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_13/bd_5941_s_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_14/bd_5941_m_ip_axi_ctrl_user_02_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_02/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_15/bd_5941_s_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_16/bd_5941_m_ip_axi_ctrl_user_03_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_ctrl_user_03/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_17/bd_5941_s_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_c2h_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_18/bd_5941_m_ip_axi_data_c2h_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_c2h_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_19/bd_5941_s_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/s_ip_axi_data_h2c_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ii_level0_wire_0/bd_0/ip/ip_20/bd_5941_m_ip_axi_data_h2c_00_0_clocks.xdc] for cell 'level0_i/ulp/ii_level0_wire/inst/pxi_ii_core/inst/m_ip_axi_data_h2c_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 16479 ; free virtual = 182028
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'level0_i/ulp/ulp_cmp/inst/user_debug_hub/inst/xsdbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xdc] for cell 'level0_i/ulp/ulp_cmp/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice1_0_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_slice0_1_0_clocks.xdc] for cell 'level0_i/ulp/hmss_0/inst/path_1/slice0_1/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
INFO: [Vivado 12-3520] Assignment of 'interconnect1_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_0' are in the pblock. Changing the pblock assignment to 'path_0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc:62]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc] for cell 'level0_i/ulp/hmss_0/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_93/bd_22c0_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_59/bd_22c0_clkwiz_aclk_kernel_00_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_60/bd_22c0_clock_throttling_aclk_kernel_00_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_77/bd_22c0_clkwiz_aclk_kernel_01_0_late.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_78/bd_22c0_clock_throttling_aclk_kernel_01_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 16459 ; free virtual = 182008
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xdc] for cell 'level0_i/ulp/ulp_ucs/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, SEQ, VCC, PR_OUT_DFF[0].FDRE_PER, GND, FDRE_inst, and EXT_LPF' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_ctrl_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_ctrl_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_ctrl_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_ctrl_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_ctrl_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_kernel2_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_kernel2_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_kernel2_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_kernel2_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_kernel2_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'proc_sys_reset_freerun_slr0' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr0'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr0/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'proc_sys_reset_freerun_slr1' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr1'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr1/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'proc_sys_reset_freerun_slr2' are in the pblock. Changing the pblock assignment to 'proc_sys_reset_freerun_slr2'. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc:55]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0_slr.xdc] for cell 'level0_i/ulp/proc_sys_reset_freerun_slr2/U0'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0_slr.xdc] for cell 'level0_i/ulp/SLR0/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_15/ulp_s00_regslice_15_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m00_regslice_0/ulp_m00_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_0/ulp_auto_cc_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_m01_regslice_0/ulp_m01_regslice_0_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_1/ulp_auto_cc_1_clocks.xdc] for cell 'level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_clocks.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1_slr.xdc] for cell 'level0_i/ulp/SLR1/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_16/ulp_s00_regslice_16_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_2/ulp_auto_cc_2_clocks.xdc] for cell 'level0_i/ulp/SLR1/interconnect_axilite_user/s00_couplers/auto_cc/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_clocks.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2_slr.xdc] for cell 'level0_i/ulp/SLR2/regslice_control_userpf/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_s00_regslice_17/ulp_s00_regslice_17_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_auto_cc_3/ulp_auto_cc_3_clocks.xdc] for cell 'level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 439 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 70 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 18305 ; free virtual = 183855
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17127 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 49 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1363 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 97 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 288 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 553 instances
  RAM16X1S => RAM32X1S (RAMS32): 270 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 7776 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1410 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 46 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 641 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 347 instances
  RAM32X1S => RAM32X1S (RAMS32): 96 instances
  RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 3272 instances
  RAM64M => RAM64M (RAMD64E(x4)): 5 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 355 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 104 instances
  RAM64X1S => RAM64X1S (RAMS64E): 288 instances

137 Infos, 178 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:26:28 ; elapsed = 00:14:55 . Memory (MB): peak = 15127.562 ; gain = 12093.754 ; free physical = 18305 ; free virtual = 183855
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/_user_impl_clk.xdc]
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1133280
   registers : 2266560
   brams     : 1776
   dsps      : 8304
get_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 18299 ; free virtual = 183849
required resources:
   luts      : 324972
   registers : 283822
   brams     : 5794
   dsps      : 1408
CRITICAL WARNING: The available BRAMs may not be sufficient to accommodate the kernels
report_accelerator_utilization: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 18296 ; free virtual = 183847
report_utilization: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 18271 ; free virtual = 183822
INFO: System Diagram: Run step: synthed

INFO: [Timing 38-35] Done setting XDC timing constraints.
create_generated_clock: Time (s): cpu = 00:03:47 ; elapsed = 00:00:56 . Memory (MB): peak = 15127.562 ; gain = 0.000 ; free physical = 16471 ; free virtual = 182022
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 216 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 15159.574 ; gain = 32.012 ; free physical = 16233 ; free virtual = 181784

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 30b54c5e6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 15159.574 ; gain = 0.000 ; free physical = 16223 ; free virtual = 181774

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_fu_1934/dmul_64ns_64ns_64_8_max_dsp_1_U7930/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_fu_1934/dmul_64ns_64ns_64_8_max_dsp_1_U7930/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_fu_1934/dmul_64ns_64ns_64_8_max_dsp_1_U7931/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_fu_1934/dmul_64ns_64ns_64_8_max_dsp_1_U7931/Bert_layer_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_to_float_i12_l_j9_fu_1906/trunc_ln1144_reg_1084[2]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_to_float_i12_l_j9_fu_1906/trunc_ln1144_reg_1084[2]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Layer_norm_fu_1847/dadd_64ns_64ns_64_8_full_dsp_1_U5596/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Layer_norm_fu_1847/dadd_64ns_64ns_64_8_full_dsp_1_U5596/Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[38]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_Self_attention_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2_fu_441/flow_control_loop_pipe_sequential_init_U/add_ln121_reg_284[7]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_Self_attention_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2_fu_441/flow_control_loop_pipe_sequential_init_U/grp_Self_attention_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2_fu_441_ap_start_reg_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_479/flow_control_loop_pipe_sequential_init_U/select_ln164_reg_518[6]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_479/flow_control_loop_pipe_sequential_init_U/indvar_flatten50_fu_110[9]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_298/flow_control_loop_pipe_sequential_init_U/select_ln147_reg_1128[6]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_298/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_168[9]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_416/flow_control_loop_pipe_sequential_init_U/v100_1_addr_reg_762[5]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_416/flow_control_loop_pipe_sequential_init_U/indvar_flatten19_fu_136[7]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_416/trunc_ln1144_reg_819[2]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_416/trunc_ln1144_reg_819[2]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_428/flow_control_loop_pipe_sequential_init_U/trunc_ln95_reg_647[1]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_428/flow_control_loop_pipe_sequential_init_U/trunc_ln95_reg_647[1]_i_3, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_gemm_systolic_array_attn_fu_400/dataflow_parent_loop_proc91_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_962_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_171_pp0_iter1_reg_reg[0]_srl2_i_1__143 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_gemm_systolic_array_attn_fu_400/dataflow_parent_loop_proc91_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_962_1_U0/flow_control_loop_pipe_U/k_02_fu_50[6]_i_4, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_gemm_systolic_array_attn_fu_400/dataflow_parent_loop_proc91_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_966_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_171_pp0_iter1_reg_reg[0]_srl2_i_1__147 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_gemm_systolic_array_attn_fu_400/dataflow_parent_loop_proc91_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/PE_966_1_U0/flow_control_loop_pipe_U/k_02_fu_50[6]_i_4__3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_gemm_systolic_array_attn_fu_400/dataflow_parent_loop_proc91_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/systolic_array_k_64_1_Block_for_end125_proc_U0/ap_return_0_preg[23]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_gemm_systolic_array_attn_fu_400/dataflow_parent_loop_proc91_U0/dataflow_in_loop_VITIS_LOOP_66_1_U0/systolic_array_k_64_1_U0/systolic_array_k_64_1_Block_for_end125_proc_U0/ap_return_0_preg[23]_i_2__0, which resulted in an inversion of 554 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_gemm_systolic_array_cont_fu_463/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0/systolic_array_k_12_1_Block_for_end125_proc_U0/ap_return_0_preg[23]_i_1__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Self_attention_fu_1616/grp_gemm_systolic_array_cont_fu_463/dataflow_parent_loop_proc_U0/dataflow_in_loop_VITIS_LOOP_112_1_U0/systolic_array_k_12_1_U0/systolic_array_k_12_1_Block_for_end125_proc_U0/ap_return_0_preg[23]_i_2__1, which resulted in an inversion of 548 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/init_block_AB_proc43_U0/grp_init_block_AB_proc43_Pipeline_init_block_AB_fu_260/B_0_load_reg_836[23]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/init_block_AB_proc43_U0/grp_init_block_AB_proc43_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/q0[23]_i_3__8, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1134_1_U0/mul_24s_24s_40_2_1_U3556/ap_enable_reg_pp0_iter2_i_1__313 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1134_1_U0/SRL_SIG_reg[22][0]_srl23_i_8__1, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1147_1_U0/mul_24s_24s_40_2_1_U3621/ap_enable_reg_pp0_iter2_i_1__224 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1147_1_U0/SRL_SIG_reg[20][0]_srl21_i_8__3, which resulted in an inversion of 48 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1148_1_U0/mul_24s_24s_40_2_1_U3626/ap_enable_reg_pp0_iter2_i_1__223 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1148_1_U0/SRL_SIG_reg[19][0]_srl20_i_8__5, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1162_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_171_pp0_iter1_reg_reg[0]_srl2_i_1__201 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1162_1_U0/flow_control_loop_pipe_U/k_02_fu_50[9]_i_3__169, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1175_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_171_pp0_iter1_reg_reg[0]_srl2_i_1__198 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1175_1_U0/flow_control_loop_pipe_U/k_02_fu_50[9]_i_3__166, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1185_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_171_pp0_iter1_reg_reg[0]_srl2_i_1__197 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1185_1_U0/flow_control_loop_pipe_U/k_02_fu_50[9]_i_3__165, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1196_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_171_pp0_iter1_reg_reg[0]_srl2_i_1__194 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1196_1_U0/flow_control_loop_pipe_U/k_02_fu_50[9]_i_3__162, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1197_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_171_pp0_iter1_reg_reg[0]_srl2_i_1__193 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1197_1_U0/flow_control_loop_pipe_U/k_02_fu_50[9]_i_4__161, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1198_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_171_pp0_iter1_reg_reg[0]_srl2_i_1__192 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1198_1_U0/flow_control_loop_pipe_U/k_02_fu_50[9]_i_4__160, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1204_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_171_pp0_iter1_reg_reg[0]_srl2_i_1__191 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1204_1_U0/flow_control_loop_pipe_U/k_02_fu_50[9]_i_3__161, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1213_1_U0/mul_24s_24s_40_2_1_U3951/ap_enable_reg_pp0_iter2_i_1__290 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1213_1_U0/SRL_SIG_reg[9][0]_srl10_i_7__12, which resulted in an inversion of 48 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1223_1_U0/flow_control_loop_pipe_U/icmp_ln8_reg_171_pp0_iter1_reg_reg[0]_srl2_i_1__190 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1223_1_U0/flow_control_loop_pipe_U/k_02_fu_50[9]_i_3__160, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1225_1_U0/mul_24s_24s_40_2_1_U4011/ap_enable_reg_pp0_iter2_i_1__286 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1225_1_U0/SRL_SIG_reg[8][0]_srl9_i_7__9, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1226_1_U0/mul_24s_24s_40_2_1_U4016/ap_enable_reg_pp0_iter2_i_1__285 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1226_1_U0/SRL_SIG_reg[7][0]_srl8_i_6__9, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1238_1_U0/mul_24s_24s_40_2_1_U4076/ap_enable_reg_pp0_iter2_i_1__279 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1238_1_U0/SRL_SIG_reg[6][0]_srl7_i_6__4, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1239_1_U0/mul_24s_24s_40_2_1_U4081/ap_enable_reg_pp0_iter2_i_1__278 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1239_1_U0/SRL_SIG_reg[5][0]_srl6_i_6__5, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1251_1_U0/mul_24s_24s_40_2_1_U4141/ap_enable_reg_pp0_iter2_i_1__272 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1251_1_U0/SRL_SIG_reg[4][0]_srl5_i_6__3, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1252_1_U0/mul_24s_24s_40_2_1_U4146/ap_enable_reg_pp0_iter2_i_1__271 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1252_1_U0/SRL_SIG_reg[3][0]_srl4_i_5__2, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1264_1_U0/mul_24s_24s_40_2_1_U4206/ap_enable_reg_pp0_iter2_i_1__265 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1264_1_U0/SRL_SIG_reg[2][0]_srl3_i_5__1, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1265_1_U0/mul_24s_24s_40_2_1_U4211/ap_enable_reg_pp0_iter2_i_1__293 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds0_fu_1693/dataflow_in_loop_VITIS_LOOP_158_1_U0/systolic_array_k_768_945_1_U0/PE_1265_1_U0/mOutPtr[1]_i_3__1088, which resulted in an inversion of 45 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1003_1_U0/mul_24s_24s_40_2_1_U5915/ap_enable_reg_pp0_iter2_i_1__405 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1003_1_U0/SRL_SIG_reg[20][0]_srl21_i_8__8, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1004_1_U0/mul_24s_24s_40_2_1_U5920/ap_enable_reg_pp0_iter2_i_1__404 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1004_1_U0/SRL_SIG_reg[19][0]_srl20_i_8__10, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1016_1_U0/mul_24s_24s_40_2_1_U5980/ap_enable_reg_pp0_iter2_i_1__397 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1016_1_U0/SRL_SIG_reg[18][0]_srl19_i_8__9, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1017_1_U0/mul_24s_24s_40_2_1_U5985/ap_enable_reg_pp0_iter2_i_1__396 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1017_1_U0/SRL_SIG_reg[17][0]_srl18_i_8__12, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1029_1_U0/mul_24s_24s_40_2_1_U6045/ap_enable_reg_pp0_iter2_i_1__453 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1029_1_U0/SRL_SIG_reg[16][0]_srl17_i_8__21, which resulted in an inversion of 48 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1030_1_U0/mul_24s_24s_40_2_1_U6050/ap_enable_reg_pp0_iter2_i_1__452 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1030_1_U0/SRL_SIG_reg[15][0]_srl16_i_7__24, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1042_1_U0/mul_24s_24s_40_2_1_U6110/ap_enable_reg_pp0_iter2_i_1__366 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1042_1_U0/SRL_SIG_reg[14][0]_srl15_i_7__18, which resulted in an inversion of 51 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1043_1_U0/mul_24s_24s_40_2_1_U6115/ap_enable_reg_pp0_iter2_i_1__365 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1043_1_U0/SRL_SIG_reg[13][0]_srl14_i_7__19, which resulted in an inversion of 48 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1055_1_U0/mul_24s_24s_40_2_1_U6175/ap_enable_reg_pp0_iter2_i_1__362 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1055_1_U0/SRL_SIG_reg[12][0]_srl13_i_7__22, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1056_1_U0/mul_24s_24s_40_2_1_U6180/ap_enable_reg_pp0_iter2_i_1__361 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1056_1_U0/SRL_SIG_reg[11][0]_srl12_i_7__16, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1068_1_U0/mul_24s_24s_40_2_1_U6240/ap_enable_reg_pp0_iter2_i_1__358 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1068_1_U0/SRL_SIG_reg[10][0]_srl11_i_7__18, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1069_1_U0/mul_24s_24s_40_2_1_U6245/ap_enable_reg_pp0_iter2_i_1__467 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1069_1_U0/mOutPtr[1]_i_3__1589, which resulted in an inversion of 51 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1081_1_U0/mul_24s_24s_40_2_1_U6305/ap_enable_reg_pp0_iter2_i_1__465 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1081_1_U0/mOutPtr[1]_i_3__1588, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1082_1_U0/mul_24s_24s_40_2_1_U6310/ap_enable_reg_pp0_iter2_i_1__459 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1082_1_U0/SRL_SIG_reg[7][0]_srl8_i_6__14, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1094_1_U0/mul_24s_24s_40_2_1_U6370/ap_enable_reg_pp0_iter2_i_1__457 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1094_1_U0/SRL_SIG_reg[6][0]_srl7_i_7__5, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1121_1_U0/mul_24s_24s_40_2_1_U6505/ap_enable_reg_pp0_iter2_i_1__338 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_1121_1_U0/k_02_fu_50[9]_i_4__293, which resulted in an inversion of 40 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_991_1_U0/mul_24s_24s_40_2_1_U5855/ap_enable_reg_pp0_iter2_i_1__415 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/PE_991_1_U0/SRL_SIG_reg[21][0]_srl22_i_8__6, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/systolic_array_k_768_944_1_Block_for_end125_proc_U0/ap_return_0_preg[23]_i_1__1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds1_fu_1866/dataflow_in_loop_VITIS_LOOP_205_1_U0/systolic_array_k_768_944_1_U0/systolic_array_k_768_944_1_Block_for_end125_proc_U0/mOutPtr[4]_i_3__202, which resulted in an inversion of 126 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds2_fu_2000/dataflow_in_loop_VITIS_LOOP_251_1_U0/init_block_AB_proc67_U0/grp_init_block_AB_proc67_Pipeline_init_block_AB_fu_260/A_0_load_reg_820[23]_i_1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds2_fu_2000/dataflow_in_loop_VITIS_LOOP_251_1_U0/init_block_AB_proc67_U0/grp_init_block_AB_proc67_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/q0[23]_i_3__24, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds2_fu_2000/dataflow_in_loop_VITIS_LOOP_251_1_U0/systolic_array_k_3072_1_U0/systolic_array_k_3072_1_Block_for_end125_proc_U0/ap_return_0_preg[23]_i_1__2 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_ds2_fu_2000/dataflow_in_loop_VITIS_LOOP_251_1_U0/systolic_array_k_3072_1_U0/systolic_array_k_3072_1_Block_for_end125_proc_U0/SRL_SIG[0][23]_i_3__18, which resulted in an inversion of 125 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc79_U0/grp_init_block_AB_proc79_Pipeline_init_block_AB_fu_260/B_0_load_reg_836[23]_i_1__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/init_block_AB_proc79_U0/grp_init_block_AB_proc79_Pipeline_init_block_AB_fu_260/flow_control_loop_pipe_sequential_init_U/ram_reg_0_0_i_18__7, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1279_1_U0/mul_24s_24s_40_2_1_U395/ap_enable_reg_pp0_iter2_i_1__138 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1279_1_U0/SRL_SIG_reg[21][0]_srl22_i_8__0, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1291_1_U0/mul_24s_24s_40_2_1_U455/ap_enable_reg_pp0_iter2_i_1__135 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1291_1_U0/SRL_SIG_reg[20][0]_srl21_i_8__1, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1292_1_U0/mul_24s_24s_40_2_1_U460/ap_enable_reg_pp0_iter2_i_1__134 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1292_1_U0/SRL_SIG_reg[19][0]_srl20_i_8__3, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1304_1_U0/mul_24s_24s_40_2_1_U520/ap_enable_reg_pp0_iter2_i_1__131 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1304_1_U0/SRL_SIG_reg[18][0]_srl19_i_8__4, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1305_1_U0/mul_24s_24s_40_2_1_U525/ap_enable_reg_pp0_iter2_i_1__84 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1305_1_U0/SRL_SIG_reg[17][0]_srl18_i_8, which resulted in an inversion of 49 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1317_1_U0/mul_24s_24s_40_2_1_U585/ap_enable_reg_pp0_iter2_i_1__74 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1317_1_U0/SRL_SIG_reg[16][0]_srl17_i_9, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1318_1_U0/mul_24s_24s_40_2_1_U590/ap_enable_reg_pp0_iter2_i_1__73 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1318_1_U0/SRL_SIG_reg[15][0]_srl16_i_8__0, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1331_1_U0/mul_24s_24s_40_2_1_U655/ap_enable_reg_pp0_iter2_i_1__55 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1331_1_U0/mOutPtr[1]_i_3__154, which resulted in an inversion of 48 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1343_1_U0/mul_24s_24s_40_2_1_U715/ap_enable_reg_pp0_iter2_i_1__48 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1343_1_U0/mOutPtr[1]_i_3__153, which resulted in an inversion of 48 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1344_1_U0/mul_24s_24s_40_2_1_U720/ap_enable_reg_pp0_iter2_i_1__47 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1344_1_U0/k_02_fu_50[9]_i_4__59, which resulted in an inversion of 41 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1356_1_U0/mul_24s_24s_40_2_1_U780/ap_enable_reg_pp0_iter2_i_1__40 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1356_1_U0/k_02_fu_50[9]_i_4__40, which resulted in an inversion of 48 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1395_1_U0/mul_24s_24s_40_2_1_U975/ap_enable_reg_pp0_iter2_i_1__0__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1395_1_U0/mOutPtr[1]_i_3__9, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1396_1_U0/mul_24s_24s_40_2_1_U980/ap_enable_reg_pp0_iter2_i_1__1__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_gemm_systolic_array_qkv_626_632_640_693_699_705_723_730_739_fu_1469/dataflow_in_loop_VITIS_LOOP_20_1_U0/systolic_array_k_768_1_U0/PE_1396_1_U0/SRL_SIG_reg[3][0]_srl4_i_5__0, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1 into driver instance level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[3]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0 into driver instance level0_i/ulp/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2 into driver instance level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 144 inverter(s) to 1871 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ecd89b9f

Time (s): cpu = 00:03:23 ; elapsed = 00:01:57 . Memory (MB): peak = 15159.574 ; gain = 0.000 ; free physical = 17205 ; free virtual = 182757
INFO: [Opt 31-389] Phase Retarget created 572 cells and removed 1152 cells
INFO: [Opt 31-1021] In phase Retarget, 9807 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 247 inverter(s) to 327 load pin(s).
Phase 2 Constant propagation | Checksum: 1ca86e130

Time (s): cpu = 00:03:40 ; elapsed = 00:02:14 . Memory (MB): peak = 15159.574 ; gain = 0.000 ; free physical = 17127 ; free virtual = 182679
INFO: [Opt 31-389] Phase Constant propagation created 1821 cells and removed 6896 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1739 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ba746242

Time (s): cpu = 00:04:35 ; elapsed = 00:03:10 . Memory (MB): peak = 15159.574 ; gain = 0.000 ; free physical = 17190 ; free virtual = 182742
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2918 cells
INFO: [Opt 31-1021] In phase Sweep, 1411448 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv_BUFG_inst, Net: level0_i/ulp/Bert_layer_1/inst/ap_rst_n_inv
Phase 4 BUFG optimization | Checksum: 22dd61688

Time (s): cpu = 00:05:27 ; elapsed = 00:03:38 . Memory (MB): peak = 15159.574 ; gain = 0.000 ; free physical = 17505 ; free virtual = 183057
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22437a9ab

Time (s): cpu = 00:05:37 ; elapsed = 00:03:47 . Memory (MB): peak = 15159.574 ; gain = 0.000 ; free physical = 17553 ; free virtual = 183104
INFO: [Opt 31-389] Phase Shift Register Optimization created 13 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_fu_1934/grp_generic_tanh_float_s_fu_535/fadd_32ns_32ns_32_7_full_dsp_1_x_U7901/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__0 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_fu_1934/grp_generic_tanh_float_s_fu_535/fadd_32ns_32ns_32_7_full_dsp_1_x_U7901/Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_3, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_fu_1934/grp_generic_tanh_float_s_fu_535/fsub_32ns_32ns_32_7_full_dsp_1_x_U7900/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_1__1 into driver instance level0_i/ulp/Bert_layer_1/inst/grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j10_fu_1934/grp_generic_tanh_float_s_fu_535/fsub_32ns_32ns_32_7_full_dsp_1_x_U7900/Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_x_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[0]_i_3, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 23db996fb

Time (s): cpu = 00:05:52 ; elapsed = 00:04:03 . Memory (MB): peak = 15159.574 ; gain = 0.000 ; free physical = 17557 ; free virtual = 183109
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1814 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             572  |            1152  |                                           9807  |
|  Constant propagation         |            1821  |            6896  |                                           1739  |
|  Sweep                        |               0  |            2918  |                                        1411448  |
|  BUFG optimization            |               2  |               0  |                                             11  |
|  Shift Register Optimization  |              13  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                           1814  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 15159.574 ; gain = 0.000 ; free physical = 17573 ; free virtual = 183124
Ending Logic Optimization Task | Checksum: 1d76f991a

Time (s): cpu = 00:06:20 ; elapsed = 00:04:29 . Memory (MB): peak = 15159.574 ; gain = 0.000 ; free physical = 17576 ; free virtual = 183128

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5992 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1d76f991a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 15383.559 ; gain = 223.984 ; free physical = 17561 ; free virtual = 183113

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d76f991a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15383.559 ; gain = 0.000 ; free physical = 17554 ; free virtual = 183106

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.2 . Memory (MB): peak = 15383.559 ; gain = 0.000 ; free physical = 17563 ; free virtual = 183115
Ending Netlist Obfuscation Task | Checksum: 1d76f991a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 15383.559 ; gain = 0.000 ; free physical = 17567 ; free virtual = 183118
INFO: [Common 17-83] Releasing license: Implementation
237 Infos, 178 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:08 ; elapsed = 00:05:54 . Memory (MB): peak = 15383.559 ; gain = 255.996 ; free physical = 17568 ; free virtual = 183119
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -retiming
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB18 and RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 11588 of such cell types but only 3552 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 11979 of such cell types but only 4032 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36/FIFO cells than are available in Pblock 'pblock_dynamic_region'. This design requires 5794 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 5987 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Pblock pblock_dynamic_region (This design requires more RAMB36E2 cells than are available in Pblock 'pblock_dynamic_region'. This design requires 5794 of such cell types but only 1776 compatible sites are available in Pblock 'pblock_dynamic_region'. Please consider increasing the span of Pblock 'pblock_dynamic_region' or removing cells from it.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 5987 of such cell types but only 2016 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
INFO: [Vivado_Tcl 4-198] DRC finished with 6 Errors, 216 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
247 Infos, 179 Warnings, 2 Critical Warnings and 7 Errors encountered.
place_design failed
place_design: Time (s): cpu = 00:12:31 ; elapsed = 00:03:26 . Memory (MB): peak = 15415.574 ; gain = 32.016 ; free physical = 13918 ; free virtual = 179471
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 19:33:40 2023...
