// Seed: 1705354879
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wand id_1;
  wire id_5;
  assign module_1.id_4 = 0;
  wire id_6;
  ;
  generate
    wire id_7;
    assign id_1 = -1'h0;
  endgenerate
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    input wire id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wand id_6,
    output supply1 id_7,
    output tri0 id_8
);
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_12,
      id_17
  );
endmodule
