{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492101317685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492101317685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 19:35:17 2017 " "Processing started: Thu Apr 13 19:35:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492101317685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492101317685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my1 -c my1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off my1 -c my1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492101317685 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492101318400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_rsp_xbar_mux " "Found entity 1: embcpu_rsp_xbar_mux" {  } { { "embcpu/synthesis/submodules/embcpu_rsp_xbar_mux.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_rsp_xbar_demux " "Found entity 1: embcpu_rsp_xbar_demux" {  } { { "embcpu/synthesis/submodules/embcpu_rsp_xbar_demux.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_pio_0 " "Found entity 1: embcpu_pio_0" {  } { { "embcpu/synthesis/submodules/embcpu_pio_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_onchip_memory2_0 " "Found entity 1: embcpu_onchip_memory2_0" {  } { { "embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_test_bench " "Found entity 1: embcpu_nios2_qsys_0_test_bench" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_test_bench.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_oci_test_bench " "Found entity 1: embcpu_nios2_qsys_0_oci_test_bench" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: embcpu_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: embcpu_nios2_qsys_0_jtag_debug_module_tck" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: embcpu_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_register_bank_a_module " "Found entity 1: embcpu_nios2_qsys_0_register_bank_a_module" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcpu_nios2_qsys_0_register_bank_b_module " "Found entity 2: embcpu_nios2_qsys_0_register_bank_b_module" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "3 embcpu_nios2_qsys_0_nios2_oci_debug " "Found entity 3: embcpu_nios2_qsys_0_nios2_oci_debug" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "4 embcpu_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: embcpu_nios2_qsys_0_ociram_sp_ram_module" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "5 embcpu_nios2_qsys_0_nios2_ocimem " "Found entity 5: embcpu_nios2_qsys_0_nios2_ocimem" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "6 embcpu_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: embcpu_nios2_qsys_0_nios2_avalon_reg" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "7 embcpu_nios2_qsys_0_nios2_oci_break " "Found entity 7: embcpu_nios2_qsys_0_nios2_oci_break" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "8 embcpu_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: embcpu_nios2_qsys_0_nios2_oci_xbrk" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "9 embcpu_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: embcpu_nios2_qsys_0_nios2_oci_dbrk" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "10 embcpu_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: embcpu_nios2_qsys_0_nios2_oci_itrace" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "11 embcpu_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: embcpu_nios2_qsys_0_nios2_oci_td_mode" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "12 embcpu_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: embcpu_nios2_qsys_0_nios2_oci_dtrace" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "13 embcpu_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: embcpu_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "14 embcpu_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: embcpu_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "15 embcpu_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: embcpu_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "16 embcpu_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: embcpu_nios2_qsys_0_nios2_oci_fifo" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "17 embcpu_nios2_qsys_0_nios2_oci_pib " "Found entity 17: embcpu_nios2_qsys_0_nios2_oci_pib" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "18 embcpu_nios2_qsys_0_nios2_oci_im " "Found entity 18: embcpu_nios2_qsys_0_nios2_oci_im" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "19 embcpu_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: embcpu_nios2_qsys_0_nios2_performance_monitors" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "20 embcpu_nios2_qsys_0_nios2_oci " "Found entity 20: embcpu_nios2_qsys_0_nios2_oci" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""} { "Info" "ISGN_ENTITY_NAME" "21 embcpu_nios2_qsys_0 " "Found entity 21: embcpu_nios2_qsys_0" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_irq_mapper " "Found entity 1: embcpu_irq_mapper" {  } { { "embcpu/synthesis/submodules/embcpu_irq_mapper.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embcpu_id_router.sv(48) " "Verilog HDL Declaration information at embcpu_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embcpu/synthesis/submodules/embcpu_id_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492101318528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embcpu_id_router.sv(49) " "Verilog HDL Declaration information at embcpu_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embcpu/synthesis/submodules/embcpu_id_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492101318528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcpu/synthesis/submodules/embcpu_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_id_router_default_decode " "Found entity 1: embcpu_id_router_default_decode" {  } { { "embcpu/synthesis/submodules/embcpu_id_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318529 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcpu_id_router " "Found entity 2: embcpu_id_router" {  } { { "embcpu/synthesis/submodules/embcpu_id_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_cmd_xbar_mux " "Found entity 1: embcpu_cmd_xbar_mux" {  } { { "embcpu/synthesis/submodules/embcpu_cmd_xbar_mux.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/embcpu_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_cmd_xbar_demux " "Found entity 1: embcpu_cmd_xbar_demux" {  } { { "embcpu/synthesis/submodules/embcpu_cmd_xbar_demux.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embcpu_addr_router.sv(48) " "Verilog HDL Declaration information at embcpu_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embcpu/synthesis/submodules/embcpu_addr_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492101318537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embcpu_addr_router.sv(49) " "Verilog HDL Declaration information at embcpu_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embcpu/synthesis/submodules/embcpu_addr_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492101318538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/embcpu_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcpu/synthesis/submodules/embcpu_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcpu_addr_router_default_decode " "Found entity 1: embcpu_addr_router_default_decode" {  } { { "embcpu/synthesis/submodules/embcpu_addr_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318538 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcpu_addr_router " "Found entity 2: embcpu_addr_router" {  } { { "embcpu/synthesis/submodules/embcpu_addr_router.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "embcpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "embcpu/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "embcpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "embcpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "embcpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "embcpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "embcpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318566 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embcpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "embcpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101318570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101318570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpu_pio_0_s1_translator-rtl " "Found design unit 1: embcpu_pio_0_s1_translator-rtl" {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319002 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpu_pio_0_s1_translator " "Found entity 1: embcpu_pio_0_s1_translator" {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101319002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpu_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: embcpu_onchip_memory2_0_s1_translator-rtl" {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319006 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpu_onchip_memory2_0_s1_translator " "Found entity 1: embcpu_onchip_memory2_0_s1_translator" {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101319006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpu_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: embcpu_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319009 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: embcpu_nios2_qsys_0_jtag_debug_module_translator" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101319009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpu_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: embcpu_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319012 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_instruction_master_translator " "Found entity 1: embcpu_nios2_qsys_0_instruction_master_translator" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101319012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpu_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: embcpu_nios2_qsys_0_data_master_translator-rtl" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319015 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpu_nios2_qsys_0_data_master_translator " "Found entity 1: embcpu_nios2_qsys_0_data_master_translator" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101319015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcpu/synthesis/embcpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcpu/synthesis/embcpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcpu-rtl " "Found design unit 1: embcpu-rtl" {  } { { "embcpu/synthesis/embcpu.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319023 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcpu " "Found entity 1: embcpu" {  } { { "embcpu/synthesis/embcpu.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101319023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my1_top-rtl " "Found design unit 1: my1_top-rtl" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319026 ""} { "Info" "ISGN_ENTITY_NAME" "1 my1_top " "Found entity 1: my1_top" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101319026 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpu_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at embcpu_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492101319039 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpu_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at embcpu_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492101319039 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpu_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at embcpu_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492101319039 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcpu_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at embcpu_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492101319043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my1_top " "Elaborating entity \"my1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492101319162 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RST my1.vhd(31) " "VHDL Signal Declaration warning at my1.vhd(31): used explicit default value for signal \"RST\" because signal was never assigned a value" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1492101319164 "|my1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu embcpu:niosinst " "Elaborating entity \"embcpu\" for hierarchy \"embcpu:niosinst\"" {  } { { "my1.vhd" "niosinst" { Text "D:/speccy/my1/my1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0 embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"embcpu_nios2_qsys_0\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\"" {  } { { "embcpu/synthesis/embcpu.vhd" "nios2_qsys_0" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_test_bench embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_test_bench:the_embcpu_nios2_qsys_0_test_bench " "Elaborating entity \"embcpu_nios2_qsys_0_test_bench\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_test_bench:the_embcpu_nios2_qsys_0_test_bench\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_test_bench" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_register_bank_a_module embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_a_module:embcpu_nios2_qsys_0_register_bank_a " "Elaborating entity \"embcpu_nios2_qsys_0_register_bank_a_module\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_a_module:embcpu_nios2_qsys_0_register_bank_a\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "embcpu_nios2_qsys_0_register_bank_a" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_a_module:embcpu_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_a_module:embcpu_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_altsyncram" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_a_module:embcpu_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_a_module:embcpu_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_a_module:embcpu_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_a_module:embcpu_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embcpu_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"embcpu_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319636 ""}  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492101319636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cog1 " "Found entity 1: altsyncram_cog1" {  } { { "db/altsyncram_cog1.tdf" "" { Text "D:/speccy/my1/db/altsyncram_cog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101319718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cog1 embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_a_module:embcpu_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cog1:auto_generated " "Elaborating entity \"altsyncram_cog1\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_a_module:embcpu_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_register_bank_b_module embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_b_module:embcpu_nios2_qsys_0_register_bank_b " "Elaborating entity \"embcpu_nios2_qsys_0_register_bank_b_module\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_b_module:embcpu_nios2_qsys_0_register_bank_b\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "embcpu_nios2_qsys_0_register_bank_b" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_b_module:embcpu_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_b_module:embcpu_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_altsyncram" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_b_module:embcpu_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_b_module:embcpu_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_b_module:embcpu_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_b_module:embcpu_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embcpu_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"embcpu_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319891 ""}  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492101319891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dog1 " "Found entity 1: altsyncram_dog1" {  } { { "db/altsyncram_dog1.tdf" "" { Text "D:/speccy/my1/db/altsyncram_dog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101319970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101319970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dog1 embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_b_module:embcpu_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dog1:auto_generated " "Elaborating entity \"altsyncram_dog1\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_register_bank_b_module:embcpu_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101319972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_nios2_oci" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci_debug embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_debug:the_embcpu_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_debug:the_embcpu_nios2_qsys_0_nios2_oci_debug\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_nios2_oci_debug" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_debug:the_embcpu_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_debug:the_embcpu_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_debug:the_embcpu_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_debug:the_embcpu_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101320180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_debug:the_embcpu_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_debug:the_embcpu_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320180 ""}  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492101320180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_ocimem embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_ocimem:the_embcpu_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_ocimem\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_ocimem:the_embcpu_nios2_qsys_0_nios2_ocimem\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_nios2_ocimem" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_ociram_sp_ram_module embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_ocimem:the_embcpu_nios2_qsys_0_nios2_ocimem\|embcpu_nios2_qsys_0_ociram_sp_ram_module:embcpu_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"embcpu_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_ocimem:the_embcpu_nios2_qsys_0_nios2_ocimem\|embcpu_nios2_qsys_0_ociram_sp_ram_module:embcpu_nios2_qsys_0_ociram_sp_ram\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "embcpu_nios2_qsys_0_ociram_sp_ram" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_ocimem:the_embcpu_nios2_qsys_0_nios2_ocimem\|embcpu_nios2_qsys_0_ociram_sp_ram_module:embcpu_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_ocimem:the_embcpu_nios2_qsys_0_nios2_ocimem\|embcpu_nios2_qsys_0_ociram_sp_ram_module:embcpu_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_altsyncram" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_ocimem:the_embcpu_nios2_qsys_0_nios2_ocimem\|embcpu_nios2_qsys_0_ociram_sp_ram_module:embcpu_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_ocimem:the_embcpu_nios2_qsys_0_nios2_ocimem\|embcpu_nios2_qsys_0_ociram_sp_ram_module:embcpu_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101320248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_ocimem:the_embcpu_nios2_qsys_0_nios2_ocimem\|embcpu_nios2_qsys_0_ociram_sp_ram_module:embcpu_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_ocimem:the_embcpu_nios2_qsys_0_nios2_ocimem\|embcpu_nios2_qsys_0_ociram_sp_ram_module:embcpu_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embcpu_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"embcpu_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320248 ""}  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492101320248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g581.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g581.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g581 " "Found entity 1: altsyncram_g581" {  } { { "db/altsyncram_g581.tdf" "" { Text "D:/speccy/my1/db/altsyncram_g581.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101320327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101320327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g581 embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_ocimem:the_embcpu_nios2_qsys_0_nios2_ocimem\|embcpu_nios2_qsys_0_ociram_sp_ram_module:embcpu_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_g581:auto_generated " "Elaborating entity \"altsyncram_g581\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_ocimem:the_embcpu_nios2_qsys_0_nios2_ocimem\|embcpu_nios2_qsys_0_ociram_sp_ram_module:embcpu_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_g581:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_avalon_reg embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_avalon_reg:the_embcpu_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_avalon_reg:the_embcpu_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_nios2_avalon_reg" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci_break embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_break:the_embcpu_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci_break\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_break:the_embcpu_nios2_qsys_0_nios2_oci_break\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_nios2_oci_break" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci_xbrk embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_xbrk:the_embcpu_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_xbrk:the_embcpu_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci_dbrk embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_dbrk:the_embcpu_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_dbrk:the_embcpu_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci_itrace embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_itrace:the_embcpu_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_itrace:the_embcpu_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_nios2_oci_itrace" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci_dtrace embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_dtrace:the_embcpu_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_dtrace:the_embcpu_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci_td_mode embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_dtrace:the_embcpu_nios2_qsys_0_nios2_oci_dtrace\|embcpu_nios2_qsys_0_nios2_oci_td_mode:embcpu_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_dtrace:the_embcpu_nios2_qsys_0_nios2_oci_dtrace\|embcpu_nios2_qsys_0_nios2_oci_td_mode:embcpu_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "embcpu_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci_fifo embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_fifo:the_embcpu_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_fifo:the_embcpu_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_nios2_oci_fifo" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci_compute_tm_count embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_fifo:the_embcpu_nios2_qsys_0_nios2_oci_fifo\|embcpu_nios2_qsys_0_nios2_oci_compute_tm_count:embcpu_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_fifo:the_embcpu_nios2_qsys_0_nios2_oci_fifo\|embcpu_nios2_qsys_0_nios2_oci_compute_tm_count:embcpu_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "embcpu_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci_fifowp_inc embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_fifo:the_embcpu_nios2_qsys_0_nios2_oci_fifo\|embcpu_nios2_qsys_0_nios2_oci_fifowp_inc:embcpu_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_fifo:the_embcpu_nios2_qsys_0_nios2_oci_fifo\|embcpu_nios2_qsys_0_nios2_oci_fifowp_inc:embcpu_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "embcpu_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci_fifocount_inc embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_fifo:the_embcpu_nios2_qsys_0_nios2_oci_fifo\|embcpu_nios2_qsys_0_nios2_oci_fifocount_inc:embcpu_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_fifo:the_embcpu_nios2_qsys_0_nios2_oci_fifo\|embcpu_nios2_qsys_0_nios2_oci_fifocount_inc:embcpu_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "embcpu_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_oci_test_bench embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_fifo:the_embcpu_nios2_qsys_0_nios2_oci_fifo\|embcpu_nios2_qsys_0_oci_test_bench:the_embcpu_nios2_qsys_0_oci_test_bench " "Elaborating entity \"embcpu_nios2_qsys_0_oci_test_bench\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_fifo:the_embcpu_nios2_qsys_0_nios2_oci_fifo\|embcpu_nios2_qsys_0_oci_test_bench:the_embcpu_nios2_qsys_0_oci_test_bench\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_oci_test_bench" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320679 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "embcpu_nios2_qsys_0_oci_test_bench " "Entity \"embcpu_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_oci_test_bench" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1492101320680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci_pib embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_pib:the_embcpu_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_pib:the_embcpu_nios2_qsys_0_nios2_oci_pib\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_nios2_oci_pib" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_nios2_oci_im embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_im:the_embcpu_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"embcpu_nios2_qsys_0_nios2_oci_im\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_nios2_oci_im:the_embcpu_nios2_qsys_0_nios2_oci_im\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_nios2_oci_im" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_jtag_debug_module_wrapper embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"embcpu_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_jtag_debug_module_tck embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|embcpu_nios2_qsys_0_jtag_debug_module_tck:the_embcpu_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"embcpu_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|embcpu_nios2_qsys_0_jtag_debug_module_tck:the_embcpu_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embcpu_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_jtag_debug_module_sysclk embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|embcpu_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpu_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"embcpu_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|embcpu_nios2_qsys_0_jtag_debug_module_sysclk:the_embcpu_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embcpu_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpu_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpu_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" "embcpu_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpu_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpu_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101320903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpu_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpu_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320903 ""}  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492101320903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpu_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpu_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320905 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpu_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpu_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpu_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"embcpu:niosinst\|embcpu_nios2_qsys_0:nios2_qsys_0\|embcpu_nios2_qsys_0_nios2_oci:the_embcpu_nios2_qsys_0_nios2_oci\|embcpu_nios2_qsys_0_jtag_debug_module_wrapper:the_embcpu_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcpu_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_onchip_memory2_0 embcpu:niosinst\|embcpu_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"embcpu_onchip_memory2_0\" for hierarchy \"embcpu:niosinst\|embcpu_onchip_memory2_0:onchip_memory2_0\"" {  } { { "embcpu/synthesis/embcpu.vhd" "onchip_memory2_0" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embcpu:niosinst\|embcpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embcpu:niosinst\|embcpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v" "the_altsyncram" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcpu:niosinst\|embcpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embcpu:niosinst\|embcpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101320950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcpu:niosinst\|embcpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"embcpu:niosinst\|embcpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embcpu_onchip_memory2_0.hex " "Parameter \"init_file\" = \"embcpu_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101320951 ""}  } { { "embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492101320951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aqc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aqc1 " "Found entity 1: altsyncram_aqc1" {  } { { "db/altsyncram_aqc1.tdf" "" { Text "D:/speccy/my1/db/altsyncram_aqc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101321032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101321032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aqc1 embcpu:niosinst\|embcpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqc1:auto_generated " "Elaborating entity \"altsyncram_aqc1\" for hierarchy \"embcpu:niosinst\|embcpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aqc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321034 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "embcpu_onchip_memory2_0.hex 128 10 " "Width of data items in \"embcpu_onchip_memory2_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 embcpu_onchip_memory2_0.hex " "Data at line (2) of memory initialization file \"embcpu_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" "" { Text "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1492101321043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 embcpu_onchip_memory2_0.hex " "Data at line (3) of memory initialization file \"embcpu_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" "" { Text "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1492101321043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 embcpu_onchip_memory2_0.hex " "Data at line (4) of memory initialization file \"embcpu_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" "" { Text "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1492101321043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 embcpu_onchip_memory2_0.hex " "Data at line (5) of memory initialization file \"embcpu_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" "" { Text "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1492101321043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 embcpu_onchip_memory2_0.hex " "Data at line (6) of memory initialization file \"embcpu_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" "" { Text "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1492101321043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 embcpu_onchip_memory2_0.hex " "Data at line (7) of memory initialization file \"embcpu_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" "" { Text "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1492101321043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 embcpu_onchip_memory2_0.hex " "Data at line (8) of memory initialization file \"embcpu_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" "" { Text "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1492101321043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 embcpu_onchip_memory2_0.hex " "Data at line (9) of memory initialization file \"embcpu_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" "" { Text "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1492101321043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 embcpu_onchip_memory2_0.hex " "Data at line (10) of memory initialization file \"embcpu_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" "" { Text "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1492101321043 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 embcpu_onchip_memory2_0.hex " "Data at line (11) of memory initialization file \"embcpu_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" "" { Text "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1492101321043 ""}  } { { "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" "" { Text "D:/speccy/my1/software/my1_8_eclipse/mem_init/embcpu_onchip_memory2_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Quartus II" 0 -1 1492101321043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_pio_0 embcpu:niosinst\|embcpu_pio_0:pio_0 " "Elaborating entity \"embcpu_pio_0\" for hierarchy \"embcpu:niosinst\|embcpu_pio_0:pio_0\"" {  } { { "embcpu/synthesis/embcpu.vhd" "pio_0" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_instruction_master_translator embcpu:niosinst\|embcpu_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"embcpu_nios2_qsys_0_instruction_master_translator\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "embcpu/synthesis/embcpu.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321135 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid embcpu_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321137 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response embcpu_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321137 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid embcpu_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321138 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken embcpu_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321138 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest embcpu_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321138 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embcpu:niosinst\|embcpu_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_data_master_translator embcpu:niosinst\|embcpu_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"embcpu_nios2_qsys_0_data_master_translator\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "embcpu/synthesis/embcpu.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321177 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid embcpu_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321178 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response embcpu_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321179 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid embcpu_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321179 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken embcpu_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321179 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest embcpu_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321179 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embcpu:niosinst\|embcpu_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_nios2_qsys_0_jtag_debug_module_translator embcpu:niosinst\|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"embcpu_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "embcpu/synthesis/embcpu.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321225 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321226 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321227 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321227 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321227 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321227 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321227 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321227 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321227 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321228 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321228 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321228 "|my1_top|embcpu:niosinst|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embcpu:niosinst\|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embcpu:niosinst\|embcpu_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_onchip_memory2_0_s1_translator embcpu:niosinst\|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"embcpu_onchip_memory2_0_s1_translator\" for hierarchy \"embcpu:niosinst\|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "embcpu/synthesis/embcpu.vhd" "onchip_memory2_0_s1_translator" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321277 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer embcpu_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at embcpu_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321279 "|my1_top|embcpu:niosinst|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer embcpu_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at embcpu_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321279 "|my1_top|embcpu:niosinst|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount embcpu_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at embcpu_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321279 "|my1_top|embcpu:niosinst|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess embcpu_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at embcpu_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321279 "|my1_top|embcpu:niosinst|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock embcpu_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at embcpu_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321279 "|my1_top|embcpu:niosinst|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable embcpu_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at embcpu_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321279 "|my1_top|embcpu:niosinst|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read embcpu_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at embcpu_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321279 "|my1_top|embcpu:niosinst|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable embcpu_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at embcpu_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321280 "|my1_top|embcpu:niosinst|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest embcpu_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at embcpu_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321280 "|my1_top|embcpu:niosinst|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response embcpu_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at embcpu_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321280 "|my1_top|embcpu:niosinst|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid embcpu_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at embcpu_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321280 "|my1_top|embcpu:niosinst|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embcpu:niosinst\|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embcpu:niosinst\|embcpu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_pio_0_s1_translator embcpu:niosinst\|embcpu_pio_0_s1_translator:pio_0_s1_translator " "Elaborating entity \"embcpu_pio_0_s1_translator\" for hierarchy \"embcpu:niosinst\|embcpu_pio_0_s1_translator:pio_0_s1_translator\"" {  } { { "embcpu/synthesis/embcpu.vhd" "pio_0_s1_translator" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321322 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer embcpu_pio_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at embcpu_pio_0_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321324 "|my1_top|embcpu:niosinst|embcpu_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer embcpu_pio_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at embcpu_pio_0_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321324 "|my1_top|embcpu:niosinst|embcpu_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount embcpu_pio_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at embcpu_pio_0_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321324 "|my1_top|embcpu:niosinst|embcpu_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable embcpu_pio_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at embcpu_pio_0_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321325 "|my1_top|embcpu:niosinst|embcpu_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken embcpu_pio_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at embcpu_pio_0_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321325 "|my1_top|embcpu:niosinst|embcpu_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess embcpu_pio_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at embcpu_pio_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321325 "|my1_top|embcpu:niosinst|embcpu_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock embcpu_pio_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at embcpu_pio_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321325 "|my1_top|embcpu:niosinst|embcpu_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable embcpu_pio_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at embcpu_pio_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321325 "|my1_top|embcpu:niosinst|embcpu_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read embcpu_pio_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at embcpu_pio_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321326 "|my1_top|embcpu:niosinst|embcpu_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable embcpu_pio_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at embcpu_pio_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321326 "|my1_top|embcpu:niosinst|embcpu_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest embcpu_pio_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at embcpu_pio_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321326 "|my1_top|embcpu:niosinst|embcpu_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response embcpu_pio_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at embcpu_pio_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321327 "|my1_top|embcpu:niosinst|embcpu_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid embcpu_pio_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at embcpu_pio_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101321327 "|my1_top|embcpu:niosinst|embcpu_pio_0_s1_translator:pio_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embcpu:niosinst\|embcpu_pio_0_s1_translator:pio_0_s1_translator\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embcpu:niosinst\|embcpu_pio_0_s1_translator:pio_0_s1_translator\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" "pio_0_s1_translator" { Text "D:/speccy/my1/embcpu/synthesis/embcpu_pio_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embcpu:niosinst\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embcpu:niosinst\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "embcpu/synthesis/embcpu.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embcpu:niosinst\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embcpu:niosinst\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "embcpu/synthesis/embcpu.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embcpu:niosinst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embcpu:niosinst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "embcpu/synthesis/embcpu.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embcpu:niosinst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embcpu:niosinst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "embcpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embcpu:niosinst\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embcpu:niosinst\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "embcpu/synthesis/embcpu.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_addr_router embcpu:niosinst\|embcpu_addr_router:addr_router " "Elaborating entity \"embcpu_addr_router\" for hierarchy \"embcpu:niosinst\|embcpu_addr_router:addr_router\"" {  } { { "embcpu/synthesis/embcpu.vhd" "addr_router" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 2031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_addr_router_default_decode embcpu:niosinst\|embcpu_addr_router:addr_router\|embcpu_addr_router_default_decode:the_default_decode " "Elaborating entity \"embcpu_addr_router_default_decode\" for hierarchy \"embcpu:niosinst\|embcpu_addr_router:addr_router\|embcpu_addr_router_default_decode:the_default_decode\"" {  } { { "embcpu/synthesis/submodules/embcpu_addr_router.sv" "the_default_decode" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_id_router embcpu:niosinst\|embcpu_id_router:id_router " "Elaborating entity \"embcpu_id_router\" for hierarchy \"embcpu:niosinst\|embcpu_id_router:id_router\"" {  } { { "embcpu/synthesis/embcpu.vhd" "id_router" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_id_router_default_decode embcpu:niosinst\|embcpu_id_router:id_router\|embcpu_id_router_default_decode:the_default_decode " "Elaborating entity \"embcpu_id_router_default_decode\" for hierarchy \"embcpu:niosinst\|embcpu_id_router:id_router\|embcpu_id_router_default_decode:the_default_decode\"" {  } { { "embcpu/synthesis/submodules/embcpu_id_router.sv" "the_default_decode" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embcpu:niosinst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embcpu:niosinst\|altera_reset_controller:rst_controller\"" {  } { { "embcpu/synthesis/embcpu.vhd" "rst_controller" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embcpu:niosinst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embcpu:niosinst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "embcpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_cmd_xbar_demux embcpu:niosinst\|embcpu_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"embcpu_cmd_xbar_demux\" for hierarchy \"embcpu:niosinst\|embcpu_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "embcpu/synthesis/embcpu.vhd" "cmd_xbar_demux" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_cmd_xbar_mux embcpu:niosinst\|embcpu_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"embcpu_cmd_xbar_mux\" for hierarchy \"embcpu:niosinst\|embcpu_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "embcpu/synthesis/embcpu.vhd" "cmd_xbar_mux" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 2205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embcpu:niosinst\|embcpu_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embcpu:niosinst\|embcpu_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "embcpu/synthesis/submodules/embcpu_cmd_xbar_mux.sv" "arb" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embcpu:niosinst\|embcpu_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embcpu:niosinst\|embcpu_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_rsp_xbar_demux embcpu:niosinst\|embcpu_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"embcpu_rsp_xbar_demux\" for hierarchy \"embcpu:niosinst\|embcpu_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "embcpu/synthesis/embcpu.vhd" "rsp_xbar_demux" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_rsp_xbar_mux embcpu:niosinst\|embcpu_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"embcpu_rsp_xbar_mux\" for hierarchy \"embcpu:niosinst\|embcpu_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "embcpu/synthesis/embcpu.vhd" "rsp_xbar_mux" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embcpu:niosinst\|embcpu_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embcpu:niosinst\|embcpu_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "embcpu/synthesis/submodules/embcpu_rsp_xbar_mux.sv" "arb" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embcpu:niosinst\|embcpu_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embcpu:niosinst\|embcpu_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcpu_irq_mapper embcpu:niosinst\|embcpu_irq_mapper:irq_mapper " "Elaborating entity \"embcpu_irq_mapper\" for hierarchy \"embcpu:niosinst\|embcpu_irq_mapper:irq_mapper\"" {  } { { "embcpu/synthesis/embcpu.vhd" "irq_mapper" { Text "D:/speccy/my1/embcpu/synthesis/embcpu.vhd" 2409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101321847 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1492101325222 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 3167 -1 0 } } { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 4133 -1 0 } } { "embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "embcpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcpu/synthesis/submodules/embcpu_nios2_qsys_0.v" 3740 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1492101325390 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1492101325390 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VIDEO_R\[7\] GND " "Pin \"VIDEO_R\[7\]\" is stuck at GND" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492101326501 "|my1_top|VIDEO_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VIDEO_G\[7\] GND " "Pin \"VIDEO_G\[7\]\" is stuck at GND" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492101326501 "|my1_top|VIDEO_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VIDEO_B\[7\] GND " "Pin \"VIDEO_B\[7\]\" is stuck at GND" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492101326501 "|my1_top|VIDEO_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492101326501 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1492101327482 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1492101327568 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1492101327568 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492101327624 "|my1_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492101327624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/speccy/my1/my1_top.map.smsg " "Generated suppressed messages file D:/speccy/my1/my1_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1492101328073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492101328773 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101328773 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1824 " "Implemented 1824 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492101329019 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492101329019 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1664 " "Implemented 1664 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492101329019 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1492101329019 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492101329019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492101329072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 19:35:29 2017 " "Processing ended: Thu Apr 13 19:35:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492101329072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492101329072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492101329072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492101329072 ""}
