var pipelineJSON={"35":{"nodes":[{"name":"Exit", "id":43, "subtype":"exit", "start":"563.00", "end":"566.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"563", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":44, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"535", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":45, "subtype":"default", "start":"535.00", "end":"535.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"112 (0x70)", "Max Fanout":"1", "Start Cycle":"535", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":46, "subtype":"default", "start":"535.00", "end":"538.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":47, "subtype":"default", "start":"539.00", "end":"539.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"23 (0x17)", "Max Fanout":"1", "Start Cycle":"539", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":48, "subtype":"default", "start":"535.00", "end":"542.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"7", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":49, "subtype":"default", "start":"543.00", "end":"543.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"36 (0x24)", "Max Fanout":"1", "Start Cycle":"543", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":50, "subtype":"default", "start":"535.00", "end":"546.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"11", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":51, "subtype":"default", "start":"547.00", "end":"547.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"82 (0x52)", "Max Fanout":"1", "Start Cycle":"547", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":52, "subtype":"default", "start":"535.00", "end":"550.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"15", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":53, "subtype":"default", "start":"551.00", "end":"551.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"127 (0x7F)", "Max Fanout":"1", "Start Cycle":"551", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":54, "subtype":"default", "start":"535.00", "end":"554.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"19", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":55, "subtype":"default", "start":"555.00", "end":"555.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"555", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":56, "subtype":"default", "start":"535.00", "end":"558.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"23", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":57, "subtype":"default", "start":"559.00", "end":"559.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"20 (0x14)", "Max Fanout":"1", "Start Cycle":"559", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":32}]], "type":"inst"}, {"name":"*", "id":58, "subtype":"default", "start":"535.00", "end":"562.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"27", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":33}]], "type":"inst"}, {"name":"+", "id":59, "subtype":"default", "start":"563.00", "end":"563.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"100 (0x64)", "Max Fanout":"1", "Start Cycle":"563", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":34}]], "type":"inst"}], "links":[{"from":44, "to":45, "details":[{"type":"table", "Width":"40"}]}, {"from":44, "to":46, "details":[{"type":"table", "Width":"40"}]}, {"from":44, "to":48, "details":[{"type":"table", "Width":"40"}]}, {"from":44, "to":50, "details":[{"type":"table", "Width":"40"}]}, {"from":44, "to":52, "details":[{"type":"table", "Width":"40"}]}, {"from":44, "to":54, "details":[{"type":"table", "Width":"40"}]}, {"from":44, "to":56, "details":[{"type":"table", "Width":"40"}]}, {"from":44, "to":58, "details":[{"type":"table", "Width":"40"}]}, {"from":45, "to":46, "details":[{"type":"table", "Width":"32"}]}, {"from":46, "to":47, "details":[{"type":"table", "Width":"32"}]}, {"from":47, "to":48, "details":[{"type":"table", "Width":"32"}]}, {"from":48, "to":49, "details":[{"type":"table", "Width":"32"}]}, {"from":49, "to":50, "details":[{"type":"table", "Width":"32"}]}, {"from":50, "to":51, "details":[{"type":"table", "Width":"32"}]}, {"from":51, "to":52, "details":[{"type":"table", "Width":"32"}]}, {"from":52, "to":53, "details":[{"type":"table", "Width":"32"}]}, {"from":53, "to":54, "details":[{"type":"table", "Width":"32"}]}, {"from":54, "to":55, "details":[{"type":"table", "Width":"32"}]}, {"from":55, "to":56, "details":[{"type":"table", "Width":"32"}]}, {"from":56, "to":57, "details":[{"type":"table", "Width":"32"}]}, {"from":57, "to":58, "details":[{"type":"table", "Width":"32"}]}, {"from":58, "to":59, "details":[{"type":"table", "Width":"32"}]}, {"from":59, "to":43, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"MainKernel", "id":1, "type":"kernel", "children":[{"name":"MainKernel.B0", "id":2, "type":"bb"}, {"name":"MainKernel.B1", "id":3, "type":"bb", "children":[{"name":"Cluster 0", "id":35, "type":"cluster"}]}, {"name":"MainKernel.B2", "id":4, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[], "links":[]};
var systemJSON={};
var blockJSON={"2":{"nodes":[{"name":"Feedback", "id":5, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"arg_N", "id":6, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":7, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"arg_N", "id":8, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":9, "start":"1.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"arg_N", "id":10, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":11, "start":"2.00", "end":"2.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"+", "id":12, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"+", "id":13, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"FFwd Src", "id":14, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B1, MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"FFwd Src", "id":15, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}], "links":[{"from":6, "to":7, "details":[{"type":"table", "Width":"32"}]}, {"from":7, "to":14, "details":[{"type":"table", "Width":"1"}]}, {"from":8, "to":9, "details":[{"type":"table", "Width":"32"}]}, {"from":9, "to":11, "details":[{"type":"table", "Width":"1"}]}, {"from":10, "to":11, "details":[{"type":"table", "Width":"32"}]}, {"from":11, "to":12, "details":[{"type":"table", "Width":"32"}]}, {"from":12, "to":13, "details":[{"type":"table", "Width":"32"}]}, {"from":13, "to":15, "details":[{"type":"table", "Width":"33"}]}]}, "3":{"nodes":[{"name":"Cluster 0", "id":35, "start":"535.00", "end":"566.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts10mainkernels_c0_enter1_zts10mainkernel_131_37", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"535", "Cluster Latency":"31"}], "type":"cluster", "children":[{"name":"Logic", "id":61, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"535", "Cluster Logic Latency":"28"}], "type":"inst"}, {"name":"Exit", "id":62, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"563", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":16, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"FFwd Dest", "id":17, "start":"311.00", "end":"312.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"311", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"Capacity FIFO", "id":63, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"310", "FIFO Width":"0"}]}, {"name":"FFwd Dest", "id":18, "start":"311.00", "end":"312.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"311", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"arg_A", "id":19, "start":"312.00", "end":"312.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_A\'", "Max Fanout":"1", "Start Cycle":"312", "Latency":"0"}], "type":"inst"}, {"name":"arg_b", "id":20, "start":"312.00", "end":"312.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_b\'", "Max Fanout":"1", "Start Cycle":"312", "Latency":"0"}], "type":"inst"}, {"name":"arg_A", "id":21, "start":"566.00", "end":"566.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_A\'", "Max Fanout":"1", "Start Cycle":"566", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":22, "start":"311.00", "end":"312.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"311", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"Capacity FIFO", "id":64, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"310", "FIFO Width":"0"}]}, {"name":"Global variable", "id":23, "start":"311.00", "end":"312.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"311", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"Global variable", "id":24, "start":"311.00", "end":"312.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"311", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":30}]], "type":"inst"}, {"name":"Xor", "id":25, "start":"312.00", "end":"312.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"312", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Select", "id":26, "start":"312.00", "end":"312.00", "subtype":"select", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"312", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"+", "id":27, "start":"312.00", "end":"312.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"312", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":28, "start":"312.00", "end":"312.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"312", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":29, "start":"312.00", "end":"312.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"312", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":30, "start":"312.00", "end":"313.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"312", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"Or", "id":31, "start":"312.00", "end":"312.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"312", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":29}]], "type":"inst"}, {"name":"And", "id":32, "start":"312.00", "end":"312.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"312", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"LD", "id":33, "start":"312.00", "end":"535.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"312", "Latency":"223"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":29}]], "type":"inst"}, {"name":"LD", "id":34, "start":"312.00", "end":"315.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"312", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":30}]], "type":"inst"}, {"name":"Capacity FIFO", "id":65, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"1", "FIFO Width":"32"}]}, {"name":"Ptr. Comp.", "id":36, "start":"566.00", "end":"566.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"566", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":37, "start":"566.00", "end":"622.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"566", "Latency":"56"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":30}]], "type":"inst"}, {"name":"Feedback", "id":38, "start":"622.00", "end":"623.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"622", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":30}]], "type":"inst"}], "links":[{"from":61, "to":62}, {"from":16, "to":24, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":23, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":26, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":38, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":30, "details":[{"type":"table", "Width":"1"}]}, {"from":16, "to":31, "details":[{"type":"table", "Width":"1"}]}, {"from":17, "to":26, "details":[{"type":"table", "Width":"33"}]}, {"from":17, "to":65}, {"from":18, "to":25, "details":[{"type":"table", "Width":"1"}]}, {"from":19, "to":28, "details":[{"type":"table", "Width":"64"}]}, {"from":20, "to":29, "details":[{"type":"table", "Width":"64"}]}, {"from":21, "to":36, "details":[{"type":"table", "Width":"64"}]}, {"from":22, "to":32, "details":[{"type":"table", "Width":"1"}]}, {"from":22, "to":65}, {"from":23, "to":27, "details":[{"type":"table", "Width":"32"}]}, {"from":23, "to":29, "details":[{"type":"table", "Width":"32"}]}, {"from":23, "to":28, "details":[{"type":"table", "Width":"32"}]}, {"from":24, "to":33, "details":[{"type":"table", "Width":"1"}]}, {"from":25, "to":31, "details":[{"type":"table", "Width":"1"}]}, {"from":26, "to":32, "details":[{"type":"table", "Width":"33"}]}, {"from":26, "to":26, "details":[{"type":"table", "Width":"33"}]}, {"from":27, "to":30, "details":[{"type":"table", "Width":"32"}]}, {"from":28, "to":33, "details":[{"type":"table", "Width":"64"}]}, {"from":29, "to":34, "details":[{"type":"table", "Width":"64"}]}, {"from":30, "to":23, "details":[{"type":"table", "Width":"32"}]}, {"from":31, "to":37, "details":[{"type":"table", "Width":"1"}]}, {"from":31, "to":34, "details":[{"type":"table", "Width":"1"}]}, {"from":31, "to":33, "details":[{"type":"table", "Width":"1"}]}, {"from":32, "to":38, "details":[{"type":"table", "Width":"1"}]}, {"from":32, "to":30, "details":[{"type":"table", "Width":"1"}]}, {"from":32, "to":26, "details":[{"type":"table", "Width":"1"}]}, {"from":32, "to":16, "details":[{"type":"table", "Width":"1"}]}, {"from":33, "to":61, "details":[{"type":"table", "Width":"32"}]}, {"from":34, "to":36, "details":[{"type":"table", "Width":"32"}]}, {"from":34, "to":65}, {"from":65, "to":34}, {"from":36, "to":37, "details":[{"type":"table", "Width":"64"}]}, {"from":37, "to":38, "details":[{"type":"table", "Width":"1"}]}, {"from":62, "to":37, "details":[{"type":"table", "Width":"40"}]}, {"from":38, "to":24, "details":[{"type":"table", "Width":"1"}]}]}, "4":{"nodes":[{"name":"Feedback", "id":39, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]], "type":"inst"}], "links":[]}};
var scheduleJSON={"1":{"nodes":[{"name":"MainKernel.B0", "id":2, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"arg_N", "id":10, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"arg_N", "id":8, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":9, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"Select", "id":11, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"+", "id":12, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"+", "id":13, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"FFwd Src", "id":15, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["17"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"arg_N", "id":6, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":7, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"FFwd Src", "id":14, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B1, MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["18", "22"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"Feedback", "id":5, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"MainKernel.B1", "id":3, "start":"2", "end":"625", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":22, "start":"313", "end":"314", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"311", "Latency":"1"}], "ffwdLinkID":["14"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"arg_A", "id":21, "start":"568", "end":"568", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_A\'", "Max Fanout":"1", "Start Cycle":"566", "Latency":"0"}], "type":"inst"}, {"name":"arg_b", "id":20, "start":"314", "end":"314", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_b\'", "Max Fanout":"1", "Start Cycle":"312", "Latency":"0"}], "type":"inst"}, {"name":"arg_A", "id":19, "start":"314", "end":"314", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_A\'", "Max Fanout":"1", "Start Cycle":"312", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":18, "start":"313", "end":"314", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"311", "Latency":"1"}], "ffwdLinkID":["14"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"Xor", "id":25, "start":"314", "end":"314", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"312", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":29}]], "type":"inst"}, {"name":"FFwd Dest", "id":17, "start":"313", "end":"314", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"311", "Latency":"1"}], "ffwdLinkID":["15"], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"Or", "id":31, "start":"314", "end":"314", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"312", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Select", "id":26, "start":"314", "end":"314", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"312", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"And", "id":32, "start":"314", "end":"314", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"312", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"Global variable", "id":23, "start":"313", "end":"314", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"311", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":28, "start":"314", "end":"314", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"312", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":29, "start":"314", "end":"314", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"312", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":34, "start":"314", "end":"317", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"312", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":30}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":36, "start":"568", "end":"568", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"566", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":27, "start":"314", "end":"314", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"312", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":28}]], "type":"inst"}, {"name":"Global variable", "id":24, "start":"313", "end":"314", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"311", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":30}]], "type":"inst"}, {"name":"LD", "id":33, "start":"314", "end":"537", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"312", "Latency":"223"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":29}]], "type":"inst"}, {"name":"Cluster 0", "id":35, "start":"537", "end":"568", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts10mainkernels_c0_enter1_zts10mainkernel_131_37", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"535", "Cluster Latency":"31"}], "type":"cluster", "children":[{"name":"+", "id":45, "start":"537", "end":"537", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"112 (0x70)", "Max Fanout":"1", "Start Cycle":"535", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":46, "start":"537", "end":"540", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":47, "start":"541", "end":"541", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"23 (0x17)", "Max Fanout":"1", "Start Cycle":"539", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":48, "start":"537", "end":"544", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"7", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":49, "start":"545", "end":"545", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"36 (0x24)", "Max Fanout":"1", "Start Cycle":"543", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":50, "start":"537", "end":"548", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"11", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":51, "start":"549", "end":"549", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"82 (0x52)", "Max Fanout":"1", "Start Cycle":"547", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":52, "start":"537", "end":"552", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"15", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":53, "start":"553", "end":"553", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"127 (0x7F)", "Max Fanout":"1", "Start Cycle":"551", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":54, "start":"537", "end":"556", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"19", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":55, "start":"557", "end":"557", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"555", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":56, "start":"537", "end":"560", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"23", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":57, "start":"561", "end":"561", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"20 (0x14)", "Max Fanout":"1", "Start Cycle":"559", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":32}]], "type":"inst"}, {"name":"*", "id":58, "start":"537", "end":"564", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Max Fanout":"3", "Start Cycle":"535", "Latency":"27", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":33}]], "type":"inst"}, {"name":"+", "id":59, "start":"565", "end":"565", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"100 (0x64)", "Max Fanout":"1", "Start Cycle":"563", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":34}]], "type":"inst"}, {"name":"Exit", "id":43, "start":"565", "end":"568", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"563", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":37, "start":"568", "end":"624", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"566", "Latency":"56"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":30}]], "type":"inst"}]}, {"name":"MainKernel.B2", "id":4, "start":"625", "end":"626", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":2, "to":3}, {"from":10, "to":11}, {"from":8, "to":9}, {"from":9, "to":11}, {"from":11, "to":12}, {"from":12, "to":13}, {"from":13, "to":15}, {"from":6, "to":7}, {"from":7, "to":14}, {"from":3, "to":4}, {"from":22, "to":32}, {"from":21, "to":36}, {"from":20, "to":29}, {"from":19, "to":28}, {"from":18, "to":25}, {"from":25, "to":31}, {"from":17, "to":26}, {"from":31, "to":37}, {"from":31, "to":34}, {"from":31, "to":33}, {"from":26, "to":32}, {"from":23, "to":27}, {"from":23, "to":29}, {"from":23, "to":28}, {"from":28, "to":33}, {"from":29, "to":34}, {"from":34, "to":36}, {"from":36, "to":37}, {"from":24, "to":33}, {"from":33, "to":35}, {"from":35, "to":37}, {"from":45, "to":46}, {"from":46, "to":47}, {"from":47, "to":48}, {"from":48, "to":49}, {"from":49, "to":50}, {"from":50, "to":51}, {"from":51, "to":52}, {"from":52, "to":53}, {"from":53, "to":54}, {"from":54, "to":55}, {"from":55, "to":56}, {"from":56, "to":57}, {"from":57, "to":58}, {"from":58, "to":59}, {"from":59, "to":43}]}};
var bottleneckJSON={"bottlenecks":[{"name":"Global variable", "id":66, "src":"24", "dst":"38", "type":"fMAX/II", "brief":"Memory dependency", "loop":"MainKernel.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"*(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"31"}]}, {"type":"text", "text":"*(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"31"}]}, {"type":"text", "text":"*(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"31"}]}, {"type":"text", "text":"*(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"31"}]}, {"type":"text", "text":"*(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"31"}]}, {"type":"text", "text":"*(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"31"}]}, {"type":"text", "text":"*(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"33"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"31"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"31"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"31"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"31"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"31"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"32"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"34"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"29"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":"30"}]}]}], "nodes":[{"name":"Global variable", "id":24, "start":"311.00", "parent":"_ZTS10MainKernel.B1", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":30}]], "type":"inst"}, {"name":"LD", "id":33, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":29}]], "type":"inst"}, {"name":"*", "id":46, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":47, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":48, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":49, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":50, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":51, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":52, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":53, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":54, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":55, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"*", "id":56, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":57, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":32}]], "type":"inst"}, {"name":"*", "id":58, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":33}]], "type":"inst"}, {"name":"+", "id":59, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":34}]], "type":"inst"}, {"name":"ST", "id":37, "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":30}]], "type":"inst"}, {"name":"Feedback", "id":38, "end":"623.00", "parent":"_ZTS10MainKernel.B1", "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":30}]], "type":"inst"}], "links":[{"from":24, "to":33}, {"from":46, "to":47}, {"from":47, "to":48}, {"from":48, "to":49}, {"from":49, "to":50}, {"from":50, "to":51}, {"from":51, "to":52}, {"from":52, "to":53}, {"from":53, "to":54}, {"from":54, "to":55}, {"from":55, "to":56}, {"from":56, "to":57}, {"from":57, "to":58}, {"from":58, "to":59}, {"from":37, "to":38}, {"from":24, "to":38, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"DDR", "id":67, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"1024 bytes", "Channels":"2 channels", "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR Width (bits)":"512, 512"}], "type":"memsys", "children":[{"name":"channel 0", "id":69, "details":[{"type":"table", "Data Width":"512", "Address Width":"32", "Latency":"500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x0"}], "type":"bb"}, {"name":"channel 1", "id":70, "details":[{"type":"table", "Data Width":"512", "Address Width":"32", "Latency":"500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x100000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":68, "parent":"67", "bw":"34133.00", "num_channels":"2", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":71, "parent":"67", "type":"bb", "children":[{"name":"SHARE", "id":72, "type":"arb"}, {"name":"Write Interconnect", "id":75, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"2"}], "type":"bb"}, {"name":"Read Interconnect", "id":73, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Reads":"2"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":74, "details":[{"type":"table", "User specified num-reorder flag":"Unset"}], "type":"memsys", "children":[{"name":"Bus 0", "id":81, "type":"memsys"}, {"name":"Bus 1", "id":82, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":76, "parent":"67", "type":"bb", "children":[{"name":"LD", "id":77, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"312", "Latency":"222 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":29}]], "type":"inst"}, {"name":"LD", "id":78, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"312", "Latency":"2 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":30}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":79, "parent":"67", "type":"bb", "children":[{"name":"ST", "id":80, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"566", "Latency":"56 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Write Ack":"Yes", "LSU Style":"BURST-COALESCED", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/git/elastic-sycl-hls/experiments/vec_trans_dram.cpp", "line":30}]], "type":"inst"}]}], "links":[{"from":69, "to":68}, {"from":68, "to":69}, {"from":70, "to":68}, {"from":68, "to":70}, {"from":73, "to":72}, {"from":75, "to":72}, {"from":72, "to":68}, {"from":77, "to":73}, {"from":78, "to":73}, {"from":80, "to":75}, {"from":68, "to":81}, {"from":68, "to":82}, {"from":81, "to":77, "reverse":1}, {"from":82, "to":78, "reverse":1}]};
