Experiment 3 â€“ Ripple Carry Adder Using Cascaded Full Adders
Aim

To model and simulate an 8-bit Ripple Carry Adder (RCA) using cascaded 1-bit full adders in Verilog HDL and verify its operation through simulation.
Theory

A Ripple Carry Adder (RCA) is formed by connecting several full adders in series.
The carry-out of each stage becomes the carry-in of the next stage.
This causes the carry to â€œrippleâ€ from least significant bit (LSB) to most significant bit (MSB).

*Full Adder Equations*

Sum=AâŠ•BâŠ•C
Cout =AB+ACin+BCin

BLOCK DIAGRAM : 
FA0 â†’ FA1 â†’ FA2 â†’ FA3 â†’ FA4 â†’ FA5 â†’ FA6 â†’ FA7

Design Files

ğŸ”¹ Full Adder:
[Full Adder](full_adder.v)

ğŸ”¹ Ripple Carry Adder:
[Ripple Carry Adder](ripple_carry_adder.v)

ğŸ”¹ Testbench:
[Testbench](testbench.v)




	â€‹
