<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: config_ss_env_if</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_config_ss_env_if'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_config_ss_env_if')">config_ss_env_if</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.73</td>
<td class="s9 cl rt"><a href="mod492.html#Line" > 95.35</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod492.html#Toggle" >  5.56</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod492.html#Branch" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod492.html#Assert" >  0.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/all_tests_main/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_env_if.sv')">/nfs_project/gemini/DV/mahmood/all_tests_main/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_env_if.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_137441"  onclick="showContent('inst_tag_137441')">config_ss_tb.ddr_model.config_ss_env_intf</a></td>
<td class="s3 cl rt"> 36.56</td>
<td class="s9 cl rt"><a href="mod492.html#inst_tag_137441_Line" > 90.70</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod492.html#inst_tag_137441_Toggle" >  5.56</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod492.html#inst_tag_137441_Branch" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod492.html#inst_tag_137441_Assert" >  0.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod492.html#inst_tag_137440"  onclick="showContent('inst_tag_137440')">config_ss_tb.config_ss_env_intf</a></td>
<td class="s3 cl rt"> 37.73</td>
<td class="s9 cl rt"><a href="mod492.html#inst_tag_137440_Line" > 95.35</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod492.html#inst_tag_137440_Toggle" >  5.56</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod492.html#inst_tag_137440_Branch" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod492.html#inst_tag_137440_Assert" >  0.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_137441'>
<hr>
<a name="inst_tag_137441"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy406.html#tag_urg_inst_137441" >config_ss_tb.ddr_model.config_ss_env_intf</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.56</td>
<td class="s9 cl rt"><a href="mod492.html#inst_tag_137441_Line" > 90.70</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod492.html#inst_tag_137441_Toggle" >  5.56</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod492.html#inst_tag_137441_Branch" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod492.html#inst_tag_137441_Assert" >  0.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.65</td>
<td class="s5 cl rt"> 53.12</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.10</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 94.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod644.html#inst_tag_161004" >ddr_model</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod670.html#inst_tag_166866" id="tag_urg_inst_166866">bcpu_ahb_master_intf</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200340" id="tag_urg_inst_200340">clk_acpu_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200344" id="tag_urg_inst_200344">clk_apb_ug_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200341" id="tag_urg_inst_200341">clk_bcpu_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200343" id="tag_urg_inst_200343">clk_ddr_ctl_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200342" id="tag_urg_inst_200342">clk_ddr_phy_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200345" id="tag_urg_inst_200345">clk_dma_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200337" id="tag_urg_inst_200337">clk_fpga0_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200338" id="tag_urg_inst_200338">clk_fpga1_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200339" id="tag_urg_inst_200339">clk_fpga_s_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200351" id="tag_urg_inst_200351">clk_gpio_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200346" id="tag_urg_inst_200346">clk_gpt_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200349" id="tag_urg_inst_200349">clk_i2c_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200353" id="tag_urg_inst_200353">clk_osc_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200348" id="tag_urg_inst_200348">clk_qspi_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200335" id="tag_urg_inst_200335">clk_soc_pll0_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200336" id="tag_urg_inst_200336">clk_soc_pll1_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200350" id="tag_urg_inst_200350">clk_uart_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200347" id="tag_urg_inst_200347">clk_usb_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200352" id="tag_urg_inst_200352">clk_xtal_fref_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod972.html#inst_tag_254385" id="tag_urg_inst_254385">rs_pll_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18287" id="tag_urg_inst_18287">rst_n_acpu_bus_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18286" id="tag_urg_inst_18286">rst_n_acpu_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18284" id="tag_urg_inst_18284">rst_n_bcpu_bus_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18283" id="tag_urg_inst_18283">rst_n_bcpu_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18291" id="tag_urg_inst_18291">rst_n_ddr_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18295" id="tag_urg_inst_18295">rst_n_dma_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18294" id="tag_urg_inst_18294">rst_n_emac_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18288" id="tag_urg_inst_18288">rst_n_fpga0_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18289" id="tag_urg_inst_18289">rst_n_fpga1_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18290" id="tag_urg_inst_18290">rst_n_fpga_s_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18292" id="tag_urg_inst_18292">rst_n_per_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18285" id="tag_urg_inst_18285">rst_n_sram_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18293" id="tag_urg_inst_18293">rst_n_usb_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18296" id="tag_urg_inst_18296">rst_pll_por_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_137440'>
<hr>
<a name="inst_tag_137440"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy406.html#tag_urg_inst_137440" >config_ss_tb.config_ss_env_intf</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.73</td>
<td class="s9 cl rt"><a href="mod492.html#inst_tag_137440_Line" > 95.35</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod492.html#inst_tag_137440_Toggle" >  5.56</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod492.html#inst_tag_137440_Branch" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod492.html#inst_tag_137440_Assert" >  0.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.07</td>
<td class="s9 cl rt"> 98.44</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 11.35</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 55.56</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 81.66</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s6 cl rt"> 64.14</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td><a href="mod958.html#inst_tag_254326" >config_ss_tb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod670.html#inst_tag_166865" id="tag_urg_inst_166865">bcpu_ahb_master_intf</a></td>
<td class="s5 cl rt"> 50.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.12</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200321" id="tag_urg_inst_200321">clk_acpu_intf</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200325" id="tag_urg_inst_200325">clk_apb_ug_intf</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200322" id="tag_urg_inst_200322">clk_bcpu_intf</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200324" id="tag_urg_inst_200324">clk_ddr_ctl_intf</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200323" id="tag_urg_inst_200323">clk_ddr_phy_intf</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200326" id="tag_urg_inst_200326">clk_dma_intf</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200318" id="tag_urg_inst_200318">clk_fpga0_intf</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200319" id="tag_urg_inst_200319">clk_fpga1_intf</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200320" id="tag_urg_inst_200320">clk_fpga_s_intf</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200332" id="tag_urg_inst_200332">clk_gpio_intf</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200327" id="tag_urg_inst_200327">clk_gpt_intf</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200330" id="tag_urg_inst_200330">clk_i2c_intf</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200334" id="tag_urg_inst_200334">clk_osc_intf</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200329" id="tag_urg_inst_200329">clk_qspi_intf</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200316" id="tag_urg_inst_200316">clk_soc_pll0_intf</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200317" id="tag_urg_inst_200317">clk_soc_pll1_intf</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200331" id="tag_urg_inst_200331">clk_uart_intf</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200328" id="tag_urg_inst_200328">clk_usb_intf</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod812.html#inst_tag_200333" id="tag_urg_inst_200333">clk_xtal_fref_intf</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod972.html#inst_tag_254384" id="tag_urg_inst_254384">rs_pll_intf</a></td>
<td class="s0 cl rt">  3.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18273" id="tag_urg_inst_18273">rst_n_acpu_bus_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18272" id="tag_urg_inst_18272">rst_n_acpu_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18270" id="tag_urg_inst_18270">rst_n_bcpu_bus_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18269" id="tag_urg_inst_18269">rst_n_bcpu_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18277" id="tag_urg_inst_18277">rst_n_ddr_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18281" id="tag_urg_inst_18281">rst_n_dma_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18280" id="tag_urg_inst_18280">rst_n_emac_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18274" id="tag_urg_inst_18274">rst_n_fpga0_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18275" id="tag_urg_inst_18275">rst_n_fpga1_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18276" id="tag_urg_inst_18276">rst_n_fpga_s_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18278" id="tag_urg_inst_18278">rst_n_per_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18271" id="tag_urg_inst_18271">rst_n_sram_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18279" id="tag_urg_inst_18279">rst_n_usb_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_18282" id="tag_urg_inst_18282">rst_pll_por_intf</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_config_ss_env_if'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod492.html" >config_ss_env_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>41</td><td>95.35</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>85</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>102</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>109</td><td>34</td><td>34</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>166</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
84                          initial begin
85         1/1                  clk_sel = config_ss_env_pkg::PLL_OUT;
86         1/1                  if($test$plusargs(&quot;PLL_REF&quot;))
87         <font color = "red">0/1     ==>              clk_sel = config_ss_env_pkg::PLL_REF;</font>
                        MISSING_ELSE
88         1/1                  if($test$plusargs(&quot;RC_OSC&quot;))
89         <font color = "red">0/1     ==>              clk_sel = config_ss_env_pkg::RC_OSC;</font>
                        MISSING_ELSE
90                          end
91                      
92                          rs_clk_if clk_xtal_fref_intf();
93                          rs_clk_if clk_osc_intf();
94                          rs_rst_if rst_pll_por_intf(clk_xtal_fref_intf.clock);
95                          rs_pll_if rs_pll_intf(clk_xtal_fref_intf.clock,rst_pll_por_intf.rstn);
96                      
97                          logic jtag_control;
98                          logic test_mode;
99                          logic [2:0] test_finished;
100                     
101                         initial begin
102        1/1                  test_mode = '0;
103        1/1                  jtag_control = '0;
104                         end
105                     
106                         bit init_done = 0;
107                     
108                         initial begin
109        1/1                  clk_intf_aa[&quot;osc&quot;]       = clk_osc_intf;
110        1/1                  clk_intf_aa[&quot;soc_pll0&quot;]  = clk_soc_pll0_intf;
111        1/1                  clk_intf_aa[&quot;soc_pll1&quot;]  = clk_soc_pll1_intf;
112        1/1                  clk_intf_aa[&quot;acpu&quot;]      = clk_acpu_intf;
113        1/1                  clk_intf_aa[&quot;bcpu&quot;]      = clk_bcpu_intf;
114        1/1                  clk_intf_aa[&quot;ddr_phy&quot;]   = clk_ddr_phy_intf;
115        1/1                  clk_intf_aa[&quot;ddr_ctl&quot;]   = clk_ddr_ctl_intf;
116        1/1                  clk_intf_aa[&quot;apb_ug&quot;]    = clk_apb_ug_intf;
117        1/1                  clk_intf_aa[&quot;xtal_fref&quot;] = clk_xtal_fref_intf;
118        1/1                  clk_intf_aa[&quot;fpga0&quot;]     = clk_fpga0_intf   ;
119        1/1                  clk_intf_aa[&quot;fpga1&quot;]     = clk_fpga1_intf   ;
120        1/1                  clk_intf_aa[&quot;fpga_s&quot;]    = clk_fpga_s_intf;
121        1/1                  clk_intf_aa[&quot;dma&quot;]       = clk_dma_intf;
122        1/1                  clk_intf_aa[&quot;gpt&quot;]       = clk_gpt_intf;
123        1/1                  clk_intf_aa[&quot;usb&quot;]       = clk_usb_intf;
124        1/1                  clk_intf_aa[&quot;qspi&quot;]      = clk_qspi_intf;
125        1/1                  clk_intf_aa[&quot;i2c&quot;]       = clk_i2c_intf;
126        1/1                  clk_intf_aa[&quot;uart&quot;]      = clk_uart_intf;
127        1/1                  clk_intf_aa[&quot;gpio&quot;]      = clk_gpio_intf;
128                     
129        1/1                  rst_intf_aa[&quot;bcpu&quot;]       = rst_n_bcpu_intf    ;
130        1/1                  rst_intf_aa[&quot;bcpu_bus&quot;]   = rst_n_bcpu_bus_intf;
131        1/1                  rst_intf_aa[&quot;sram&quot;]       = rst_n_sram_intf    ;
132        1/1                  rst_intf_aa[&quot;acpu&quot;]       = rst_n_acpu_intf    ;
133        1/1                  rst_intf_aa[&quot;acpu_bus&quot;]   = rst_n_acpu_bus_intf;
134        1/1                  rst_intf_aa[&quot;fpga0&quot;]      = rst_n_fpga0_intf   ;
135        1/1                  rst_intf_aa[&quot;fpga1&quot;]      = rst_n_fpga1_intf   ;
136        1/1                  rst_intf_aa[&quot;fpga_s&quot;]     = rst_n_fpga_s_intf   ;
137        1/1                  rst_intf_aa[&quot;ddr&quot;]        = rst_n_ddr_intf     ;
138        1/1                  rst_intf_aa[&quot;pll_por&quot;]    = rst_pll_por_intf     ;
139        1/1                  rst_intf_aa[&quot;rst_n_per&quot;]  = rst_n_per_intf     ;
140        1/1                  rst_intf_aa[&quot;rst_n_usb&quot;]  = rst_n_usb_intf     ;
141        1/1                  rst_intf_aa[&quot;rst_n_emac&quot;] = rst_n_emac_intf     ;
142        1/1                  rst_intf_aa[&quot;rst_n_dma&quot;]  = rst_n_dma_intf     ;
143                     
144        1/1                  init_done = 1;
145                         end
146                     
147                         bit assertions_off = 1'b0;
148                     
149                         `include &quot;config_ss_env_if_assertions.sv&quot;
150                     
151                       /* EXAMPLE
152                     
153                       rs_gpio_if m_gpio_intf[`GPIO_NUM_MAX]();
154                     
155                       virtual rs_gpio_if gpio_intf[`GPIO_NUM_MAX];
156                     
157                       genvar i;
158                     
159                       generate
160                         for (i = 0; i &lt; `GPIO_NUM_MAX; i++)
161                           initial gpio_intf[i] = m_gpio_intf[i];
162                       endgenerate
163                       */
164                     
165                       task wait_init();
166        2/2              wait (init_done);
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod492.html" >config_ss_env_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">1</td>
<td class="rt">5.56  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">18</td>
<td class="rt">1</td>
<td class="rt">5.56  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>clk_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>jtag_control</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>test_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>test_finished[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>init_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>assertions_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod492.html" >config_ss_env_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">86</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86                 if($test$plusargs("PLL_REF"))
                   <font color = "red">-1-</font>  
87                     clk_sel = config_ss_env_pkg::PLL_REF;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88                 if($test$plusargs("RC_OSC"))
                   <font color = "red">-1-</font>  
89                     clk_sel = config_ss_env_pkg::RC_OSC;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod492.html" >config_ss_env_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1088012862" >Assertions</a></td>
<td class="wht cl rt">3</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#710765101" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1821090744" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">3</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1088012862"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1975129749"></a>
bcpu_bus_rst_dur_p</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="726455722"></a>
bcpu_rst_dur_p</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1345061996"></a>
boot_rst_p</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_137441'>
<a name="inst_tag_137441_Line"></a>
<b>Line Coverage for Instance : <a href="mod492.html#inst_tag_137441" >config_ss_tb.ddr_model.config_ss_env_intf</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>39</td><td>90.70</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>85</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>102</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>109</td><td>34</td><td>34</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>166</td><td>2</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
84                          initial begin
85         1/1                  clk_sel = config_ss_env_pkg::PLL_OUT;
86         1/1                  if($test$plusargs(&quot;PLL_REF&quot;))
87         <font color = "red">0/1     ==>              clk_sel = config_ss_env_pkg::PLL_REF;</font>
                        MISSING_ELSE
88         1/1                  if($test$plusargs(&quot;RC_OSC&quot;))
89         <font color = "red">0/1     ==>              clk_sel = config_ss_env_pkg::RC_OSC;</font>
                        MISSING_ELSE
90                          end
91                      
92                          rs_clk_if clk_xtal_fref_intf();
93                          rs_clk_if clk_osc_intf();
94                          rs_rst_if rst_pll_por_intf(clk_xtal_fref_intf.clock);
95                          rs_pll_if rs_pll_intf(clk_xtal_fref_intf.clock,rst_pll_por_intf.rstn);
96                      
97                          logic jtag_control;
98                          logic test_mode;
99                          logic [2:0] test_finished;
100                     
101                         initial begin
102        1/1                  test_mode = '0;
103        1/1                  jtag_control = '0;
104                         end
105                     
106                         bit init_done = 0;
107                     
108                         initial begin
109        1/1                  clk_intf_aa[&quot;osc&quot;]       = clk_osc_intf;
110        1/1                  clk_intf_aa[&quot;soc_pll0&quot;]  = clk_soc_pll0_intf;
111        1/1                  clk_intf_aa[&quot;soc_pll1&quot;]  = clk_soc_pll1_intf;
112        1/1                  clk_intf_aa[&quot;acpu&quot;]      = clk_acpu_intf;
113        1/1                  clk_intf_aa[&quot;bcpu&quot;]      = clk_bcpu_intf;
114        1/1                  clk_intf_aa[&quot;ddr_phy&quot;]   = clk_ddr_phy_intf;
115        1/1                  clk_intf_aa[&quot;ddr_ctl&quot;]   = clk_ddr_ctl_intf;
116        1/1                  clk_intf_aa[&quot;apb_ug&quot;]    = clk_apb_ug_intf;
117        1/1                  clk_intf_aa[&quot;xtal_fref&quot;] = clk_xtal_fref_intf;
118        1/1                  clk_intf_aa[&quot;fpga0&quot;]     = clk_fpga0_intf   ;
119        1/1                  clk_intf_aa[&quot;fpga1&quot;]     = clk_fpga1_intf   ;
120        1/1                  clk_intf_aa[&quot;fpga_s&quot;]    = clk_fpga_s_intf;
121        1/1                  clk_intf_aa[&quot;dma&quot;]       = clk_dma_intf;
122        1/1                  clk_intf_aa[&quot;gpt&quot;]       = clk_gpt_intf;
123        1/1                  clk_intf_aa[&quot;usb&quot;]       = clk_usb_intf;
124        1/1                  clk_intf_aa[&quot;qspi&quot;]      = clk_qspi_intf;
125        1/1                  clk_intf_aa[&quot;i2c&quot;]       = clk_i2c_intf;
126        1/1                  clk_intf_aa[&quot;uart&quot;]      = clk_uart_intf;
127        1/1                  clk_intf_aa[&quot;gpio&quot;]      = clk_gpio_intf;
128                     
129        1/1                  rst_intf_aa[&quot;bcpu&quot;]       = rst_n_bcpu_intf    ;
130        1/1                  rst_intf_aa[&quot;bcpu_bus&quot;]   = rst_n_bcpu_bus_intf;
131        1/1                  rst_intf_aa[&quot;sram&quot;]       = rst_n_sram_intf    ;
132        1/1                  rst_intf_aa[&quot;acpu&quot;]       = rst_n_acpu_intf    ;
133        1/1                  rst_intf_aa[&quot;acpu_bus&quot;]   = rst_n_acpu_bus_intf;
134        1/1                  rst_intf_aa[&quot;fpga0&quot;]      = rst_n_fpga0_intf   ;
135        1/1                  rst_intf_aa[&quot;fpga1&quot;]      = rst_n_fpga1_intf   ;
136        1/1                  rst_intf_aa[&quot;fpga_s&quot;]     = rst_n_fpga_s_intf   ;
137        1/1                  rst_intf_aa[&quot;ddr&quot;]        = rst_n_ddr_intf     ;
138        1/1                  rst_intf_aa[&quot;pll_por&quot;]    = rst_pll_por_intf     ;
139        1/1                  rst_intf_aa[&quot;rst_n_per&quot;]  = rst_n_per_intf     ;
140        1/1                  rst_intf_aa[&quot;rst_n_usb&quot;]  = rst_n_usb_intf     ;
141        1/1                  rst_intf_aa[&quot;rst_n_emac&quot;] = rst_n_emac_intf     ;
142        1/1                  rst_intf_aa[&quot;rst_n_dma&quot;]  = rst_n_dma_intf     ;
143                     
144        1/1                  init_done = 1;
145                         end
146                     
147                         bit assertions_off = 1'b0;
148                     
149                         `include &quot;config_ss_env_if_assertions.sv&quot;
150                     
151                       /* EXAMPLE
152                     
153                       rs_gpio_if m_gpio_intf[`GPIO_NUM_MAX]();
154                     
155                       virtual rs_gpio_if gpio_intf[`GPIO_NUM_MAX];
156                     
157                       genvar i;
158                     
159                       generate
160                         for (i = 0; i &lt; `GPIO_NUM_MAX; i++)
161                           initial gpio_intf[i] = m_gpio_intf[i];
162                       endgenerate
163                       */
164                     
165                       task wait_init();
166        <font color = "red">0/2     ==>      wait (init_done);</font>
</pre>
<hr>
<a name="inst_tag_137441_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod492.html#inst_tag_137441" >config_ss_tb.ddr_model.config_ss_env_intf</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">1</td>
<td class="rt">5.56  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">18</td>
<td class="rt">1</td>
<td class="rt">5.56  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>clk_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>jtag_control</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>test_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>test_finished[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>init_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>assertions_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_137441_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod492.html#inst_tag_137441" >config_ss_tb.ddr_model.config_ss_env_intf</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">86</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86                 if($test$plusargs("PLL_REF"))
                   <font color = "red">-1-</font>  
87                     clk_sel = config_ss_env_pkg::PLL_REF;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88                 if($test$plusargs("RC_OSC"))
                   <font color = "red">-1-</font>  
89                     clk_sel = config_ss_env_pkg::RC_OSC;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_137441_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod492.html#inst_tag_137441" >config_ss_tb.ddr_model.config_ss_env_intf</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#495976756" >Assertions</a></td>
<td class="wht cl rt">3</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#240653097" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1937693330" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">3</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="495976756"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="962679871"></a>
bcpu_bus_rst_dur_p</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2016894176"></a>
bcpu_rst_dur_p</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1664733750"></a>
boot_rst_p</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_137440'>
<a name="inst_tag_137440_Line"></a>
<b>Line Coverage for Instance : <a href="mod492.html#inst_tag_137440" >config_ss_tb.config_ss_env_intf</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>41</td><td>95.35</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>85</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>102</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>109</td><td>34</td><td>34</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>166</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
84                          initial begin
85         1/1                  clk_sel = config_ss_env_pkg::PLL_OUT;
86         1/1                  if($test$plusargs(&quot;PLL_REF&quot;))
87         <font color = "red">0/1     ==>              clk_sel = config_ss_env_pkg::PLL_REF;</font>
                        MISSING_ELSE
88         1/1                  if($test$plusargs(&quot;RC_OSC&quot;))
89         <font color = "red">0/1     ==>              clk_sel = config_ss_env_pkg::RC_OSC;</font>
                        MISSING_ELSE
90                          end
91                      
92                          rs_clk_if clk_xtal_fref_intf();
93                          rs_clk_if clk_osc_intf();
94                          rs_rst_if rst_pll_por_intf(clk_xtal_fref_intf.clock);
95                          rs_pll_if rs_pll_intf(clk_xtal_fref_intf.clock,rst_pll_por_intf.rstn);
96                      
97                          logic jtag_control;
98                          logic test_mode;
99                          logic [2:0] test_finished;
100                     
101                         initial begin
102        1/1                  test_mode = '0;
103        1/1                  jtag_control = '0;
104                         end
105                     
106                         bit init_done = 0;
107                     
108                         initial begin
109        1/1                  clk_intf_aa[&quot;osc&quot;]       = clk_osc_intf;
110        1/1                  clk_intf_aa[&quot;soc_pll0&quot;]  = clk_soc_pll0_intf;
111        1/1                  clk_intf_aa[&quot;soc_pll1&quot;]  = clk_soc_pll1_intf;
112        1/1                  clk_intf_aa[&quot;acpu&quot;]      = clk_acpu_intf;
113        1/1                  clk_intf_aa[&quot;bcpu&quot;]      = clk_bcpu_intf;
114        1/1                  clk_intf_aa[&quot;ddr_phy&quot;]   = clk_ddr_phy_intf;
115        1/1                  clk_intf_aa[&quot;ddr_ctl&quot;]   = clk_ddr_ctl_intf;
116        1/1                  clk_intf_aa[&quot;apb_ug&quot;]    = clk_apb_ug_intf;
117        1/1                  clk_intf_aa[&quot;xtal_fref&quot;] = clk_xtal_fref_intf;
118        1/1                  clk_intf_aa[&quot;fpga0&quot;]     = clk_fpga0_intf   ;
119        1/1                  clk_intf_aa[&quot;fpga1&quot;]     = clk_fpga1_intf   ;
120        1/1                  clk_intf_aa[&quot;fpga_s&quot;]    = clk_fpga_s_intf;
121        1/1                  clk_intf_aa[&quot;dma&quot;]       = clk_dma_intf;
122        1/1                  clk_intf_aa[&quot;gpt&quot;]       = clk_gpt_intf;
123        1/1                  clk_intf_aa[&quot;usb&quot;]       = clk_usb_intf;
124        1/1                  clk_intf_aa[&quot;qspi&quot;]      = clk_qspi_intf;
125        1/1                  clk_intf_aa[&quot;i2c&quot;]       = clk_i2c_intf;
126        1/1                  clk_intf_aa[&quot;uart&quot;]      = clk_uart_intf;
127        1/1                  clk_intf_aa[&quot;gpio&quot;]      = clk_gpio_intf;
128                     
129        1/1                  rst_intf_aa[&quot;bcpu&quot;]       = rst_n_bcpu_intf    ;
130        1/1                  rst_intf_aa[&quot;bcpu_bus&quot;]   = rst_n_bcpu_bus_intf;
131        1/1                  rst_intf_aa[&quot;sram&quot;]       = rst_n_sram_intf    ;
132        1/1                  rst_intf_aa[&quot;acpu&quot;]       = rst_n_acpu_intf    ;
133        1/1                  rst_intf_aa[&quot;acpu_bus&quot;]   = rst_n_acpu_bus_intf;
134        1/1                  rst_intf_aa[&quot;fpga0&quot;]      = rst_n_fpga0_intf   ;
135        1/1                  rst_intf_aa[&quot;fpga1&quot;]      = rst_n_fpga1_intf   ;
136        1/1                  rst_intf_aa[&quot;fpga_s&quot;]     = rst_n_fpga_s_intf   ;
137        1/1                  rst_intf_aa[&quot;ddr&quot;]        = rst_n_ddr_intf     ;
138        1/1                  rst_intf_aa[&quot;pll_por&quot;]    = rst_pll_por_intf     ;
139        1/1                  rst_intf_aa[&quot;rst_n_per&quot;]  = rst_n_per_intf     ;
140        1/1                  rst_intf_aa[&quot;rst_n_usb&quot;]  = rst_n_usb_intf     ;
141        1/1                  rst_intf_aa[&quot;rst_n_emac&quot;] = rst_n_emac_intf     ;
142        1/1                  rst_intf_aa[&quot;rst_n_dma&quot;]  = rst_n_dma_intf     ;
143                     
144        1/1                  init_done = 1;
145                         end
146                     
147                         bit assertions_off = 1'b0;
148                     
149                         `include &quot;config_ss_env_if_assertions.sv&quot;
150                     
151                       /* EXAMPLE
152                     
153                       rs_gpio_if m_gpio_intf[`GPIO_NUM_MAX]();
154                     
155                       virtual rs_gpio_if gpio_intf[`GPIO_NUM_MAX];
156                     
157                       genvar i;
158                     
159                       generate
160                         for (i = 0; i &lt; `GPIO_NUM_MAX; i++)
161                           initial gpio_intf[i] = m_gpio_intf[i];
162                       endgenerate
163                       */
164                     
165                       task wait_init();
166        2/2              wait (init_done);
</pre>
<hr>
<a name="inst_tag_137440_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod492.html#inst_tag_137440" >config_ss_tb.config_ss_env_intf</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">1</td>
<td class="rt">5.56  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">18</td>
<td class="rt">1</td>
<td class="rt">5.56  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>clk_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>jtag_control</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>test_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>test_finished[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>init_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>assertions_off</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_137440_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod492.html#inst_tag_137440" >config_ss_tb.config_ss_env_intf</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">86</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
86                 if($test$plusargs("PLL_REF"))
                   <font color = "red">-1-</font>  
87                     clk_sel = config_ss_env_pkg::PLL_REF;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88                 if($test$plusargs("RC_OSC"))
                   <font color = "red">-1-</font>  
89                     clk_sel = config_ss_env_pkg::RC_OSC;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_137440_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod492.html#inst_tag_137440" >config_ss_tb.config_ss_env_intf</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#615112966" >Assertions</a></td>
<td class="wht cl rt">3</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#1588392251" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1795807808" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">3</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="615112966"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="337962963"></a>
bcpu_bus_rst_dur_p</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1501840910"></a>
bcpu_rst_dur_p</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1702670620"></a>
boot_rst_p</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_137440">
    <li>
      <a href="#inst_tag_137440_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_137440_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_137440_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_137440_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_137441">
    <li>
      <a href="#inst_tag_137441_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_137441_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_137441_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_137441_Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_config_ss_env_if">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
