#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 14 13:38:40 2023
# Process ID: 10608
# Current directory: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2876 C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor_red_pitaya\adquisidor.xpr
# Log file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/vivado.log
# Journal file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya\vivado.jou
# Running On: DESKTOP-BRUHM76, OS: Windows, CPU Frequency: 3912 MHz, CPU Physical cores: 2, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.xpr
open_run impl_1
update_compile_order -fileset sources_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
copy_bd_objs /  [get_bd_cells {Procesamiento}]
set_property location {3 7703 -1505} [get_bd_cells Procesamiento1]
copy_bd_objs /  [get_bd_cells {BRAM}]
set_property location {4.5 8279 -1945} [get_bd_cells BRAM]
set_property location {5 8267 -1391} [get_bd_cells BRAM1]
set_property location {4 8323 -1937} [get_bd_cells BRAM]
set_property location {2 5348 -1629} [get_bd_cells uP_control]
set_property location {2 5391 -1532} [get_bd_cells uP_control]
connect_bd_net [get_bd_pins Procesamiento1/clk] [get_bd_pins ADC/adc_clk] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/reset_n] [get_bd_pins uP/S00_ARESETN] -boundary_type upper
startgroup
connect_bd_net [get_bd_pins Procesamiento1/user_reset] [get_bd_pins uP_control/Dout1] -boundary_type upper
endgroup
connect_bd_net [get_bd_pins Procesamiento1/enable] [get_bd_pins uP_control/Dout2] -boundary_type upper
startgroup
connect_bd_net [get_bd_pins Procesamiento1/data_valid] [get_bd_pins uP_control/Dout3] -boundary_type upper
connect_bd_net [get_bd_pins uP_control/Dout3] [get_bd_pins Procesamiento1/N_averaged_samples] -boundary_type upper
endgroup
connect_bd_net [get_bd_pins ADC/signal_split_0/M_AXIS_PORT2_tdata] [get_bd_pins Procesamiento1/data]
delete_bd_objs [get_bd_nets uP_control_Dout3]
startgroup
connect_bd_net [get_bd_pins Procesamiento1/data_valid] [get_bd_pins Procesamiento/N_averaged_samples] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/data_valid] [get_bd_pins Procesamiento1/N_averaged_samples] -boundary_type upper
endgroup
delete_bd_objs [get_bd_nets data_valid_1]
connect_bd_net [get_bd_pins Procesamiento1/data_valid] [get_bd_pins uP_control/Dout3] -boundary_type upper
undo
connect_bd_net [get_bd_pins Procesamiento1/data_valid] [get_bd_pins ADC/M_AXIS_PORT2_tdata] -boundary_type upper
undo
connect_bd_net [get_bd_pins Procesamiento1/N_averaged_samples] [get_bd_pins uP_control/Dout3] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento/N_averaged_samples] [get_bd_pins ADC/M_AXIS_PORT1_tvalid] -boundary_type upper
undo
connect_bd_net [get_bd_pins Procesamiento/N_averaged_samples] [get_bd_pins uP_control/Dout3] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/data_valid] [get_bd_pins ADC/signal_split_0/M_AXIS_PORT2_tvalid]
connect_bd_net [get_bd_pins Procesamiento1/M_in] [get_bd_pins uP_control/Dout4] -boundary_type upper
set_property location {4 7770 -1499} [get_bd_cells BRAM1]
connect_bd_net [get_bd_pins BRAM1/bram_portb_rddata] [get_bd_pins Procesamiento1/bram_portb_rddata] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/bram_porta_rddata] [get_bd_pins BRAM1/douta] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/N_ca_in] [get_bd_pins uP_control/Dout] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/trigger_mode_in] [get_bd_pins uP_control/Dout5] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/trigger_level_in] [get_bd_pins uP_control/Dout6] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/log2_divisor] [get_bd_pins uP_control/Dout7] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/bram_portb_we] [get_bd_pins BRAM1/bram_portb_we] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/bram_portb_wrdata] [get_bd_pins BRAM1/bram_portb_wrdata] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/bram_portb_addr] [get_bd_pins BRAM1/bram_portb_addr] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/bram_portb_rst] [get_bd_pins BRAM1/bram_portb_rst] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/bram_portb_clk] [get_bd_pins BRAM1/bram_portb_clk] -boundary_type upper
connect_bd_net [get_bd_pins BRAM1/clka] [get_bd_pins Procesamiento1/bram_porta_we] -boundary_type upper
delete_bd_objs [get_bd_nets clka_2]
connect_bd_net [get_bd_pins BRAM1/wea] [get_bd_pins Procesamiento1/bram_porta_we] -boundary_type upper
connect_bd_net [get_bd_pins Procesamiento1/bram_porta_clk] [get_bd_pins BRAM1/clka] -boundary_type upper
connect_bd_net [get_bd_pins BRAM1/led_o] [get_bd_pins Procesamiento1/led_o] -boundary_type upper
connect_bd_net [get_bd_pins BRAM1/dina] [get_bd_pins Procesamiento1/bram_porta_wrdata] -boundary_type upper
connect_bd_net [get_bd_pins BRAM1/addra] [get_bd_pins Procesamiento1/bram_porta_addr] -boundary_type upper
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/uP/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/uP/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/uP/processing_system7_0/M_AXI_GP0} Slave {/BRAM1/axi_bram_reader_1/S_AXI} ddr_seg {Auto} intc_ip {/uP/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins BRAM1/axi_bram_reader_1/S_AXI]
set_property location {2 5381 -1686} [get_bd_cells uP_control]
set_property location {1 456 -1709} [get_bd_cells uP]
set_property location {1 155 752} [get_bd_cells ADC]
set_property location {1 149 -165} [get_bd_cells ADC]
set_property location {1 143 50} [get_bd_cells ADC]
set_property location {1 137 -370} [get_bd_cells uP]
set_property location {1.5 1370 -220} [get_bd_cells uP_control]
set_property location {2.5 2254 82} [get_bd_cells Procesamiento1]
set_property location {3 2157 -524} [get_bd_cells Procesamiento]
set_property location {3.5 3719 104} [get_bd_cells BRAM1]
set_property location {4 3727 -488} [get_bd_cells BRAM]
set_property location {5 4934 332} [get_bd_cells util_ds_buf_1]
set_property location {5.5 5534 297} [get_bd_cells util_ds_buf_2]
set_property location {5 4814 -91} [get_bd_cells DAC]
save_bd_design
reset_run synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close [ open C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/and.v w ]
add_files C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/and.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/and.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/and.v
file delete -force C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/and.v
close [ open C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/and_2.v w ]
add_files C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor_red_pitaya/adquisidor.srcs/sources_1/new/and_2.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference and_2 and_2_0
set_property location {5460 -1408} [get_bd_intf_ports gpio_rtl_1]
set_property location {6928 -1717} [get_bd_intf_ports gpio_rtl_0]
set_property location {5.5 6268 -1661} [get_bd_cells and_2_0]
set_property location {6 6246 -1277} [get_bd_cells and_2_0]
set_property location {6 6287 -880} [get_bd_cells and_2_0]
set_property location {4.5 5580 -305} [get_bd_cells and_2_0]
set_property location {4 4207 70} [get_bd_cells and_2_0]
set_property location {3.5 3586 81} [get_bd_cells and_2_0]
set_property location {5 4219 65} [get_bd_cells and_2_0]
set_property location {3.5 3356 114} [get_bd_cells and_2_0]
set_property location {3.5 3169 276} [get_bd_cells and_2_0]
connect_bd_net [get_bd_pins and_2_0/a] [get_bd_pins Procesamiento/led_o]
delete_bd_objs [get_bd_nets coherent_average_0_finished]
connect_bd_net [get_bd_pins Procesamiento/led_o] [get_bd_pins BRAM/led_o] -boundary_type upper
set_property location {4.5 3738 41} [get_bd_cells and_2_0]
set_property location {5 4287 47} [get_bd_cells and_2_0]
connect_bd_net [get_bd_pins and_2_0/a] [get_bd_pins Procesamiento/led_o]
connect_bd_net [get_bd_pins and_2_0/b] [get_bd_pins Procesamiento1/led_o]
connect_bd_net [get_bd_ports led_o] [get_bd_pins and_2_0/c]
connect_bd_net [get_bd_pins uP_control/led_o] [get_bd_pins and_2_0/c]
set_property location {7436 -206} [get_bd_ports led_o]
set_property location {7393 -185} [get_bd_ports led_o]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
set_property CONFIG.Write_Depth_A {32768} [get_bd_cells BRAM/blk_mem_gen_1]
endgroup
startgroup
set_property CONFIG.Write_Depth_A {32768} [get_bd_cells BRAM1/blk_mem_gen_1]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
