Test Case ID,Test Case Name,Description,Priority,Category,Signals Involved,Status,Notes,Expected Result,Actual Result
TC_BASIC_001,Single Write Transaction,Basic write transaction from M0 to S0,High,Basic Functionality,"m0_aw*, m0_w*, m0_b*, s0_aw*, s0_w*, s0_b*, clk, rstn",Not Started,,Write transaction completes successfully with OKAY response,
TC_BASIC_002,Single Read Transaction,Basic read transaction from M0 to S0,High,Basic Functionality,"m0_ar*, m0_r*, s0_ar*, s0_r*, clk, rstn",Not Started,,Read transaction completes successfully with correct data,
TC_BASIC_003,Burst Write (INCR),INCR burst write with length 1-15,High,Basic Functionality,"m0_aw*, m0_w*, m0_b*, s0_aw*, s0_w*, s0_b*, clk, rstn",Not Started,,Burst write completes with proper handshaking and WLAST,
TC_BASIC_004,Burst Read (INCR),INCR burst read with length 1-15,High,Basic Functionality,"m0_ar*, m0_r*, s0_ar*, s0_r*, clk, rstn",Not Started,,Burst read completes with proper handshaking and RLAST,
TC_ACCESS_001,M0 Full Access,M0 accessing all slaves (S0-S6),High,Access Control,"m0_aw*, m0_w*, m0_b*, m0_ar*, m0_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,M0 successfully accesses all slaves,
TC_ACCESS_002,M1 Restricted Access,M1 accessing only S1 S3 S4,High,Access Control,"m1_aw*, m1_w*, m1_b*, m1_ar*, m1_r*, s1_aw*, s1_w*, s1_b*, s1_ar*, s1_r*, s3_aw*, s3_w*, s3_b*, s3_ar*, s3_r*, s4_aw*, s4_w*, s4_b*, s4_ar*, s4_r*, clk, rstn",Not Started,,M1 successfully accesses only allowed slaves,
TC_ACCESS_003,M2 Restricted Access,M2 accessing only S2 S4 S5,High,Access Control,"m2_aw*, m2_w*, m2_b*, m2_ar*, m2_r*, s2_aw*, s2_w*, s2_b*, s2_ar*, s2_r*, s4_aw*, s4_w*, s4_b*, s4_ar*, s4_r*, s5_aw*, s5_w*, s5_b*, s5_ar*, s5_r*, clk, rstn",Not Started,,M2 successfully accesses only allowed slaves,
TC_ACCESS_004,M3 Restricted Access,M3 accessing only S0 S2 S6,High,Access Control,"m3_aw*, m3_w*, m3_b*, m3_ar*, m3_r*, s0_aw*, s0_w*, s0_b*, s0_ar*, s0_r*, s2_aw*, s2_w*, s2_b*, s2_ar*, s2_r*, s6_aw*, s6_w*, s6_b*, s6_ar*, s6_r*, clk, rstn",Not Started,,M3 successfully accesses only allowed slaves,
TC_ACCESS_005,M1 Access Denied,M1 attempting to access S0 (should fail),High,Access Control,"m1_aw*, m1_w*, m1_b*, m1_ar*, m1_r*, s0_aw*, s0_w*, s0_b*, s0_ar*, s0_r*, clk, rstn",Not Started,,M1 access to S0 is denied with appropriate error,
TC_ADDR_001,S0 Address Range,Transactions to 0x0000_0000-0x0000_0FFF,High,Address Decoding,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s0_aw*, s0_w*, s0_b*, s0_ar*, s0_r*, clk, rstn",Not Started,,Transactions to S0 address range route correctly,
TC_ADDR_002,S1 Address Range,Transactions to 0x0000_2000-0x0000_2FFF,High,Address Decoding,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s1_aw*, s1_w*, s1_b*, s1_ar*, s1_r*, clk, rstn",Not Started,,Transactions to S1 address range route correctly,
TC_ADDR_003,S2 Address Range,Transactions to 0x0000_4000-0x0000_4FFF,High,Address Decoding,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s2_aw*, s2_w*, s2_b*, s2_ar*, s2_r*, clk, rstn",Not Started,,Transactions to S2 address range route correctly,
TC_ADDR_004,S3 Address Range,Transactions to 0x0000_6000-0x0000_6FFF,High,Address Decoding,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s3_aw*, s3_w*, s3_b*, s3_ar*, s3_r*, clk, rstn",Not Started,,Transactions to S3 address range route correctly,
TC_ADDR_005,S4 Address Range,Transactions to 0x0000_8000-0x0000_8FFF,High,Address Decoding,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s4_aw*, s4_w*, s4_b*, s4_ar*, s4_r*, clk, rstn",Not Started,,Transactions to S4 address range route correctly,
TC_ADDR_006,S5 Address Range,Transactions to 0x0000_A000-0x0000_AFFF,High,Address Decoding,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s5_aw*, s5_w*, s5_b*, s5_ar*, s5_r*, clk, rstn",Not Started,,Transactions to S5 address range route correctly,
TC_ADDR_007,S6 Address Range,Transactions to 0x0000_C000-0x0000_CFFF,High,Address Decoding,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s6_aw*, s6_w*, s6_b*, s6_ar*, s6_r*, clk, rstn",Not Started,,Transactions to S6 address range route correctly,
TC_CONC_001,M0+M1 Concurrent,M0 and M1 accessing different slaves simultaneously,Medium,Concurrent Access,"m0_aw*, m0_w*, m0_b*, m0_ar*, m0_r*, m1_aw*, m1_w*, m1_b*, m1_ar*, m1_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Both transactions complete successfully without interference,
TC_CONC_002,All Masters Concurrent,All masters accessing different slaves simultaneously,Medium,Concurrent Access,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,All transactions complete successfully with proper arbitration,
TC_CONC_003,Same Slave Access,Multiple masters accessing the same slave (arbitration),Medium,Concurrent Access,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Arbitration works correctly with fair access,
TC_PROT_001,Handshake Timing,Valid/Ready handshake timing compliance,High,Protocol Compliance,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,All handshakes comply with AXI timing requirements,
TC_PROT_002,ID Ordering,Transaction ID ordering compliance,High,Protocol Compliance,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Transactions with same ID maintain proper ordering,
TC_PROT_003,Burst Continuity,Burst transfer continuity compliance,High,Protocol Compliance,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Burst transfers maintain continuity without gaps,
TC_PROT_004,Response Codes,All response code combinations,High,Protocol Compliance,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,All AXI response codes are properly handled,
TC_ERR_001,Slave Error Response,Slave returning SLVERR response,Medium,Error Scenarios,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,SLVERR responses are properly propagated to masters,
TC_ERR_002,Decode Error,Access to unmapped address (DECERR),Medium,Error Scenarios,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, clk, rstn",Not Started,,DECERR responses for unmapped addresses,
TC_ERR_003,Timeout Scenarios,Transaction timeout handling,Medium,Error Scenarios,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Timeout mechanisms work correctly,
TC_PERF_001,Maximum Throughput,Maximum transactions per cycle,Low,Performance,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,System achieves maximum theoretical throughput,
TC_PERF_002,Latency Measurement,End-to-end transaction latency,Low,Performance,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Latency measurements are within specifications,
TC_RST_001,Power-on Reset,System behavior after power-on reset,High,Reset/Initialization,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,System initializes correctly after power-on reset,
TC_RST_002,Soft Reset,System behavior after soft reset,High,Reset/Initialization,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,System resets correctly after soft reset assertion,
TC_RST_003,Reset During Transaction,Reset assertion during active transaction,Medium,Reset/Initialization,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s0_aw*, s0_w*, s0_b*, s0_ar*, s0_r*, clk, rstn",Not Started,,System handles reset during active transactions gracefully,
TC_BURST_001,WRAP Burst Write,WRAP burst write with length 1-15 testing address wrapping behavior,High,Burst Types,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, clk, rstn",Not Started,,Address wraps correctly within burst boundary,
TC_BURST_002,WRAP Burst Read,WRAP burst read with length 1-15,High,Burst Types,"m[0-3]_ar*, m[0-3]_r*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Address wrapping and data ordering maintained,
TC_BURST_003,FIXED Burst Write,FIXED burst write (same address for all transfers),Medium,Burst Types,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, clk, rstn",Not Started,,All transfers target same address,
TC_BURST_004,Mixed Burst Types,Different masters using different burst types simultaneously,Medium,Burst Types,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Each burst type behaves correctly in parallel,
TC_LIMIT_001,Single Master Multi-Slave Restriction,Verify M0 cannot send transactions to multiple slaves simultaneously,Critical,Design Limitations,"m0_aw*, m0_w*, m0_b*, m0_ar*, m0_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Only one transaction active per master at a time,
TC_LIMIT_002,Back-to-Back Different Slaves,Attempt back-to-back transactions to different slaves from same master,Critical,Design Limitations,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Second transaction blocked until first completes,
TC_LIMIT_003,Transaction Completion Requirement,Verify response phase completion before new transaction initiation,Critical,Design Limitations,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,New transaction only starts after B/R response received,
TC_LIMIT_004,Interleaved Transactions Validation,Test that interleaving is not allowed between different slaves,High,Design Limitations,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Strict sequential execution per master,
TC_ORDER_001,In-Order Transaction Sequence,Multiple transactions with same ID from same master to same slave,High,Transaction Ordering,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Transactions complete in submission order,
TC_ORDER_002,Out-of-Order Transaction Sequence,Multiple transactions with different IDs from same master to same slave,High,Transaction Ordering,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Transactions can complete in different order than submission,
TC_ORDER_003,Mixed Ordering Scenarios,Same master with mixed ID patterns (some same some different),Medium,Transaction Ordering,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Same ID transactions maintain order different ID can reorder,
TC_ORDER_004,Cross-Master Ordering,Multiple masters with overlapping ID ranges,Medium,Transaction Ordering,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Each master's ordering rules maintained independently,
TC_ORDER_005,Ordering with Arbitration,Ordering maintained during slave contention scenarios,High,Transaction Ordering,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Ordering rules preserved even with round-robin arbitration,
TC_ERR_004,Burst Length Violation,Test burst length > 15 (should cause protocol violation),Medium,Error Scenarios,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Protocol violation detected for invalid burst length,
TC_ERR_005,Address Alignment Violation,Test unaligned addresses for different transfer sizes,Medium,Error Scenarios,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Address alignment violations properly handled,
TC_STRESS_001,Maximum Burst Length,Test burst length = 15 (maximum allowed),Medium,Performance,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,Maximum burst length handled correctly,
TC_STRESS_002,Continuous Arbitration,Sustained contention for shared slaves,Low,Performance,"m[0-3]_aw*, m[0-3]_w*, m[0-3]_b*, m[0-3]_ar*, m[0-3]_r*, s[0-6]_aw*, s[0-6]_w*, s[0-6]_b*, s[0-6]_ar*, s[0-6]_r*, clk, rstn",Not Started,,System maintains stability under continuous arbitration pressure,
