
---------- Begin Simulation Statistics ----------
final_tick                                 1285880400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174956                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407928                       # Number of bytes of host memory used
host_op_rate                                   314270                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.53                       # Real time elapsed on the host
host_tick_rate                               82821750                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2716332                       # Number of instructions simulated
sim_ops                                       4879317                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001286                       # Number of seconds simulated
sim_ticks                                  1285880400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               562699                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23541                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            578279                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             312668                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          562699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           250031                       # Number of indirect misses.
system.cpu.branchPred.lookups                  637786                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27951                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11761                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2942477                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2224645                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23631                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     500585                       # Number of branches committed
system.cpu.commit.bw_lim_events                829281                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             940                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          858988                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2716332                       # Number of instructions committed
system.cpu.commit.committedOps                4879317                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2812473                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.734885                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.748658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1233857     43.87%     43.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       240798      8.56%     52.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       204216      7.26%     59.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       304321     10.82%     70.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       829281     29.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2812473                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76747                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                25960                       # Number of function calls committed.
system.cpu.commit.int_insts                   4823235                       # Number of committed integer instructions.
system.cpu.commit.loads                        711681                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20551      0.42%      0.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3790050     77.68%     78.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3310      0.07%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36320      0.74%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3045      0.06%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1488      0.03%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6388      0.13%     79.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11466      0.23%     79.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12492      0.26%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6724      0.14%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1331      0.03%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          691499     14.17%     93.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         261714      5.36%     99.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20182      0.41%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12757      0.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4879317                       # Class of committed instruction
system.cpu.commit.refs                         986152                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2716332                       # Number of Instructions Simulated
system.cpu.committedOps                       4879317                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.183472                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.183472                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7956                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34556                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49716                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4352                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1024499                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5945454                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   411708                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1499340                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23708                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 87551                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      793137                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1873                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      292837                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           177                       # TLB misses on write requests
system.cpu.fetch.Branches                      637786                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    345132                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2582544                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4644                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3458561                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           673                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   47416                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.198397                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             439739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             340619                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.075857                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3046806                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.037625                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.914612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1346301     44.19%     44.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   100110      3.29%     47.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    83266      2.73%     50.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   126909      4.17%     54.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1390220     45.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3046806                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124139                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68678                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    280561600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    280561600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    280561600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    280561600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    280561600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    280561600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8659200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8658800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       623200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       622800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       622800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       622800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4812400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4590400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4465600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4688800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    110042000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    110086400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    110004400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    110060400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2161929600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          167896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27969                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   530167                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.679079                       # Inst execution rate
system.cpu.iew.exec_refs                      1087769                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     292823                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  688339                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                824321                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1163                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               494                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               303144                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5738247                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                794946                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33667                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5397738                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3162                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7448                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23708                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13535                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           616                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            49360                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          247                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       112638                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28672                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             87                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19806                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8163                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7038004                       # num instructions consuming a value
system.cpu.iew.wb_count                       5376227                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.585048                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4117573                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.672387                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5382818                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8383204                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4558984                       # number of integer regfile writes
system.cpu.ipc                               0.844972                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.844972                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26581      0.49%      0.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4208425     77.48%     77.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3331      0.06%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39964      0.74%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4701      0.09%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1528      0.03%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7046      0.13%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15147      0.28%     79.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14357      0.26%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7346      0.14%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2497      0.05%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               778609     14.34%     94.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              281530      5.18%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26421      0.49%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13925      0.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5431408                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   94010                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              189369                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        90399                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             136631                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5310817                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           13737009                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5285828                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6460622                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5736882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5431408                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1365                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          858919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             16759                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            425                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1262365                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3046806                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.782656                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.653037                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1188439     39.01%     39.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              248829      8.17%     47.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              397701     13.05%     60.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              460171     15.10%     75.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              751666     24.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3046806                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.689553                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      345241                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           369                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13339                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6730                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               824321                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              303144                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2175275                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    837                       # number of misc regfile writes
system.cpu.numCycles                          3214702                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                    102                       # Number of system calls
system.cpu.rename.BlockCycles                  826972                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6242919                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               58                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  44755                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   460963                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  24616                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4486                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              15183229                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5873149                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7587230                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1529451                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75866                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23708                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                182491                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1344288                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            160752                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          9282175                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          23221                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1143                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    204879                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1212                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7721497                       # The number of ROB reads
system.cpu.rob.rob_writes                    11711894                       # The number of ROB writes
system.cpu.timesIdled                            1772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          446                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38840                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              446                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          697                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            697                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              119                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9530                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23184                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12320                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1354                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8176                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1334                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12320                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       960512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       960512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  960512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13654                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13654                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11467819                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29634681                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17983                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4177                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24226                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1009                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2077                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2077                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17983                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9174                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49724                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58898                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       201088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1263296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1464384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10634                       # Total snoops (count)
system.l2bus.snoopTraffic                       86784                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30692                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014857                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120984                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30236     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      456      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30692                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20300796                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19198752                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3773199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1285880400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       341252                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           341252                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       341252                       # number of overall hits
system.cpu.icache.overall_hits::total          341252                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3878                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3878                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3878                       # number of overall misses
system.cpu.icache.overall_misses::total          3878                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    183796400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    183796400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    183796400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    183796400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       345130                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       345130                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       345130                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       345130                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011236                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011236                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011236                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011236                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47394.636411                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47394.636411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47394.636411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47394.636411                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          733                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          733                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          733                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          733                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3145                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3145                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3145                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3145                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148342000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148342000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148342000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148342000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009113                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009113                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47167.567568                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47167.567568                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47167.567568                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47167.567568                       # average overall mshr miss latency
system.cpu.icache.replacements                   2888                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       341252                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          341252                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3878                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3878                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    183796400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    183796400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       345130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       345130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011236                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011236                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47394.636411                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47394.636411                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148342000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148342000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47167.567568                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47167.567568                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.836659                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              279249                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2888                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             96.692867                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.836659                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            693404                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           693404                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       982196                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           982196                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       982196                       # number of overall hits
system.cpu.dcache.overall_hits::total          982196                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35139                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35139                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35139                       # number of overall misses
system.cpu.dcache.overall_misses::total         35139                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1689909200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1689909200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1689909200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1689909200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1017335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1017335                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1017335                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1017335                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034540                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034540                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034540                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034540                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48092.125558                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48092.125558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48092.125558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48092.125558                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30018                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          155                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               778                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.583548                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    77.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1694                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2823                       # number of writebacks
system.cpu.dcache.writebacks::total              2823                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22472                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22472                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22472                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22472                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12667                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4249                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16916                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    580256400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    580256400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    580256400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248228260                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828484660                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012451                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012451                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012451                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016628                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45808.510302                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45808.510302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45808.510302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58420.395387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48976.392764                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15892                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       709825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          709825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33029                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33029                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1585277600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1585277600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       742854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       742854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044462                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044462                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47996.536377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47996.536377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    478673600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    478673600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45200.528801                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45200.528801                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       272371                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         272371                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2110                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2110                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104631600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104631600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       274481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       274481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007687                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007687                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49588.436019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49588.436019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2077                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2077                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101582800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101582800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48908.425614                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48908.425614                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4249                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4249                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248228260                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248228260                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58420.395387                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58420.395387                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           983.566950                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              646349                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15892                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.671344                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   762.331527                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   221.235423                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.744464                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.216050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.960515                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          217                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          766                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.211914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.788086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2051586                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2051586                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1160                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5015                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          792                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6967                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1160                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5015                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          792                       # number of overall hits
system.l2cache.overall_hits::total               6967                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1982                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7652                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3457                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13091                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1982                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7652                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3457                       # number of overall misses
system.l2cache.overall_misses::total            13091                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    134792400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    522655600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239314393                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    896762393                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    134792400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    522655600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239314393                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    896762393                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3142                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12667                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4249                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20058                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3142                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12667                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4249                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20058                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.630808                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604089                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.813603                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.652657                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.630808                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604089                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.813603                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.652657                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68008.274470                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68303.136435                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69226.032109                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68502.207089                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68008.274470                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68303.136435                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69226.032109                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68502.207089                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    9                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1354                       # number of writebacks
system.l2cache.writebacks::total                 1354                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1982                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7644                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3438                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13064                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1982                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7644                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3438                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          590                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13654                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118936400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461226800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211107617                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    791270817                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118936400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461226800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211107617                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34997846                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    826268663                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.630808                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603458                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.809132                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.651311                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.630808                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603458                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.809132                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.680726                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60008.274470                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60338.409210                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61404.193426                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60568.801056                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60008.274470                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60338.409210                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61404.193426                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59318.383051                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60514.769518                       # average overall mshr miss latency
system.l2cache.replacements                      9623                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2823                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2823                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2823                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2823                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          590                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          590                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34997846                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34997846                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59318.383051                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59318.383051                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          743                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              743                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1334                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1334                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92794400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92794400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2077                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2077                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.642273                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.642273                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69561.019490                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69561.019490                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1334                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1334                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82122400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82122400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.642273                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.642273                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61561.019490                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61561.019490                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1160                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4272                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          792                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6224                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1982                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6318                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3457                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11757                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    134792400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429861200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239314393                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    803967993                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3142                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10590                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4249                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17981                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.630808                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596601                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.813603                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.653857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68008.274470                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68037.543526                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69226.032109                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68382.069661                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           27                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1982                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6310                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3438                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11730                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118936400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    379104400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211107617                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    709148417                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.630808                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595845                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.809132                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.652355                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60008.274470                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60079.936609                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61404.193426                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60455.960529                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3766.703074                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26171                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9623                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.719630                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    18.306672                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   405.411235                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2281.575556                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   914.720758                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.688852                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004469                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.098977                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.557025                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223320                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035813                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.919605                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1181                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2915                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1144                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2688                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.288330                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.711670                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               324359                       # Number of tag accesses
system.l2cache.tags.data_accesses              324359                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1285880400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              873856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86656                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86656                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1982                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7644                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3438                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          590                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13654                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1354                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1354                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           98646810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          380452179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    171113892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     29365095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              679577976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      98646810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          98646810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        67390404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              67390404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        67390404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          98646810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         380452179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    171113892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     29365095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             746968381                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3451341600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 335712                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408952                       # Number of bytes of host memory used
host_op_rate                                   588199                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.77                       # Real time elapsed on the host
host_tick_rate                               68167076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10664518                       # Number of instructions simulated
sim_ops                                      18685294                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002165                       # Number of seconds simulated
sim_ticks                                  2165461200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1117979                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             13132                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1192364                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             566018                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1117979                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           551961                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1325753                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63001                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         9879                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  15047140                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5526451                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             13132                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1274317                       # Number of branches committed
system.cpu.commit.bw_lim_events               2609494                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          221927                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              7948186                       # Number of instructions committed
system.cpu.commit.committedOps               13805977                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5344074                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.583418                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.565062                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       651609     12.19%     12.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1331201     24.91%     37.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       218510      4.09%     41.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       533260      9.98%     51.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2609494     48.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5344074                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     259849                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                62827                       # Number of function calls committed.
system.cpu.commit.int_insts                  13703165                       # Number of committed integer instructions.
system.cpu.commit.loads                       1867313                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       100508      0.73%      0.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         10907557     79.01%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           49017      0.36%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             28      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              42      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              60      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              84      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             42      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            31      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1737517     12.59%     92.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         751471      5.44%     98.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       129796      0.94%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       129716      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          13805977                       # Class of committed instruction
system.cpu.commit.refs                        2748500                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     7948186                       # Number of Instructions Simulated
system.cpu.committedOps                      13805977                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.681118                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.681118                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         3546                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit         1886                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         5546                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage           706                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                362255                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               14148303                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1057929                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3887776                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  13179                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85763                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1879132                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            26                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      889677                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            39                       # TLB misses on write requests
system.cpu.fetch.Branches                     1325753                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1100131                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4277392                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1213                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        8190063                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   26358                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.244891                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1116331                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             629019                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.512853                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5406902                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.636344                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.719162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1358176     25.12%     25.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   287082      5.31%     30.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   320439      5.93%     36.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   438324      8.11%     44.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3002881     55.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5406902                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    130732                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   130288                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    734550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    734550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    734550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    734550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    734550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    734550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9817600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9817600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        40400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        40800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        40800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    277222000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    276236800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    278895200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    277040400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     5536530400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            6751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                16326                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1287661                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.573660                       # Inst execution rate
system.cpu.iew.exec_refs                      2768815                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     889677                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   50896                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1892409                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               106                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               903987                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14027903                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1879138                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12590                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13932900                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   606                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  13179                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   623                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            46502                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        25096                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        22801                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             51                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13417                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2909                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  21475219                       # num instructions consuming a value
system.cpu.iew.wb_count                      13923735                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.512605                       # average fanout of values written-back
system.cpu.iew.wb_producers                  11008315                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.571967                       # insts written-back per cycle
system.cpu.iew.wb_sent                       13927166                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 23617385                       # number of integer regfile reads
system.cpu.int_regfile_writes                11562411                       # number of integer regfile writes
system.cpu.ipc                               1.468174                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.468174                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            104164      0.75%      0.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11018250     79.01%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                49022      0.35%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    66      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  46      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   52      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  130      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  123      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  51      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 52      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1753364     12.57%     92.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              760390      5.45%     98.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          129981      0.93%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         129750      0.93%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13945489                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  260237                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              520496                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       260119                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             261139                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13581088                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           32797616                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13663616                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13988742                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14027872                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13945489                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  31                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          221927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20231                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       274330                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5406902                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.579201                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.344650                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              487724      9.02%      9.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              870486     16.10%     25.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              966575     17.88%     43.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1186615     21.95%     64.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1895502     35.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5406902                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.575985                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1100131                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             3                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            330809                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           365388                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1892409                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              903987                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 5448651                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                          5413653                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      1                       # Number of system calls
system.cpu.rename.BlockCycles                   70084                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              17098053                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  68028                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1098292                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    222                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    60                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              44695011                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14112428                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            17421219                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3931964                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 201023                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  13179                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                292950                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   323171                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            131330                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         23887082                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            433                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    192156                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     16762484                       # The number of ROB reads
system.cpu.rob.rob_writes                    28118760                       # The number of ROB writes
system.cpu.timesIdled                              93                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        11538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          184                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          23080                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              184                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          316                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            316                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               96                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4779                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                452                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          190                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2178                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1957                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1957                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           454                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       166336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       166336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  166336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2411                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2411    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2411                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2246332                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5195868                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                9532                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         10557                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3451                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                356                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2007                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2007                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           9534                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          650                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        33969                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   34619                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        13824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1388160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1401984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              2825                       # Total snoops (count)
system.l2bus.snoopTraffic                       12160                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              14366                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012808                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.112449                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    14182     98.72%     98.72% # Request fanout histogram
system.l2bus.snoop_fanout::1                      184      1.28%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                14366                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            13587999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             17773374                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              259200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2165461200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1099859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1099859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1099859                       # number of overall hits
system.cpu.icache.overall_hits::total         1099859                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          272                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            272                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          272                       # number of overall misses
system.cpu.icache.overall_misses::total           272                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10390800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10390800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10390800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10390800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1100131                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1100131                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1100131                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1100131                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000247                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000247                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000247                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000247                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38201.470588                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38201.470588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38201.470588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38201.470588                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          217                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          217                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          217                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          217                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7851600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7851600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7851600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7851600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000197                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000197                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000197                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000197                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36182.488479                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36182.488479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36182.488479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36182.488479                       # average overall mshr miss latency
system.cpu.icache.replacements                    216                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1099859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1099859                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          272                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           272                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10390800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10390800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1100131                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1100131                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000247                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000247                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38201.470588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38201.470588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7851600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7851600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36182.488479                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36182.488479                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              341888                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               216                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1582.814815                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2200478                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2200478                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2686571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2686571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2686571                       # number of overall hits
system.cpu.dcache.overall_hits::total         2686571                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        27230                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          27230                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        27230                       # number of overall misses
system.cpu.dcache.overall_misses::total         27230                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    404698000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    404698000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    404698000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    404698000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2713801                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2713801                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2713801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2713801                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010034                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010034                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010034                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010034                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14862.210797                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14862.210797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14862.210797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14862.210797                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               101                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        10367                       # number of writebacks
system.cpu.dcache.writebacks::total             10367                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17052                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17052                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10178                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         1145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11323                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    214239600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    214239600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    214239600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     17508934                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    231748534                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003750                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003750                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003750                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004172                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21049.282767                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21049.282767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21049.282767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 15291.645415                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20467.061203                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11323                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1807391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1807391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    269242400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    269242400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1832614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1832614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013763                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013763                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10674.479642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10674.479642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17051                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17051                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     80399600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     80399600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004459                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004459                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9838.423886                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9838.423886                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       879180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         879180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2007                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2007                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    135455600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    135455600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       881187                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       881187                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67491.579472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67491.579472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    133840000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    133840000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66719.840479                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66719.840479                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         1145                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         1145                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher     17508934                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     17508934                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 15291.645415                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 15291.645415                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2661057                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            235.013424                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   859.565777                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   164.434223                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.839420                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.160580                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.003906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5438925                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5438925                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             121                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            8195                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1028                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                9344                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            121                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           8195                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1028                       # number of overall hits
system.l2cache.overall_hits::total               9344                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            97                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          1983                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher          117                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2197                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           97                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         1983                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher          117                       # number of overall misses
system.l2cache.overall_misses::total             2197                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      6571600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    132544400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      7758786                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    146874786                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      6571600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    132544400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      7758786                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    146874786                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          218                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        10178                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         1145                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           11541                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          218                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        10178                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         1145                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          11541                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.444954                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.194832                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.102183                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.190365                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.444954                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.194832                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.102183                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.190365                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67748.453608                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66840.342915                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66314.410256                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66852.428766                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67748.453608                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66840.342915                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66314.410256                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66852.428766                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks            190                       # number of writebacks
system.l2cache.writebacks::total                  190                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              3                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            3                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             3                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           97                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         1983                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher          114                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2194                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           97                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         1983                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher          114                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          217                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2411                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      5811600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    116680400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      6593189                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    129085189                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      5811600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    116680400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      6593189                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     13039316                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    142124505                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.444954                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.194832                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.099563                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.190105                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.444954                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.194832                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.099563                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.208907                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59913.402062                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58840.342915                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57834.991228                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58835.546490                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59913.402062                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58840.342915                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57834.991228                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60089.013825                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58948.363749                       # average overall mshr miss latency
system.l2cache.replacements                      2469                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        10367                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        10367                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        10367                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        10367                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           83                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           83                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          217                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          217                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     13039316                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     13039316                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60089.013825                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60089.013825                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           50                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               50                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1957                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1957                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    130820800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    130820800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2007                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2007                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.975087                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.975087                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66847.623914                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66847.623914                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1957                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1957                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    115164800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    115164800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.975087                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.975087                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58847.623914                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58847.623914                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          121                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         8145                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1028                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         9294                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           97                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           26                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher          117                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          240                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      6571600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1723600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      7758786                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16053986                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          218                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         8171                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         1145                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         9534                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.444954                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.003182                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.102183                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.025173                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67748.453608                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66292.307692                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66314.410256                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66891.608333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           97                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           26                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          114                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          237                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      5811600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1515600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      6593189                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     13920389                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.444954                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003182                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.099563                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.024858                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59913.402062                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58292.307692                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57834.991228                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58735.818565                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   7315                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2469                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.962738                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    74.693914                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   542.776800                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2747.217030                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   462.894647                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   268.417610                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.018236                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.132514                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.670707                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.113011                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.065532                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          719                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3377                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          714                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3359                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.175537                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.824463                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               187101                       # Number of tag accesses
system.l2cache.tags.data_accesses              187101                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2165461200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            6080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          126912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         7296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        13888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              154176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         6080                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           6080                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        12160                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            12160                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               95                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1983                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher          114                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          217                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2409                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           190                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 190                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2807716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           58607377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      3369259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      6413414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               71197766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2807716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2807716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5615432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5615432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5615432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2807716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          58607377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      3369259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      6413414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              76813198                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3670244000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2632055                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412024                       # Number of bytes of host memory used
host_op_rate                                  4645567                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.31                       # Real time elapsed on the host
host_tick_rate                               50811057                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11339134                       # Number of instructions simulated
sim_ops                                      20013804                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000219                       # Number of seconds simulated
sim_ticks                                   218902400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               142092                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1025                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            129122                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              77776                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          142092                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            64316                       # Number of indirect misses.
system.cpu.branchPred.lookups                  163418                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17031                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          882                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    602284                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   314792                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1095                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     159459                       # Number of branches committed
system.cpu.commit.bw_lim_events                235913                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             110                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19682                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               674616                       # Number of instructions committed
system.cpu.commit.committedOps                1328510                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       522604                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.542097                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.596994                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        98284     18.81%     18.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        70793     13.55%     32.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        38777      7.42%     39.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        78837     15.09%     54.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       235913     45.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       522604                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1071                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16791                       # Number of function calls committed.
system.cpu.commit.int_insts                   1328022                       # Number of committed integer instructions.
system.cpu.commit.loads                        224749                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          164      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           995884     74.96%     74.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2036      0.15%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              104      0.01%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             72      0.01%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.01%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              66      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              72      0.01%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             84      0.01%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            33      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          224425     16.89%     92.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         104838      7.89%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          324      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          260      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1328510                       # Class of committed instruction
system.cpu.commit.refs                         329847                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      674616                       # Number of Instructions Simulated
system.cpu.committedOps                       1328510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.811211                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.811211                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           63                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          112                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          214                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            26                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 14618                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1356217                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   127760                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    383709                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1115                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1257                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      226486                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            74                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      105839                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                      163418                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    113216                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        402932                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   302                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         691230                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           441                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2230                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.298613                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             123890                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              94807                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.263083                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             528459                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.578463                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.736637                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   140971     26.68%     26.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    27880      5.28%     31.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    25759      4.87%     36.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    52182      9.87%     46.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   281667     53.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               528459                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1525                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      974                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     67074800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     67074400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     67074400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     67074400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     67074400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     67074400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       431200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       431600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        49600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        50400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     33292800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     33291200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     33294400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     33286800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      536760800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           18797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1331                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   160317                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.449990                       # Inst execution rate
system.cpu.iew.exec_refs                       332346                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     105838                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9117                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                227615                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                182                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                45                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               106599                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1348183                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                226508                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1626                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1340772                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     31                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    42                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1115                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   104                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            10508                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2868                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1501                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1200                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            131                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1334689                       # num instructions consuming a value
system.cpu.iew.wb_count                       1339873                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.664899                       # average fanout of values written-back
system.cpu.iew.wb_producers                    887433                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.448348                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1340235                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2092265                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1074887                       # number of integer regfile writes
system.cpu.ipc                               1.232725                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.232725                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               496      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1006116     74.95%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2037      0.15%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   120      0.01%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 117      0.01%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.01%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   59      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  136      0.01%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  121      0.01%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 105      0.01%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 65      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               226326     16.86%     92.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              105786      7.88%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             504      0.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            296      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1342396                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1537                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3094                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1437                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2559                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1340363                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3210563                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1338436                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1365327                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1347884                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1342396                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 299                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               404                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            189                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        24532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        528459                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.540208                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.318852                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               48105      9.10%      9.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               81552     15.43%     24.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              103657     19.61%     44.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              127050     24.04%     68.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              168095     31.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          528459                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.452958                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      113291                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            98                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               988                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1843                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               227615                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              106599                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  648184                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           547256                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     47                       # Number of system calls
system.cpu.rename.BlockCycles                   10442                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1378342                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    426                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   128685                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    206                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    44                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3378526                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1353487                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1404874                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    383910                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1023                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1115                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1916                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26550                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2373                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2111765                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2391                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                163                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2253                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            171                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1634883                       # The number of ROB reads
system.cpu.rob.rob_writes                     2702294                       # The number of ROB writes
system.cpu.timesIdled                             279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           36                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1683                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               36                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           788                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           68                       # Transaction distribution
system.membus.trans_dist::CleanEvict              344                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           370                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        28544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        28544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               376                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     376    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 376                       # Request fanout histogram
system.membus.reqLayer2.occupancy              424036                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             819564                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 815                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           453                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               767                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 28                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                28                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            813                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1337                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1188                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2525                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    78528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               379                       # Total snoops (count)
system.l2bus.snoopTraffic                        4416                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1219                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032814                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.178222                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1179     96.72%     96.72% # Request fanout histogram
system.l2bus.snoop_fanout::1                       40      3.28%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1219                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              475200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               998752                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              536400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       218902400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       112690                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           112690                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       112690                       # number of overall hits
system.cpu.icache.overall_hits::total          112690                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          526                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            526                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          526                       # number of overall misses
system.cpu.icache.overall_misses::total           526                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21030000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21030000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21030000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21030000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       113216                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       113216                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       113216                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       113216                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004646                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004646                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004646                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004646                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39980.988593                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39980.988593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39980.988593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39980.988593                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           81                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           81                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          445                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          445                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16524400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16524400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16524400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16524400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003931                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003931                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003931                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003931                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37133.483146                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37133.483146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37133.483146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37133.483146                       # average overall mshr miss latency
system.cpu.icache.replacements                    447                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       112690                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          112690                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          526                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           526                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21030000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21030000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       113216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       113216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004646                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004646                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39980.988593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39980.988593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           81                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16524400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16524400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003931                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003931                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37133.483146                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37133.483146                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              936471                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               703                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1332.106686                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            226879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           226879                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       320506                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           320506                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       320506                       # number of overall hits
system.cpu.dcache.overall_hits::total          320506                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          539                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            539                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          539                       # number of overall misses
system.cpu.dcache.overall_misses::total           539                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19984399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19984399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19984399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19984399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       321045                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       321045                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       321045                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       321045                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001679                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001679                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001679                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001679                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37076.807050                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37076.807050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37076.807050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37076.807050                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          456                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          123                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.823529                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          123                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          385                       # number of writebacks
system.cpu.dcache.writebacks::total               385                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          200                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          200                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          200                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          200                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          339                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           57                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11193999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11193999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11193999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2973946                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14167945                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001056                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001056                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001056                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001233                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33020.646018                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33020.646018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33020.646018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52174.491228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35777.638889                       # average overall mshr miss latency
system.cpu.dcache.replacements                    396                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       215436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          215436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19277200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19277200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       215946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       215946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002362                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002362                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37798.431373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37798.431373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10517200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10517200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33817.363344                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33817.363344                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       105070                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         105070                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           29                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       707199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       707199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       105099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       105099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000276                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000276                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24386.172414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24386.172414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           28                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           28                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       676799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       676799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24171.392857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24171.392857                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           57                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           57                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2973946                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2973946                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52174.491228                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 52174.491228                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              710502                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1420                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            500.353521                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1001.918634                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher    22.081366                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978436                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.021564                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          967                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          778                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.055664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.944336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            642486                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           642486                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             240                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             206                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 464                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            240                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            206                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           18                       # number of overall hits
system.l2cache.overall_hits::total                464                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           204                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           133                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               376                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          204                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          133                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           39                       # number of overall misses
system.l2cache.overall_misses::total              376                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     13965600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9025200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2787562                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     25778362                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     13965600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9025200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2787562                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     25778362                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          444                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          339                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           57                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             840                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          444                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          339                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           57                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            840                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.459459                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.392330                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.684211                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.447619                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.459459                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.392330                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.684211                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.447619                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68458.823529                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67858.646617                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 71475.948718                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68559.473404                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68458.823529                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67858.646617                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 71475.948718                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68559.473404                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             68                       # number of writebacks
system.l2cache.writebacks::total                   68                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          204                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          133                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          376                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          204                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          133                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           39                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          376                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     12317600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7961200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2475562                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22754362                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     12317600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7961200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2475562                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     22754362                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.459459                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.392330                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.684211                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.447619                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.459459                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.392330                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.684211                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.447619                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60380.392157                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59858.646617                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63475.948718                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60516.920213                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60380.392157                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59858.646617                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63475.948718                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60516.920213                       # average overall mshr miss latency
system.l2cache.replacements                       378                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          385                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          385                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          385                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          385                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           70                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           70                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           22                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               22                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       456400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       456400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           28                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.214286                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.214286                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 76066.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 76066.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       408400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       408400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.214286                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68066.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 68066.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          240                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          184                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          442                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          204                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          127                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          370                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     13965600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8568800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2787562                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25321962                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          444                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          311                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           57                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          812                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.459459                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.408360                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.684211                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.455665                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68458.823529                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67470.866142                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 71475.948718                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68437.735135                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          204                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          127                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          370                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     12317600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7552800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2475562                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22345962                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.459459                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.408360                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.684211                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.455665                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60380.392157                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59470.866142                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63475.948718                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60394.491892                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  30375                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4474                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.789227                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    75.756955                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   535.416078                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2787.263654                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   426.788558                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   270.774756                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.018495                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.130717                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.680484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.104196                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.066107                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          676                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3420                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          632                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3064                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.165039                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.834961                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                13826                       # Number of tag accesses
system.l2cache.tags.data_accesses               13826                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    218902400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           13184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        13184                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          13184                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         4352                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             4352                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              206                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              133                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           39                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  378                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            68                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  68                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           60227754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           38884909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     11402342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              110515006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      60227754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          60227754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        19881006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              19881006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        19881006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          60227754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          38884909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     11402342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             130396012                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
