#ifndef CYGONCE_PKGCONF_DEVS_ETH_FREESCALE_ENET_H
#define CYGONCE_PKGCONF_DEVS_ETH_FREESCALE_ENET_H
/*
 * File <pkgconf/devs_eth_freescale_enet.h>
 *
 * This file is generated automatically by the configuration
 * system. It should not be edited. Any changes to this file
 * may be overwritten.
 */

#define CYGDAT_IO_ETH_IF_FREESCALE_ENET0_NAME "eth0"
#define CYGPKG_DEVS_ETH_FREESCALE_ENET0_MACADDR 0x12, 0x34, 0x56, 0x78, 0x9A, 0xBC
#define CYGPKG_DEVS_ETH_FREESCALE_ENET0_INTPRIO 0x000000E0
#define CYGPKG_DEVS_ETH_FREESCALE_ENET0_INTPRIO_0x000000E0
#define CYGSEM_ETH_FREESCALE_ENET0_RCR_FCE 0
#define CYGSEM_ETH_FREESCALE_ENET0_RCR_FCE_0
#define CYGNUM_ETH_FREESCALE_ENET0_OPD_PAUSE_DUR 0
#define CYGNUM_ETH_FREESCALE_ENET0_OPD_PAUSE_DUR_0
#define CYGNUM_DEVS_ETH_FREESCALE_ENET0_MAX_FRAME_LEN 1518
#define CYGNUM_DEVS_ETH_FREESCALE_ENET0_MAX_FRAME_LEN_1518
#define CYGNUM_DEVS_ETH_FREESCALE_ENET0_RX_BUFS 8
#define CYGNUM_DEVS_ETH_FREESCALE_ENET0_RX_BUFS_8
#define CYGNUM_DEVS_ETH_FREESCALE_ENET0_RXBUF_SIZE 1520
#define CYGNUM_DEVS_ETH_FREESCALE_ENET0_RXBUF_SIZE_1520
#define CYGNUM_DEVS_ETH_FREESCALE_ENET0_TX_BUFS 8
#define CYGNUM_DEVS_ETH_FREESCALE_ENET0_TX_BUFS_8
#define CYGNUM_DEVS_ETH_FREESCALE_ENET0_TXBUF_SIZE 1520
#define CYGNUM_DEVS_ETH_FREESCALE_ENET0_TXBUF_SIZE_1520
#define CYGNUM_DEVS_ETH_FREESCALE_ENET_RXBD_ALIGN 8
#define CYGNUM_DEVS_ETH_FREESCALE_ENET_RXBD_ALIGN_8
#define CYGNUM_DEVS_ETH_FREESCALE_ENET_RXBUF_ALIGN 16
#define CYGNUM_DEVS_ETH_FREESCALE_ENET_RXBUF_ALIGN_16
#define CYGNUM_DEVS_ETH_FREESCALE_ENET_TXBD_ALIGN 8
#define CYGNUM_DEVS_ETH_FREESCALE_ENET_TXBD_ALIGN_8
#define CYGNUM_DEVS_ETH_FREESCALE_ENET_TXBUF_ALIGN 8
#define CYGNUM_DEVS_ETH_FREESCALE_ENET_TXBUF_ALIGN_8
#define CYGSEM_DEVS_ETH_FREESCALE_ENET_PHY RMII
#define CYGSEM_DEVS_ETH_FREESCALE_ENET_PHY_RMII
#define CYGOPT_DEVS_ETH_FREESCALE_ENET_PHY_RXER_USE 1
#define CYGOPT_DEVS_ETH_FREESCALE_ENET_IRQ_FASTMASK 1
#define CYGPKG_DEVS_ETH_FREESCALE_ENET_DEBUG_LEVEL 0
#define CYGPKG_DEVS_ETH_FREESCALE_ENET_DEBUG_LEVEL_0

#endif
