

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Sat Apr 13 17:35:49 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_mmult_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1982|  1982|  1982|  1982|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  1980|  1980|       218|          1|          1|  1764|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|     83|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     42|   17388|  44436|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        0|      -|    5965|    640|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     43|   23353|  45234|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     19|      21|     85|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |mmult_hw_fadd_32nbkb_U1   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U2   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U3   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U4   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U5   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U6   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U7   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U8   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U9   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U10  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U11  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U12  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U13  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U14  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U15  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U16  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U17  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U18  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U19  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U20  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U21  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U22  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U23  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U24  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U25  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U26  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U27  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U28  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U29  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U30  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U31  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U32  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U33  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U34  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U35  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U36  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U37  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U38  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U39  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U40  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U41  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U42  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fmul_32ncud_U43  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U44  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U45  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U46  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U47  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U48  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U49  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U50  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U51  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U52  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U53  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U54  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U55  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U56  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U57  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U58  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U59  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U60  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U61  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U62  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U63  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U64  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U65  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U66  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U67  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U68  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U69  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U70  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U71  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U72  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U73  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U74  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U75  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U76  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U77  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U78  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U79  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U80  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U81  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U82  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U83  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    |mmult_hw_fmul_32ncud_U84  |mmult_hw_fmul_32ncud  |        0|      1|  181|  466|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     42|17388|44436|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |mmult_hw_mac_muladEe_U85  |mmult_hw_mac_muladEe  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |ia_1_fu_1715_p2                 |     +    |      0|  0|  15|           6|           1|
    |ib_1_fu_1753_p2                 |     +    |      0|  0|  15|           6|           1|
    |indvar_flatten_next_fu_1709_p2  |     +    |      0|  0|  13|          11|           1|
    |exitcond_flatten_fu_1703_p2     |   icmp   |      0|  0|  13|          11|          10|
    |exitcond_fu_1721_p2             |   icmp   |      0|  0|  11|           6|           6|
    |ib_mid2_fu_1727_p3              |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_v_fu_1735_p3           |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  83|          45|          29|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter217     |   9|          2|    1|          2|
    |ap_phi_mux_ia_phi_fu_1348_p4  |   9|          2|    6|         12|
    |ia_reg_1344                   |   9|          2|    6|         12|
    |ib_reg_1355                   |   9|          2|    6|         12|
    |indvar_flatten_reg_1333       |   9|          2|   11|         22|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   32|         66|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+-----+-----+-----------+
    |            Name           | FF | LUT | Bits| Const Bits|
    +---------------------------+----+-----+-----+-----------+
    |a_0_load_reg_1903          |  32|    0|   32|          0|
    |a_10_load_reg_2198         |  32|    0|   32|          0|
    |a_11_load_reg_2228         |  32|    0|   32|          0|
    |a_12_load_reg_2258         |  32|    0|   32|          0|
    |a_13_load_reg_2288         |  32|    0|   32|          0|
    |a_14_load_reg_2318         |  32|    0|   32|          0|
    |a_15_load_reg_2348         |  32|    0|   32|          0|
    |a_16_load_reg_2378         |  32|    0|   32|          0|
    |a_17_load_reg_2408         |  32|    0|   32|          0|
    |a_18_load_reg_2438         |  32|    0|   32|          0|
    |a_19_load_reg_2468         |  32|    0|   32|          0|
    |a_1_load_reg_1928          |  32|    0|   32|          0|
    |a_20_load_reg_2498         |  32|    0|   32|          0|
    |a_21_load_reg_2528         |  32|    0|   32|          0|
    |a_22_load_reg_2558         |  32|    0|   32|          0|
    |a_23_load_reg_2588         |  32|    0|   32|          0|
    |a_24_load_reg_2618         |  32|    0|   32|          0|
    |a_25_load_reg_2648         |  32|    0|   32|          0|
    |a_26_load_reg_2678         |  32|    0|   32|          0|
    |a_27_load_reg_2708         |  32|    0|   32|          0|
    |a_28_load_reg_2738         |  32|    0|   32|          0|
    |a_29_load_reg_2768         |  32|    0|   32|          0|
    |a_2_load_reg_1958          |  32|    0|   32|          0|
    |a_30_load_reg_2798         |  32|    0|   32|          0|
    |a_31_load_reg_2828         |  32|    0|   32|          0|
    |a_32_load_reg_2858         |  32|    0|   32|          0|
    |a_33_load_reg_2888         |  32|    0|   32|          0|
    |a_34_load_reg_2918         |  32|    0|   32|          0|
    |a_35_load_reg_2948         |  32|    0|   32|          0|
    |a_36_load_reg_2978         |  32|    0|   32|          0|
    |a_37_load_reg_3008         |  32|    0|   32|          0|
    |a_38_load_reg_3038         |  32|    0|   32|          0|
    |a_39_load_reg_3068         |  32|    0|   32|          0|
    |a_3_load_reg_1988          |  32|    0|   32|          0|
    |a_40_load_reg_3098         |  32|    0|   32|          0|
    |a_41_load_reg_3128         |  32|    0|   32|          0|
    |a_4_load_reg_2018          |  32|    0|   32|          0|
    |a_5_load_reg_2048          |  32|    0|   32|          0|
    |a_6_load_reg_2078          |  32|    0|   32|          0|
    |a_7_load_reg_2108          |  32|    0|   32|          0|
    |a_8_load_reg_2138          |  32|    0|   32|          0|
    |a_9_load_reg_2168          |  32|    0|   32|          0|
    |ap_CS_fsm                  |   3|    0|    3|          0|
    |ap_enable_reg_pp0_iter0    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter100  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter101  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter102  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter103  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter104  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter105  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter106  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter107  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter108  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter109  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter110  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter111  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter112  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter113  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter114  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter115  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter116  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter117  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter118  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter119  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter120  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter121  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter122  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter123  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter124  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter125  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter126  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter127  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter128  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter129  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter130  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter131  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter132  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter133  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter134  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter135  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter136  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter137  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter138  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter139  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter14   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter140  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter141  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter142  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter143  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter144  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter145  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter146  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter147  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter148  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter149  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter15   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter150  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter151  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter152  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter153  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter154  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter155  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter156  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter157  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter158  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter159  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter16   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter160  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter161  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter162  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter163  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter164  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter165  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter166  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter167  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter168  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter169  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter17   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter170  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter171  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter172  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter173  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter174  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter175  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter176  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter177  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter178  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter179  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter18   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter180  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter181  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter182  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter183  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter184  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter185  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter186  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter187  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter188  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter189  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter19   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter190  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter191  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter192  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter193  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter194  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter195  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter196  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter197  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter198  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter199  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter20   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter200  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter201  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter202  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter203  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter204  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter205  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter206  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter207  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter208  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter209  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter21   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter210  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter211  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter212  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter213  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter214  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter215  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter216  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter217  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter22   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter23   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter24   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter25   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter26   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter27   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter28   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter29   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter30   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter31   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter32   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter33   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter34   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter35   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter36   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter37   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter38   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter39   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter40   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter41   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter42   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter43   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter44   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter45   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter46   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter47   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter48   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter49   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter50   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter51   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter52   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter53   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter54   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter55   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter56   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter57   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter58   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter59   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter60   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter61   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter62   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter63   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter64   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter65   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter66   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter67   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter68   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter69   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter70   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter71   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter72   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter73   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter74   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter75   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter76   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter77   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter78   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter79   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter80   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter81   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter82   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter83   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter84   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter85   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter86   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter87   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter88   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter89   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter90   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter91   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter92   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter93   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter94   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter95   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter96   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter97   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter98   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter99   |   1|    0|    1|          0|
    |b_0_load_reg_1908          |  32|    0|   32|          0|
    |b_10_load_reg_2203         |  32|    0|   32|          0|
    |b_11_load_reg_2233         |  32|    0|   32|          0|
    |b_12_load_reg_2263         |  32|    0|   32|          0|
    |b_13_load_reg_2293         |  32|    0|   32|          0|
    |b_14_load_reg_2323         |  32|    0|   32|          0|
    |b_15_load_reg_2353         |  32|    0|   32|          0|
    |b_16_load_reg_2383         |  32|    0|   32|          0|
    |b_17_load_reg_2413         |  32|    0|   32|          0|
    |b_18_load_reg_2443         |  32|    0|   32|          0|
    |b_19_load_reg_2473         |  32|    0|   32|          0|
    |b_1_load_reg_1933          |  32|    0|   32|          0|
    |b_20_load_reg_2503         |  32|    0|   32|          0|
    |b_21_load_reg_2533         |  32|    0|   32|          0|
    |b_22_load_reg_2563         |  32|    0|   32|          0|
    |b_23_load_reg_2593         |  32|    0|   32|          0|
    |b_24_load_reg_2623         |  32|    0|   32|          0|
    |b_25_load_reg_2653         |  32|    0|   32|          0|
    |b_26_load_reg_2683         |  32|    0|   32|          0|
    |b_27_load_reg_2713         |  32|    0|   32|          0|
    |b_28_load_reg_2743         |  32|    0|   32|          0|
    |b_29_load_reg_2773         |  32|    0|   32|          0|
    |b_2_load_reg_1963          |  32|    0|   32|          0|
    |b_30_load_reg_2803         |  32|    0|   32|          0|
    |b_31_load_reg_2833         |  32|    0|   32|          0|
    |b_32_load_reg_2863         |  32|    0|   32|          0|
    |b_33_load_reg_2893         |  32|    0|   32|          0|
    |b_34_load_reg_2923         |  32|    0|   32|          0|
    |b_35_load_reg_2953         |  32|    0|   32|          0|
    |b_36_load_reg_2983         |  32|    0|   32|          0|
    |b_37_load_reg_3013         |  32|    0|   32|          0|
    |b_38_load_reg_3043         |  32|    0|   32|          0|
    |b_39_load_reg_3073         |  32|    0|   32|          0|
    |b_3_load_reg_1993          |  32|    0|   32|          0|
    |b_40_load_reg_3103         |  32|    0|   32|          0|
    |b_41_load_reg_3133         |  32|    0|   32|          0|
    |b_4_load_reg_2023          |  32|    0|   32|          0|
    |b_5_load_reg_2053          |  32|    0|   32|          0|
    |b_6_load_reg_2083          |  32|    0|   32|          0|
    |b_7_load_reg_2113          |  32|    0|   32|          0|
    |b_8_load_reg_2143          |  32|    0|   32|          0|
    |b_9_load_reg_2173          |  32|    0|   32|          0|
    |exitcond_flatten_reg_1778  |   1|    0|    1|          0|
    |ia_reg_1344                |   6|    0|    6|          0|
    |ib_mid2_reg_1787           |   6|    0|    6|          0|
    |ib_reg_1355                |   6|    0|    6|          0|
    |indvar_flatten_reg_1333    |  11|    0|   11|          0|
    |sum_1_10_reg_2278          |  32|    0|   32|          0|
    |sum_1_11_reg_2308          |  32|    0|   32|          0|
    |sum_1_12_reg_2338          |  32|    0|   32|          0|
    |sum_1_13_reg_2368          |  32|    0|   32|          0|
    |sum_1_14_reg_2398          |  32|    0|   32|          0|
    |sum_1_15_reg_2428          |  32|    0|   32|          0|
    |sum_1_16_reg_2458          |  32|    0|   32|          0|
    |sum_1_17_reg_2488          |  32|    0|   32|          0|
    |sum_1_18_reg_2518          |  32|    0|   32|          0|
    |sum_1_19_reg_2548          |  32|    0|   32|          0|
    |sum_1_1_reg_1978           |  32|    0|   32|          0|
    |sum_1_20_reg_2578          |  32|    0|   32|          0|
    |sum_1_21_reg_2608          |  32|    0|   32|          0|
    |sum_1_22_reg_2638          |  32|    0|   32|          0|
    |sum_1_23_reg_2668          |  32|    0|   32|          0|
    |sum_1_24_reg_2698          |  32|    0|   32|          0|
    |sum_1_25_reg_2728          |  32|    0|   32|          0|
    |sum_1_26_reg_2758          |  32|    0|   32|          0|
    |sum_1_27_reg_2788          |  32|    0|   32|          0|
    |sum_1_28_reg_2818          |  32|    0|   32|          0|
    |sum_1_29_reg_2848          |  32|    0|   32|          0|
    |sum_1_2_reg_2008           |  32|    0|   32|          0|
    |sum_1_30_reg_2878          |  32|    0|   32|          0|
    |sum_1_31_reg_2908          |  32|    0|   32|          0|
    |sum_1_32_reg_2938          |  32|    0|   32|          0|
    |sum_1_33_reg_2968          |  32|    0|   32|          0|
    |sum_1_34_reg_2998          |  32|    0|   32|          0|
    |sum_1_35_reg_3028          |  32|    0|   32|          0|
    |sum_1_36_reg_3058          |  32|    0|   32|          0|
    |sum_1_37_reg_3088          |  32|    0|   32|          0|
    |sum_1_38_reg_3118          |  32|    0|   32|          0|
    |sum_1_39_reg_3138          |  32|    0|   32|          0|
    |sum_1_3_reg_2038           |  32|    0|   32|          0|
    |sum_1_40_reg_3148          |  32|    0|   32|          0|
    |sum_1_4_reg_2068           |  32|    0|   32|          0|
    |sum_1_5_reg_2098           |  32|    0|   32|          0|
    |sum_1_6_reg_2128           |  32|    0|   32|          0|
    |sum_1_7_reg_2158           |  32|    0|   32|          0|
    |sum_1_8_reg_2188           |  32|    0|   32|          0|
    |sum_1_9_reg_2218           |  32|    0|   32|          0|
    |sum_1_reg_1948             |  32|    0|   32|          0|
    |sum_1_s_reg_2248           |  32|    0|   32|          0|
    |temp_10_reg_2253           |  32|    0|   32|          0|
    |temp_11_reg_2283           |  32|    0|   32|          0|
    |temp_12_reg_2313           |  32|    0|   32|          0|
    |temp_13_reg_2343           |  32|    0|   32|          0|
    |temp_14_reg_2373           |  32|    0|   32|          0|
    |temp_15_reg_2403           |  32|    0|   32|          0|
    |temp_16_reg_2433           |  32|    0|   32|          0|
    |temp_17_reg_2463           |  32|    0|   32|          0|
    |temp_18_reg_2493           |  32|    0|   32|          0|
    |temp_19_reg_2523           |  32|    0|   32|          0|
    |temp_1_reg_1953            |  32|    0|   32|          0|
    |temp_20_reg_2553           |  32|    0|   32|          0|
    |temp_21_reg_2583           |  32|    0|   32|          0|
    |temp_22_reg_2613           |  32|    0|   32|          0|
    |temp_23_reg_2643           |  32|    0|   32|          0|
    |temp_24_reg_2673           |  32|    0|   32|          0|
    |temp_25_reg_2703           |  32|    0|   32|          0|
    |temp_26_reg_2733           |  32|    0|   32|          0|
    |temp_27_reg_2763           |  32|    0|   32|          0|
    |temp_28_reg_2793           |  32|    0|   32|          0|
    |temp_29_reg_2823           |  32|    0|   32|          0|
    |temp_2_reg_1983            |  32|    0|   32|          0|
    |temp_30_reg_2853           |  32|    0|   32|          0|
    |temp_31_reg_2883           |  32|    0|   32|          0|
    |temp_32_reg_2913           |  32|    0|   32|          0|
    |temp_33_reg_2943           |  32|    0|   32|          0|
    |temp_34_reg_2973           |  32|    0|   32|          0|
    |temp_35_reg_3003           |  32|    0|   32|          0|
    |temp_36_reg_3033           |  32|    0|   32|          0|
    |temp_37_reg_3063           |  32|    0|   32|          0|
    |temp_38_reg_3093           |  32|    0|   32|          0|
    |temp_39_reg_3123           |  32|    0|   32|          0|
    |temp_3_reg_2013            |  32|    0|   32|          0|
    |temp_40_reg_3143           |  32|    0|   32|          0|
    |temp_4_reg_2043            |  32|    0|   32|          0|
    |temp_5_reg_2073            |  32|    0|   32|          0|
    |temp_6_reg_2103            |  32|    0|   32|          0|
    |temp_7_reg_2133            |  32|    0|   32|          0|
    |temp_8_reg_2163            |  32|    0|   32|          0|
    |temp_9_reg_2193            |  32|    0|   32|          0|
    |temp_reg_1923              |  32|    0|   32|          0|
    |temp_s_reg_2223            |  32|    0|   32|          0|
    |tmp_2_reg_1843             |   6|    0|   64|         58|
    |tmp_mid2_reg_1798          |   6|    0|   64|         58|
    |tmp_mid2_v_reg_1792        |   6|    0|    6|          0|
    |exitcond_flatten_reg_1778  |  64|  128|    1|          0|
    |ib_mid2_reg_1787           |  64|  128|    6|          0|
    |tmp_2_reg_1843             |  64|  128|   64|         58|
    |tmp_mid2_reg_1798          |  64|  128|   64|         58|
    |tmp_mid2_v_reg_1792        |  64|  128|    6|          0|
    +---------------------------+----+-----+-----+-----------+
    |Total                      |5965|  640| 5902|        232|
    +---------------------------+----+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|a_0_address0    | out |    6|  ap_memory |      a_0     |     array    |
|a_0_ce0         | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q0          |  in |   32|  ap_memory |      a_0     |     array    |
|a_1_address0    | out |    6|  ap_memory |      a_1     |     array    |
|a_1_ce0         | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q0          |  in |   32|  ap_memory |      a_1     |     array    |
|a_2_address0    | out |    6|  ap_memory |      a_2     |     array    |
|a_2_ce0         | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q0          |  in |   32|  ap_memory |      a_2     |     array    |
|a_3_address0    | out |    6|  ap_memory |      a_3     |     array    |
|a_3_ce0         | out |    1|  ap_memory |      a_3     |     array    |
|a_3_q0          |  in |   32|  ap_memory |      a_3     |     array    |
|a_4_address0    | out |    6|  ap_memory |      a_4     |     array    |
|a_4_ce0         | out |    1|  ap_memory |      a_4     |     array    |
|a_4_q0          |  in |   32|  ap_memory |      a_4     |     array    |
|a_5_address0    | out |    6|  ap_memory |      a_5     |     array    |
|a_5_ce0         | out |    1|  ap_memory |      a_5     |     array    |
|a_5_q0          |  in |   32|  ap_memory |      a_5     |     array    |
|a_6_address0    | out |    6|  ap_memory |      a_6     |     array    |
|a_6_ce0         | out |    1|  ap_memory |      a_6     |     array    |
|a_6_q0          |  in |   32|  ap_memory |      a_6     |     array    |
|a_7_address0    | out |    6|  ap_memory |      a_7     |     array    |
|a_7_ce0         | out |    1|  ap_memory |      a_7     |     array    |
|a_7_q0          |  in |   32|  ap_memory |      a_7     |     array    |
|a_8_address0    | out |    6|  ap_memory |      a_8     |     array    |
|a_8_ce0         | out |    1|  ap_memory |      a_8     |     array    |
|a_8_q0          |  in |   32|  ap_memory |      a_8     |     array    |
|a_9_address0    | out |    6|  ap_memory |      a_9     |     array    |
|a_9_ce0         | out |    1|  ap_memory |      a_9     |     array    |
|a_9_q0          |  in |   32|  ap_memory |      a_9     |     array    |
|a_10_address0   | out |    6|  ap_memory |     a_10     |     array    |
|a_10_ce0        | out |    1|  ap_memory |     a_10     |     array    |
|a_10_q0         |  in |   32|  ap_memory |     a_10     |     array    |
|a_11_address0   | out |    6|  ap_memory |     a_11     |     array    |
|a_11_ce0        | out |    1|  ap_memory |     a_11     |     array    |
|a_11_q0         |  in |   32|  ap_memory |     a_11     |     array    |
|a_12_address0   | out |    6|  ap_memory |     a_12     |     array    |
|a_12_ce0        | out |    1|  ap_memory |     a_12     |     array    |
|a_12_q0         |  in |   32|  ap_memory |     a_12     |     array    |
|a_13_address0   | out |    6|  ap_memory |     a_13     |     array    |
|a_13_ce0        | out |    1|  ap_memory |     a_13     |     array    |
|a_13_q0         |  in |   32|  ap_memory |     a_13     |     array    |
|a_14_address0   | out |    6|  ap_memory |     a_14     |     array    |
|a_14_ce0        | out |    1|  ap_memory |     a_14     |     array    |
|a_14_q0         |  in |   32|  ap_memory |     a_14     |     array    |
|a_15_address0   | out |    6|  ap_memory |     a_15     |     array    |
|a_15_ce0        | out |    1|  ap_memory |     a_15     |     array    |
|a_15_q0         |  in |   32|  ap_memory |     a_15     |     array    |
|a_16_address0   | out |    6|  ap_memory |     a_16     |     array    |
|a_16_ce0        | out |    1|  ap_memory |     a_16     |     array    |
|a_16_q0         |  in |   32|  ap_memory |     a_16     |     array    |
|a_17_address0   | out |    6|  ap_memory |     a_17     |     array    |
|a_17_ce0        | out |    1|  ap_memory |     a_17     |     array    |
|a_17_q0         |  in |   32|  ap_memory |     a_17     |     array    |
|a_18_address0   | out |    6|  ap_memory |     a_18     |     array    |
|a_18_ce0        | out |    1|  ap_memory |     a_18     |     array    |
|a_18_q0         |  in |   32|  ap_memory |     a_18     |     array    |
|a_19_address0   | out |    6|  ap_memory |     a_19     |     array    |
|a_19_ce0        | out |    1|  ap_memory |     a_19     |     array    |
|a_19_q0         |  in |   32|  ap_memory |     a_19     |     array    |
|a_20_address0   | out |    6|  ap_memory |     a_20     |     array    |
|a_20_ce0        | out |    1|  ap_memory |     a_20     |     array    |
|a_20_q0         |  in |   32|  ap_memory |     a_20     |     array    |
|a_21_address0   | out |    6|  ap_memory |     a_21     |     array    |
|a_21_ce0        | out |    1|  ap_memory |     a_21     |     array    |
|a_21_q0         |  in |   32|  ap_memory |     a_21     |     array    |
|a_22_address0   | out |    6|  ap_memory |     a_22     |     array    |
|a_22_ce0        | out |    1|  ap_memory |     a_22     |     array    |
|a_22_q0         |  in |   32|  ap_memory |     a_22     |     array    |
|a_23_address0   | out |    6|  ap_memory |     a_23     |     array    |
|a_23_ce0        | out |    1|  ap_memory |     a_23     |     array    |
|a_23_q0         |  in |   32|  ap_memory |     a_23     |     array    |
|a_24_address0   | out |    6|  ap_memory |     a_24     |     array    |
|a_24_ce0        | out |    1|  ap_memory |     a_24     |     array    |
|a_24_q0         |  in |   32|  ap_memory |     a_24     |     array    |
|a_25_address0   | out |    6|  ap_memory |     a_25     |     array    |
|a_25_ce0        | out |    1|  ap_memory |     a_25     |     array    |
|a_25_q0         |  in |   32|  ap_memory |     a_25     |     array    |
|a_26_address0   | out |    6|  ap_memory |     a_26     |     array    |
|a_26_ce0        | out |    1|  ap_memory |     a_26     |     array    |
|a_26_q0         |  in |   32|  ap_memory |     a_26     |     array    |
|a_27_address0   | out |    6|  ap_memory |     a_27     |     array    |
|a_27_ce0        | out |    1|  ap_memory |     a_27     |     array    |
|a_27_q0         |  in |   32|  ap_memory |     a_27     |     array    |
|a_28_address0   | out |    6|  ap_memory |     a_28     |     array    |
|a_28_ce0        | out |    1|  ap_memory |     a_28     |     array    |
|a_28_q0         |  in |   32|  ap_memory |     a_28     |     array    |
|a_29_address0   | out |    6|  ap_memory |     a_29     |     array    |
|a_29_ce0        | out |    1|  ap_memory |     a_29     |     array    |
|a_29_q0         |  in |   32|  ap_memory |     a_29     |     array    |
|a_30_address0   | out |    6|  ap_memory |     a_30     |     array    |
|a_30_ce0        | out |    1|  ap_memory |     a_30     |     array    |
|a_30_q0         |  in |   32|  ap_memory |     a_30     |     array    |
|a_31_address0   | out |    6|  ap_memory |     a_31     |     array    |
|a_31_ce0        | out |    1|  ap_memory |     a_31     |     array    |
|a_31_q0         |  in |   32|  ap_memory |     a_31     |     array    |
|a_32_address0   | out |    6|  ap_memory |     a_32     |     array    |
|a_32_ce0        | out |    1|  ap_memory |     a_32     |     array    |
|a_32_q0         |  in |   32|  ap_memory |     a_32     |     array    |
|a_33_address0   | out |    6|  ap_memory |     a_33     |     array    |
|a_33_ce0        | out |    1|  ap_memory |     a_33     |     array    |
|a_33_q0         |  in |   32|  ap_memory |     a_33     |     array    |
|a_34_address0   | out |    6|  ap_memory |     a_34     |     array    |
|a_34_ce0        | out |    1|  ap_memory |     a_34     |     array    |
|a_34_q0         |  in |   32|  ap_memory |     a_34     |     array    |
|a_35_address0   | out |    6|  ap_memory |     a_35     |     array    |
|a_35_ce0        | out |    1|  ap_memory |     a_35     |     array    |
|a_35_q0         |  in |   32|  ap_memory |     a_35     |     array    |
|a_36_address0   | out |    6|  ap_memory |     a_36     |     array    |
|a_36_ce0        | out |    1|  ap_memory |     a_36     |     array    |
|a_36_q0         |  in |   32|  ap_memory |     a_36     |     array    |
|a_37_address0   | out |    6|  ap_memory |     a_37     |     array    |
|a_37_ce0        | out |    1|  ap_memory |     a_37     |     array    |
|a_37_q0         |  in |   32|  ap_memory |     a_37     |     array    |
|a_38_address0   | out |    6|  ap_memory |     a_38     |     array    |
|a_38_ce0        | out |    1|  ap_memory |     a_38     |     array    |
|a_38_q0         |  in |   32|  ap_memory |     a_38     |     array    |
|a_39_address0   | out |    6|  ap_memory |     a_39     |     array    |
|a_39_ce0        | out |    1|  ap_memory |     a_39     |     array    |
|a_39_q0         |  in |   32|  ap_memory |     a_39     |     array    |
|a_40_address0   | out |    6|  ap_memory |     a_40     |     array    |
|a_40_ce0        | out |    1|  ap_memory |     a_40     |     array    |
|a_40_q0         |  in |   32|  ap_memory |     a_40     |     array    |
|a_41_address0   | out |    6|  ap_memory |     a_41     |     array    |
|a_41_ce0        | out |    1|  ap_memory |     a_41     |     array    |
|a_41_q0         |  in |   32|  ap_memory |     a_41     |     array    |
|b_0_address0    | out |    6|  ap_memory |      b_0     |     array    |
|b_0_ce0         | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0          |  in |   32|  ap_memory |      b_0     |     array    |
|b_1_address0    | out |    6|  ap_memory |      b_1     |     array    |
|b_1_ce0         | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0          |  in |   32|  ap_memory |      b_1     |     array    |
|b_2_address0    | out |    6|  ap_memory |      b_2     |     array    |
|b_2_ce0         | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q0          |  in |   32|  ap_memory |      b_2     |     array    |
|b_3_address0    | out |    6|  ap_memory |      b_3     |     array    |
|b_3_ce0         | out |    1|  ap_memory |      b_3     |     array    |
|b_3_q0          |  in |   32|  ap_memory |      b_3     |     array    |
|b_4_address0    | out |    6|  ap_memory |      b_4     |     array    |
|b_4_ce0         | out |    1|  ap_memory |      b_4     |     array    |
|b_4_q0          |  in |   32|  ap_memory |      b_4     |     array    |
|b_5_address0    | out |    6|  ap_memory |      b_5     |     array    |
|b_5_ce0         | out |    1|  ap_memory |      b_5     |     array    |
|b_5_q0          |  in |   32|  ap_memory |      b_5     |     array    |
|b_6_address0    | out |    6|  ap_memory |      b_6     |     array    |
|b_6_ce0         | out |    1|  ap_memory |      b_6     |     array    |
|b_6_q0          |  in |   32|  ap_memory |      b_6     |     array    |
|b_7_address0    | out |    6|  ap_memory |      b_7     |     array    |
|b_7_ce0         | out |    1|  ap_memory |      b_7     |     array    |
|b_7_q0          |  in |   32|  ap_memory |      b_7     |     array    |
|b_8_address0    | out |    6|  ap_memory |      b_8     |     array    |
|b_8_ce0         | out |    1|  ap_memory |      b_8     |     array    |
|b_8_q0          |  in |   32|  ap_memory |      b_8     |     array    |
|b_9_address0    | out |    6|  ap_memory |      b_9     |     array    |
|b_9_ce0         | out |    1|  ap_memory |      b_9     |     array    |
|b_9_q0          |  in |   32|  ap_memory |      b_9     |     array    |
|b_10_address0   | out |    6|  ap_memory |     b_10     |     array    |
|b_10_ce0        | out |    1|  ap_memory |     b_10     |     array    |
|b_10_q0         |  in |   32|  ap_memory |     b_10     |     array    |
|b_11_address0   | out |    6|  ap_memory |     b_11     |     array    |
|b_11_ce0        | out |    1|  ap_memory |     b_11     |     array    |
|b_11_q0         |  in |   32|  ap_memory |     b_11     |     array    |
|b_12_address0   | out |    6|  ap_memory |     b_12     |     array    |
|b_12_ce0        | out |    1|  ap_memory |     b_12     |     array    |
|b_12_q0         |  in |   32|  ap_memory |     b_12     |     array    |
|b_13_address0   | out |    6|  ap_memory |     b_13     |     array    |
|b_13_ce0        | out |    1|  ap_memory |     b_13     |     array    |
|b_13_q0         |  in |   32|  ap_memory |     b_13     |     array    |
|b_14_address0   | out |    6|  ap_memory |     b_14     |     array    |
|b_14_ce0        | out |    1|  ap_memory |     b_14     |     array    |
|b_14_q0         |  in |   32|  ap_memory |     b_14     |     array    |
|b_15_address0   | out |    6|  ap_memory |     b_15     |     array    |
|b_15_ce0        | out |    1|  ap_memory |     b_15     |     array    |
|b_15_q0         |  in |   32|  ap_memory |     b_15     |     array    |
|b_16_address0   | out |    6|  ap_memory |     b_16     |     array    |
|b_16_ce0        | out |    1|  ap_memory |     b_16     |     array    |
|b_16_q0         |  in |   32|  ap_memory |     b_16     |     array    |
|b_17_address0   | out |    6|  ap_memory |     b_17     |     array    |
|b_17_ce0        | out |    1|  ap_memory |     b_17     |     array    |
|b_17_q0         |  in |   32|  ap_memory |     b_17     |     array    |
|b_18_address0   | out |    6|  ap_memory |     b_18     |     array    |
|b_18_ce0        | out |    1|  ap_memory |     b_18     |     array    |
|b_18_q0         |  in |   32|  ap_memory |     b_18     |     array    |
|b_19_address0   | out |    6|  ap_memory |     b_19     |     array    |
|b_19_ce0        | out |    1|  ap_memory |     b_19     |     array    |
|b_19_q0         |  in |   32|  ap_memory |     b_19     |     array    |
|b_20_address0   | out |    6|  ap_memory |     b_20     |     array    |
|b_20_ce0        | out |    1|  ap_memory |     b_20     |     array    |
|b_20_q0         |  in |   32|  ap_memory |     b_20     |     array    |
|b_21_address0   | out |    6|  ap_memory |     b_21     |     array    |
|b_21_ce0        | out |    1|  ap_memory |     b_21     |     array    |
|b_21_q0         |  in |   32|  ap_memory |     b_21     |     array    |
|b_22_address0   | out |    6|  ap_memory |     b_22     |     array    |
|b_22_ce0        | out |    1|  ap_memory |     b_22     |     array    |
|b_22_q0         |  in |   32|  ap_memory |     b_22     |     array    |
|b_23_address0   | out |    6|  ap_memory |     b_23     |     array    |
|b_23_ce0        | out |    1|  ap_memory |     b_23     |     array    |
|b_23_q0         |  in |   32|  ap_memory |     b_23     |     array    |
|b_24_address0   | out |    6|  ap_memory |     b_24     |     array    |
|b_24_ce0        | out |    1|  ap_memory |     b_24     |     array    |
|b_24_q0         |  in |   32|  ap_memory |     b_24     |     array    |
|b_25_address0   | out |    6|  ap_memory |     b_25     |     array    |
|b_25_ce0        | out |    1|  ap_memory |     b_25     |     array    |
|b_25_q0         |  in |   32|  ap_memory |     b_25     |     array    |
|b_26_address0   | out |    6|  ap_memory |     b_26     |     array    |
|b_26_ce0        | out |    1|  ap_memory |     b_26     |     array    |
|b_26_q0         |  in |   32|  ap_memory |     b_26     |     array    |
|b_27_address0   | out |    6|  ap_memory |     b_27     |     array    |
|b_27_ce0        | out |    1|  ap_memory |     b_27     |     array    |
|b_27_q0         |  in |   32|  ap_memory |     b_27     |     array    |
|b_28_address0   | out |    6|  ap_memory |     b_28     |     array    |
|b_28_ce0        | out |    1|  ap_memory |     b_28     |     array    |
|b_28_q0         |  in |   32|  ap_memory |     b_28     |     array    |
|b_29_address0   | out |    6|  ap_memory |     b_29     |     array    |
|b_29_ce0        | out |    1|  ap_memory |     b_29     |     array    |
|b_29_q0         |  in |   32|  ap_memory |     b_29     |     array    |
|b_30_address0   | out |    6|  ap_memory |     b_30     |     array    |
|b_30_ce0        | out |    1|  ap_memory |     b_30     |     array    |
|b_30_q0         |  in |   32|  ap_memory |     b_30     |     array    |
|b_31_address0   | out |    6|  ap_memory |     b_31     |     array    |
|b_31_ce0        | out |    1|  ap_memory |     b_31     |     array    |
|b_31_q0         |  in |   32|  ap_memory |     b_31     |     array    |
|b_32_address0   | out |    6|  ap_memory |     b_32     |     array    |
|b_32_ce0        | out |    1|  ap_memory |     b_32     |     array    |
|b_32_q0         |  in |   32|  ap_memory |     b_32     |     array    |
|b_33_address0   | out |    6|  ap_memory |     b_33     |     array    |
|b_33_ce0        | out |    1|  ap_memory |     b_33     |     array    |
|b_33_q0         |  in |   32|  ap_memory |     b_33     |     array    |
|b_34_address0   | out |    6|  ap_memory |     b_34     |     array    |
|b_34_ce0        | out |    1|  ap_memory |     b_34     |     array    |
|b_34_q0         |  in |   32|  ap_memory |     b_34     |     array    |
|b_35_address0   | out |    6|  ap_memory |     b_35     |     array    |
|b_35_ce0        | out |    1|  ap_memory |     b_35     |     array    |
|b_35_q0         |  in |   32|  ap_memory |     b_35     |     array    |
|b_36_address0   | out |    6|  ap_memory |     b_36     |     array    |
|b_36_ce0        | out |    1|  ap_memory |     b_36     |     array    |
|b_36_q0         |  in |   32|  ap_memory |     b_36     |     array    |
|b_37_address0   | out |    6|  ap_memory |     b_37     |     array    |
|b_37_ce0        | out |    1|  ap_memory |     b_37     |     array    |
|b_37_q0         |  in |   32|  ap_memory |     b_37     |     array    |
|b_38_address0   | out |    6|  ap_memory |     b_38     |     array    |
|b_38_ce0        | out |    1|  ap_memory |     b_38     |     array    |
|b_38_q0         |  in |   32|  ap_memory |     b_38     |     array    |
|b_39_address0   | out |    6|  ap_memory |     b_39     |     array    |
|b_39_ce0        | out |    1|  ap_memory |     b_39     |     array    |
|b_39_q0         |  in |   32|  ap_memory |     b_39     |     array    |
|b_40_address0   | out |    6|  ap_memory |     b_40     |     array    |
|b_40_ce0        | out |    1|  ap_memory |     b_40     |     array    |
|b_40_q0         |  in |   32|  ap_memory |     b_40     |     array    |
|b_41_address0   | out |    6|  ap_memory |     b_41     |     array    |
|b_41_ce0        | out |    1|  ap_memory |     b_41     |     array    |
|b_41_q0         |  in |   32|  ap_memory |     b_41     |     array    |
|out_r_address0  | out |   11|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

