{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "kernel": "", 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "membus": {
            "point_of_coherency": true, 
            "system": "system", 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "point_of_unification": true, 
            "width": 16, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.mem_ctrls.port"
                ], 
                "role": "MASTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 3, 
            "slave": {
                "peer": [
                    "system.system_port", 
                    "system.aes_aes_datapath.cache.mem_side", 
                    "system.aes_aes_datapath.spad_port"
                ], 
                "role": "SLAVE"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.membus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 1
            }, 
            "power_model": [], 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "name": "membus", 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "symbolfile": "", 
        "kvm_vm": null, 
        "readfile": "", 
        "aes_aes_datapath": {
            "system": "system", 
            "cacheQueueSize": 32, 
            "acceleratorName": "aes_aes_datapath", 
            "cacheAssoc": 4, 
            "cactiCacheConfig": "/workspace/gem5-aladdin/sweeps/machsuite/aes_aes/2/aes_aes-cache.cfg", 
            "cacheBandwidth": 4, 
            "numDmaChannels": 1, 
            "invalidateOnDmaStore": true, 
            "cacheHitLatency": 1, 
            "clk_domain": {
                "name": "clk_domain", 
                "clock": [
                    4000
                ], 
                "init_perf_level": 0, 
                "voltage_domain": "system.cpu_voltage_domain", 
                "eventq_index": 0, 
                "cxx_class": "SrcClockDomain", 
                "path": "system.aes_aes_datapath.clk_domain", 
                "type": "SrcClockDomain", 
                "domain_id": -1
            }, 
            "ignoreCacheFlush": false, 
            "spadPorts": 1, 
            "benchName": "aes_aes", 
            "configFileName": "/workspace/gem5-aladdin/sweeps/machsuite/aes_aes/2/aes_aes.cfg", 
            "acpCacheMSHRs": 16, 
            "traceFileName": "/workspace/gem5-aladdin/sweeps/machsuite/aes_aes/2/../inputs/dynamic_trace.gz", 
            "tlbCactiConfig": "/workspace/gem5-aladdin/sweeps/machsuite/aes_aes/2/aes_aes-tlb.cfg", 
            "tlbHitLatency": 20, 
            "enableAcp": false, 
            "cycleTime": 4, 
            "dmaSetupOverhead": 30, 
            "tlbBandwidth": 4, 
            "cache": {
                "replacement_policy": {
                    "eventq_index": 0, 
                    "path": "system.aes_aes_datapath.cache.replacement_policy", 
                    "type": "LRURP", 
                    "name": "replacement_policy", 
                    "cxx_class": "LRURP"
                }, 
                "cpu_side": {
                    "peer": "system.aes_aes_datapath.cache_port", 
                    "role": "SLAVE"
                }, 
                "clusivity": "mostly_incl", 
                "prefetcher": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.aes_aes_datapath.cache.prefetcher.replacement_policy", 
                        "type": "RandomRP", 
                        "name": "replacement_policy", 
                        "cxx_class": "RandomRP"
                    }, 
                    "queue_squash": true, 
                    "on_miss": false, 
                    "tag_prefetch": true, 
                    "cache_snoop": false, 
                    "cxx_class": "StridePrefetcher", 
                    "block_size": 32, 
                    "latency": 1, 
                    "use_master_id": true, 
                    "degree": 8, 
                    "max_conf": 7, 
                    "on_inst": false, 
                    "clk_domain": "system.aes_aes_datapath.clk_domain", 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "on_read": true, 
                    "queue_filter": true, 
                    "start_conf": 4, 
                    "type": "StridePrefetcher", 
                    "use_virtual_addresses": false, 
                    "p_state_clk_gate_min": 1000, 
                    "on_data": true, 
                    "on_write": true, 
                    "power_model": [], 
                    "sys": "system", 
                    "queue_size": 32, 
                    "prefetch_on_access": true, 
                    "path": "system.aes_aes_datapath.cache.prefetcher", 
                    "table_assoc": 4, 
                    "table_sets": 16, 
                    "name": "prefetcher", 
                    "p_state_clk_gate_bins": 20, 
                    "min_conf": 0, 
                    "thresh_conf": 4
                }, 
                "system": "system", 
                "write_buffers": 8, 
                "response_latency": 1, 
                "cxx_class": "Cache", 
                "write_allocator": null, 
                "size": 16384, 
                "type": "Cache", 
                "clk_domain": "system.aes_aes_datapath.clk_domain", 
                "max_miss_count": 0, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "mem_side": {
                    "peer": "system.membus.slave[1]", 
                    "role": "MASTER"
                }, 
                "mshrs": 16, 
                "writeback_clean": false, 
                "p_state_clk_gate_min": 1000, 
                "tags": {
                    "tag_latency": 1, 
                    "replacement_policy": "system.aes_aes_datapath.cache.replacement_policy", 
                    "name": "tags", 
                    "p_state_clk_gate_min": 1000, 
                    "eventq_index": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "default_p_state": "UNDEFINED", 
                    "warmup_percentage": 0, 
                    "clk_domain": "system.aes_aes_datapath.clk_domain", 
                    "indexing_policy": {
                        "name": "indexing_policy", 
                        "eventq_index": 0, 
                        "assoc": 4, 
                        "cxx_class": "SetAssociative", 
                        "path": "system.aes_aes_datapath.cache.tags.indexing_policy", 
                        "entry_size": 32, 
                        "type": "SetAssociative", 
                        "size": 16384
                    }, 
                    "system": "system", 
                    "sequential_access": false, 
                    "assoc": 4, 
                    "power_model": [], 
                    "cxx_class": "BaseSetAssoc", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.aes_aes_datapath.cache.tags", 
                    "entry_size": 32, 
                    "block_size": 32, 
                    "type": "BaseSetAssoc", 
                    "size": 16384
                }, 
                "tgts_per_mshr": 20, 
                "demand_mshr_reserve": 1, 
                "power_model": [], 
                "addr_ranges": [
                    "0:18446744073709551615:0:0:0:0"
                ], 
                "is_read_only": false, 
                "warmup_percentage": 0, 
                "prefetch_on_access": true, 
                "path": "system.aes_aes_datapath.cache", 
                "data_latency": 1, 
                "tag_latency": 1, 
                "name": "cache", 
                "p_state_clk_gate_bins": 20, 
                "sequential_access": false, 
                "assoc": 4
            }, 
            "cacheLineInvalidateLatency": 12, 
            "tlbPageBytes": 4096, 
            "eventq_index": 0, 
            "spad_port": {
                "peer": "system.membus.slave[2]", 
                "role": "MASTER"
            }, 
            "default_p_state": "UNDEFINED", 
            "cacheSize": "16kB", 
            "pipelinedDma": false, 
            "type": "HybridDatapath", 
            "tlbMissLatency": 20, 
            "experimentName": "", 
            "tlbAssoc": 0, 
            "l2cacheSize": "128kB", 
            "numOutStandingWalks": 8, 
            "p_state_clk_gate_min": 1000, 
            "tlbEntries": 8, 
            "cacheLineFlushLatency": 12, 
            "power_model": [], 
            "p_state_clk_gate_max": 1000000000000, 
            "maxDmaRequests": 40, 
            "acpCacheLatency": 1, 
            "path": "system.aes_aes_datapath", 
            "cactiCacheQueueConfig": "", 
            "cache_port": {
                "peer": "system.aes_aes_datapath.cache.cpu_side", 
                "role": "MASTER"
            }, 
            "acceleratorId": 16, 
            "name": "aes_aes_datapath", 
            "outputPrefix": "/workspace/gem5-aladdin/sweeps/machsuite/aes_aes/2/outputs/aes_aes", 
            "p_state_clk_gate_bins": 20, 
            "useDb": false, 
            "acpCacheSize": "128B", 
            "recordMemoryTrace": false, 
            "executeStandalone": true, 
            "cxx_class": "HybridDatapath", 
            "useAladdinDebugger": false, 
            "enableStatsDump": true, 
            "useAcpCache": true, 
            "dmaChunkSize": 64, 
            "cacheLineSize": 32
        }, 
        "thermal_model": null, 
        "cxx_class": "System", 
        "work_begin_cpu_id_exit": -1, 
        "load_offset": 0, 
        "work_begin_exit_count": 0, 
        "p_state_clk_gate_min": 1000, 
        "memories": [
            "system.mem_ctrls"
        ], 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                4016
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:4294967295:0:0:0:0"
        ], 
        "eventq_index": 0, 
        "default_p_state": "UNDEFINED", 
        "p_state_clk_gate_max": 1000000000000, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                1.0
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 32, 
        "boot_osflags": "a", 
        "system_port": {
            "peer": "system.membus.slave[0]", 
            "role": "MASTER"
        }, 
        "power_model": [], 
        "work_cpus_ckpt_count": 0, 
        "thermal_components": [], 
        "path": "system", 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                500
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "work_end_ckpt_count": 0, 
        "mem_mode": "timing", 
        "name": "system", 
        "init_param": 0, 
        "p_state_clk_gate_bins": 20, 
        "kernel_extras": [], 
        "load_addr_mask": 18446744073709551615, 
        "multi_thread": false, 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                1.0
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "mem_ctrls": [
            {
                "dll": true, 
                "max_accesses_per_row": 16, 
                "static_backend_latency": 10000, 
                "IDD62": 0.0, 
                "tCCD_L": 0, 
                "IDD2P1": 0.032, 
                "IDD2P0": 0.0, 
                "IDD4W2": 0.0, 
                "tCS": 2500, 
                "power_model": [], 
                "qos_priority_escalation": false, 
                "tCL": 13750, 
                "tCK": 1250, 
                "tBURST": 5000, 
                "IDD3P0": 0.0, 
                "IDD3P1": 0.038, 
                "name": "mem_ctrls", 
                "device_size": 536870912, 
                "tREFI": 7800000, 
                "qos_policy": null, 
                "tXPDLL": 0, 
                "tRFC": 260000, 
                "qos_priorities": 1, 
                "IDD52": 0.0, 
                "write_low_thresh_perc": 50, 
                "write_buffer_size": 64, 
                "VDD": 1.5, 
                "write_high_thresh_perc": 85, 
                "IDD2N2": 0.0, 
                "port": {
                    "peer": "system.membus.master[0]", 
                    "role": "SLAVE"
                }, 
                "IDD4R": 0.157, 
                "IDD4W": 0.125, 
                "tWR": 15000, 
                "banks_per_rank": 8, 
                "p_state_clk_gate_max": 1000000000000, 
                "VDD2": 0.0, 
                "qos_masters": [
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    ""
                ], 
                "p_state_clk_gate_min": 1000, 
                "ranks_per_channel": 2, 
                "qos_q_policy": "fifo", 
                "tRAS": 35000, 
                "static_frontend_latency": 10000, 
                "devices_per_rank": 8, 
                "range": "0:4294967295:6:19:0:0", 
                "mem_sched_policy": "frfcfs", 
                "IDD2P12": 0.0, 
                "device_rowbuffer_size": 1024, 
                "activation_limit": 4, 
                "tWTR": 7500, 
                "channels": 1, 
                "qos_syncro_scheduler": false, 
                "path": "system.mem_ctrls", 
                "bank_groups_per_rank": 0, 
                "IDD2N": 0.032, 
                "qos_turnaround_policy": null, 
                "in_addr_map": true, 
                "tRTW": 2500, 
                "burst_length": 8, 
                "tRTP": 7500, 
                "eventq_index": 0, 
                "IDD2P02": 0.0, 
                "default_p_state": "UNDEFINED", 
                "addr_mapping": "RoRaBaCoCh", 
                "type": "DRAMCtrl", 
                "IDD3P02": 0.0, 
                "conf_table_reported": true, 
                "tXS": 270000, 
                "tXP": 6000, 
                "IDD3N": 0.038, 
                "tCCD_L_WR": 0, 
                "kvm_map": true, 
                "tXAW": 30000, 
                "IDD3P12": 0.0, 
                "IDD3N2": 0.0, 
                "device_bus_width": 8, 
                "cxx_class": "DRAMCtrl", 
                "null": false, 
                "tRRD_L": 0, 
                "tRRD": 6000, 
                "clk_domain": "system.clk_domain", 
                "IDD6": 0.02, 
                "IDD5": 0.23500000000000001, 
                "tRCD": 13750, 
                "IDD0": 0.055, 
                "min_writes_per_switch": 16, 
                "IDD02": 0.0, 
                "page_policy": "open_adaptive", 
                "read_buffer_size": 32, 
                "IDD4R2": 0.0, 
                "tXSDLL": 0, 
                "p_state_clk_gate_bins": 20, 
                "tRP": 13750
            }
        ], 
        "num_work_ids": 16, 
        "work_item_id": -1, 
        "exit_on_work_items": false
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}