// Seed: 1484258612
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input wor id_2,
    input supply1 id_3,
    input wand id_4,
    input tri1 id_5
);
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    output wire id_8,
    input wor id_9,
    input supply0 id_10
    , id_42,
    input supply1 id_11,
    input wand id_12,
    input supply1 id_13,
    output supply0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input tri id_17,
    input tri id_18,
    input supply1 id_19,
    input wire id_20,
    input wire id_21,
    output tri1 id_22,
    input supply1 id_23,
    input tri1 id_24,
    input tri id_25,
    output wand id_26,
    input supply0 id_27,
    output wand id_28,
    input wor id_29,
    input wire id_30,
    output wire id_31,
    input tri0 id_32,
    input supply1 id_33,
    input supply0 id_34,
    input supply1 id_35,
    input tri0 id_36,
    output uwire id_37,
    output tri id_38,
    input wor id_39,
    input tri1 id_40
);
  if (1) begin
    integer id_43 (
        .id_0(~id_3),
        .id_1(id_21 >= id_2),
        .id_2(id_30),
        .id_3(1),
        .id_4(id_6),
        .id_5(1)
    );
  end
  module_0(
      id_4, id_26, id_2, id_18, id_9, id_7
  );
  wire id_44;
endmodule
