#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 12 22:49:35 2020
# Process ID: 21167
# Current directory: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/zcu102_SgdLR_1_0_synth_1
# Command line: vivado -log zcu102_SgdLR_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zcu102_SgdLR_1_0.tcl
# Log file: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/zcu102_SgdLR_1_0_synth_1/zcu102_SgdLR_1_0.vds
# Journal file: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/zcu102_SgdLR_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source zcu102_SgdLR_1_0.tcl -notrace
Command: synth_design -top zcu102_SgdLR_1_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21391 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1820.219 ; gain = 0.000 ; free physical = 58270 ; free virtual = 60555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zcu102_SgdLR_1_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_SgdLR_1_0/synth/zcu102_SgdLR_1_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR.v:12]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state17 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state18 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state19 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state20 bound to: 16'b1000000000000000 
	Parameter C_M_AXI_LABEL_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_LABEL_R_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_LABEL_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_LABEL_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_LABEL_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_LABEL_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_LABEL_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_LABEL_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_LABEL_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_LABEL_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_LABEL_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THETA_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_THETA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_THETA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_THETA_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_THETA_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_THETA_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_THETA_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_THETA_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_THETA_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_THETA_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_THETA_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_LABEL_R_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_THETA_WSTRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR.v:272]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_localbfk' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_localbfk.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1125 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_localbfk_ram' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_localbfk.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1125 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_localbfk.v:22]
INFO: [Synth 8-3876] $readmem data file './a0_SgdLR_label_localbfk_ram.dat' is read successfully [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_localbfk.v:25]
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_localbfk_ram' (1#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_localbfk.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_localbfk' (2#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_localbfk.v:49]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_localbjl' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_localbjl.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_localbjl_ram' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_localbjl.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_localbjl.v:24]
INFO: [Synth 8-3876] $readmem data file './a0_SgdLR_theta_localbjl_ram.dat' is read successfully [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_localbjl.v:27]
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_localbjl_ram' (3#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_localbjl.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_localbjl' (4#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_localbjl.v:57]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_r_m_axi' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_r_m_axi_throttl' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_r_m_axi_throttl' (5#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_r_m_axi_write' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_r_m_axi_fifo' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_r_m_axi_fifo' (6#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_r_m_axi_reg_slice' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_r_m_axi_reg_slice' (7#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_r_m_axi_fifo__parameterized0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_r_m_axi_fifo__parameterized0' (7#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_r_m_axi_buffer' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_r_m_axi_buffer' (8#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_r_m_axi_fifo__parameterized1' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_r_m_axi_fifo__parameterized1' (8#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_r_m_axi_fifo__parameterized2' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_r_m_axi_fifo__parameterized2' (8#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_r_m_axi_write' (9#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_r_m_axi_read' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_r_m_axi_buffer__parameterized0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_r_m_axi_buffer__parameterized0' (9#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_label_r_m_axi_reg_slice__parameterized0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_r_m_axi_reg_slice__parameterized0' (9#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_r_m_axi_read' (10#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_label_r_m_axi' (11#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_m_axi' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_m_axi_throttl' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_m_axi_throttl' (12#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_m_axi_write' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_m_axi_fifo' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_m_axi_fifo' (13#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_m_axi_reg_slice' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_m_axi_reg_slice' (14#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_m_axi_fifo__parameterized0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_m_axi_fifo__parameterized0' (14#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_m_axi_buffer' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_m_axi_buffer' (15#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_m_axi_fifo__parameterized1' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_m_axi_fifo__parameterized1' (15#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_m_axi_fifo__parameterized2' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_m_axi_fifo__parameterized2' (15#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_m_axi_write' (16#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_m_axi_read' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_m_axi_buffer__parameterized0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_m_axi_buffer__parameterized0' (16#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_theta_m_axi_reg_slice__parameterized0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:314]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_m_axi_reg_slice__parameterized0' (16#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_m_axi_read' (17#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_theta_m_axi' (18#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_dataflow_parent_loop_1' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_parent_loop_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_dataflow_in_loop_TRA_1' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_dataflow_in_loop_TRA_2' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_2.v:52]
INFO: [Synth 8-6155] done synthesizing module 'a0_dataflow_in_loop_TRA_2' (19#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_dataflow_in_loop_TRA_1_1' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_1_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_1_1.v:56]
INFO: [Synth 8-6155] done synthesizing module 'a0_dataflow_in_loop_TRA_1_1' (20#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_1_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_aesl_mux_load_4_1125' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_aesl_mux_load_4_1125.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_aesl_mux_load_4_1125.v:76]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_aesl_mux_load_4_1125.v:243]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_aesl_mux_load_4_1125.v:245]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_aesl_mux_load_4_1125.v:249]
INFO: [Synth 8-6155] done synthesizing module 'a0_aesl_mux_load_4_1125' (21#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_aesl_mux_load_4_1125.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_READ_TRAINING_DATA_p' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_READ_TRAINING_DATA_p.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_READ_TRAINING_DATA_p.v:364]
INFO: [Synth 8-6155] done synthesizing module 'a0_READ_TRAINING_DATA_p' (22#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_READ_TRAINING_DATA_p.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_compute' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state5 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state6 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state9 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state12 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:876]
INFO: [Synth 8-6157] synthesizing module 'a0_compute_lut_V' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute_lut_V.v:43]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_compute_lut_V_rom' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute_lut_V.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-3876] $readmem data file './a0_compute_lut_V_rom.dat' is read successfully [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute_lut_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'a0_compute_lut_V_rom' (23#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute_lut_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_compute_lut_V' (24#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute_lut_V.v:43]
INFO: [Synth 8-6157] synthesizing module 'a0_compute_gradient_bkb' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute_gradient_bkb.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_compute_gradient_bkb_ram' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute_gradient_bkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute_gradient_bkb.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a0_compute_gradient_bkb_ram' (25#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute_gradient_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_compute_gradient_bkb' (26#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute_gradient_bkb.v:46]
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_mul_mul_28sHfu' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_mul_mul_28sHfu.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 28 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_SgdLR_mul_mul_28sHfu_DSP48_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_mul_mul_28sHfu.v:4]
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_mul_mul_28sHfu_DSP48_0' (27#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_mul_mul_28sHfu.v:4]
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR_mul_mul_28sHfu' (28#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_mul_mul_28sHfu.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5377]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5891]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5907]
INFO: [Synth 8-6155] done synthesizing module 'a0_compute' (29#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_dataflow_in_loop_IfE' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE.v:11]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_dataflow_in_loop_IfE_memcore' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:69]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_dataflow_in_loop_IfE_memcore_ram' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:27]
INFO: [Synth 8-3876] $readmem data file './a0_dataflow_in_loop_IfE_memcore_ram.dat' is read successfully [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:30]
INFO: [Synth 8-6155] done synthesizing module 'a0_dataflow_in_loop_IfE_memcore_ram' (30#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_dataflow_in_loop_IfE_memcore' (31#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:69]
INFO: [Synth 8-6155] done synthesizing module 'a0_dataflow_in_loop_IfE' (32#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w13_d2_A' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_fifo_w13_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w13_d2_A_shiftReg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_fifo_w13_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w13_d2_A_shiftReg' (33#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_fifo_w13_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w13_d2_A' (34#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_fifo_w13_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w8_d2_A' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w8_d2_A_shiftReg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w8_d2_A_shiftReg' (35#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w8_d2_A' (36#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_dataflobek' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_start_for_dataflobek.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_dataflobek_shiftReg' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_start_for_dataflobek.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_dataflobek_shiftReg' (37#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_start_for_dataflobek.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_dataflobek' (38#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_start_for_dataflobek.v:45]
WARNING: [Synth 8-6014] Unused sequential element READ_TRAINING_DATA_p_U0_ap_ready_count_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_1.v:3348]
WARNING: [Synth 8-6014] Unused sequential element aesl_mux_load_4_1125_U0_ap_ready_count_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_1.v:3356]
WARNING: [Synth 8-6014] Unused sequential element compute_U0_ap_ready_count_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_1.v:3364]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_2_U0_ap_ready_count_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_1.v:3372]
INFO: [Synth 8-6155] done synthesizing module 'a0_dataflow_in_loop_TRA_1' (39#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_dataflow_parent_loop_1' (40#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_parent_loop_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_SgdLR' (41#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR.v:12]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_SgdLR_1_0' (42#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_SgdLR_1_0/synth/zcu102_SgdLR_1_0.v:59]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_IfE_memcore has unconnected port reset
WARNING: [Synth 8-3331] design a0_compute_gradient_bkb has unconnected port reset
WARNING: [Synth 8-3331] design a0_compute_lut_V has unconnected port reset
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_0_q1[7]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_0_q1[6]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_0_q1[5]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_0_q1[4]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_0_q1[3]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_0_q1[2]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_0_q1[1]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_0_q1[0]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_1_q1[7]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_1_q1[6]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_1_q1[5]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_1_q1[4]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_1_q1[3]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_1_q1[2]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_1_q1[1]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_1_q1[0]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_2_q1[7]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_2_q1[6]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_2_q1[5]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_2_q1[4]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_2_q1[3]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_2_q1[2]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_2_q1[1]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_2_q1[0]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_3_q1[7]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_3_q1[6]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_3_q1[5]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_3_q1[4]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_3_q1[3]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_3_q1[2]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_3_q1[1]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port label_local_V_3_q1[0]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[31]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[30]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[29]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[28]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[27]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[26]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[25]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[24]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[23]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[22]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[21]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[20]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[19]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[18]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[17]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[16]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[15]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[14]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[13]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[12]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[11]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[10]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[9]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[8]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[7]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[6]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[5]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[4]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[3]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[2]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[1]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_0_q1[0]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[31]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[30]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[29]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[28]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[27]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[26]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[25]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[24]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[23]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[22]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[21]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[20]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[19]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[18]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[17]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[16]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[15]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[14]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[13]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[12]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[11]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[10]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[9]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[8]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[7]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[6]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[5]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[4]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[3]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[2]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[1]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_1_q1[0]
WARNING: [Synth 8-3331] design a0_dataflow_in_loop_TRA_1 has unconnected port theta_local_V_2_q1[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1820.227 ; gain = 0.008 ; free physical = 58248 ; free virtual = 60535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1820.227 ; gain = 0.008 ; free physical = 58244 ; free virtual = 60532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1820.227 ; gain = 0.008 ; free physical = 58244 ; free virtual = 60532
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_SgdLR_1_0/constraints/a0_SgdLR_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_SgdLR_1_0/constraints/a0_SgdLR_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/zcu102_SgdLR_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/zcu102_SgdLR_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2521.941 ; gain = 0.004 ; free physical = 56849 ; free virtual = 59153
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 2521.941 ; gain = 701.723 ; free physical = 56861 ; free virtual = 59165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 2521.941 ; gain = 701.723 ; free physical = 56861 ; free virtual = 59165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/zcu102_SgdLR_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 2521.941 ; gain = 701.723 ; free physical = 56861 ; free virtual = 59165
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a0_SgdLR_label_r_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a0_SgdLR_label_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a0_SgdLR_theta_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a0_SgdLR_theta_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "sel_tmp_fu_127_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_137_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_132_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_18_i_i_i_fu_567_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute_lut_V.v:33]
INFO: [Synth 8-4471] merging register 'theta_local_10_V_ad_1_reg_6297_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2548]
INFO: [Synth 8-4471] merging register 'theta_local_11_V_ad_1_reg_6308_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2549]
INFO: [Synth 8-4471] merging register 'theta_local_12_V_ad_1_reg_6319_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2550]
INFO: [Synth 8-4471] merging register 'theta_local_13_V_ad_1_reg_6330_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2551]
INFO: [Synth 8-4471] merging register 'theta_local_14_V_ad_1_reg_6341_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2552]
INFO: [Synth 8-4471] merging register 'theta_local_15_V_ad_1_reg_6352_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2553]
INFO: [Synth 8-4471] merging register 'theta_local_16_V_ad_1_reg_6363_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2554]
INFO: [Synth 8-4471] merging register 'theta_local_17_V_ad_1_reg_6374_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2555]
INFO: [Synth 8-4471] merging register 'theta_local_18_V_ad_1_reg_6385_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2556]
INFO: [Synth 8-4471] merging register 'theta_local_19_V_ad_1_reg_6396_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2557]
INFO: [Synth 8-4471] merging register 'theta_local_1_V_add_1_reg_6198_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2558]
INFO: [Synth 8-4471] merging register 'theta_local_20_V_ad_1_reg_6407_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2559]
INFO: [Synth 8-4471] merging register 'theta_local_21_V_ad_1_reg_6418_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2560]
INFO: [Synth 8-4471] merging register 'theta_local_22_V_ad_1_reg_6429_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2561]
INFO: [Synth 8-4471] merging register 'theta_local_23_V_ad_1_reg_6440_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2562]
INFO: [Synth 8-4471] merging register 'theta_local_24_V_ad_1_reg_6451_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2563]
INFO: [Synth 8-4471] merging register 'theta_local_25_V_ad_1_reg_6462_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2564]
INFO: [Synth 8-4471] merging register 'theta_local_26_V_ad_1_reg_6473_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2565]
INFO: [Synth 8-4471] merging register 'theta_local_27_V_ad_1_reg_6484_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2566]
INFO: [Synth 8-4471] merging register 'theta_local_28_V_ad_1_reg_6495_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2567]
INFO: [Synth 8-4471] merging register 'theta_local_29_V_ad_1_reg_6506_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2568]
INFO: [Synth 8-4471] merging register 'theta_local_2_V_add_1_reg_6209_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2569]
INFO: [Synth 8-4471] merging register 'theta_local_30_V_ad_1_reg_6517_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2570]
INFO: [Synth 8-4471] merging register 'theta_local_31_V_ad_1_reg_6528_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2571]
INFO: [Synth 8-4471] merging register 'theta_local_3_V_add_1_reg_6220_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2572]
INFO: [Synth 8-4471] merging register 'theta_local_4_V_add_1_reg_6231_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2573]
INFO: [Synth 8-4471] merging register 'theta_local_5_V_add_1_reg_6242_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2574]
INFO: [Synth 8-4471] merging register 'theta_local_6_V_add_1_reg_6253_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2575]
INFO: [Synth 8-4471] merging register 'theta_local_7_V_add_1_reg_6264_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2576]
INFO: [Synth 8-4471] merging register 'theta_local_8_V_add_1_reg_6275_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2577]
INFO: [Synth 8-4471] merging register 'theta_local_9_V_add_1_reg_6286_reg[4:0]' into 'theta_local_0_V_add_1_reg_6187_reg[4:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2578]
WARNING: [Synth 8-6014] Unused sequential element theta_local_10_V_ad_1_reg_6297_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2548]
WARNING: [Synth 8-6014] Unused sequential element theta_local_11_V_ad_1_reg_6308_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2549]
WARNING: [Synth 8-6014] Unused sequential element theta_local_12_V_ad_1_reg_6319_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2550]
WARNING: [Synth 8-6014] Unused sequential element theta_local_13_V_ad_1_reg_6330_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2551]
WARNING: [Synth 8-6014] Unused sequential element theta_local_14_V_ad_1_reg_6341_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2552]
WARNING: [Synth 8-6014] Unused sequential element theta_local_15_V_ad_1_reg_6352_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2553]
WARNING: [Synth 8-6014] Unused sequential element theta_local_16_V_ad_1_reg_6363_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2554]
WARNING: [Synth 8-6014] Unused sequential element theta_local_17_V_ad_1_reg_6374_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2555]
WARNING: [Synth 8-6014] Unused sequential element theta_local_18_V_ad_1_reg_6385_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2556]
WARNING: [Synth 8-6014] Unused sequential element theta_local_19_V_ad_1_reg_6396_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2557]
WARNING: [Synth 8-6014] Unused sequential element theta_local_1_V_add_1_reg_6198_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2558]
WARNING: [Synth 8-6014] Unused sequential element theta_local_20_V_ad_1_reg_6407_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2559]
WARNING: [Synth 8-6014] Unused sequential element theta_local_21_V_ad_1_reg_6418_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2560]
WARNING: [Synth 8-6014] Unused sequential element theta_local_22_V_ad_1_reg_6429_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2561]
WARNING: [Synth 8-6014] Unused sequential element theta_local_23_V_ad_1_reg_6440_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2562]
WARNING: [Synth 8-6014] Unused sequential element theta_local_24_V_ad_1_reg_6451_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2563]
WARNING: [Synth 8-6014] Unused sequential element theta_local_25_V_ad_1_reg_6462_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2564]
WARNING: [Synth 8-6014] Unused sequential element theta_local_26_V_ad_1_reg_6473_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2565]
WARNING: [Synth 8-6014] Unused sequential element theta_local_27_V_ad_1_reg_6484_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2566]
WARNING: [Synth 8-6014] Unused sequential element theta_local_28_V_ad_1_reg_6495_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2567]
WARNING: [Synth 8-6014] Unused sequential element theta_local_29_V_ad_1_reg_6506_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2568]
WARNING: [Synth 8-6014] Unused sequential element theta_local_2_V_add_1_reg_6209_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2569]
WARNING: [Synth 8-6014] Unused sequential element theta_local_30_V_ad_1_reg_6517_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2570]
WARNING: [Synth 8-6014] Unused sequential element theta_local_31_V_ad_1_reg_6528_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2571]
WARNING: [Synth 8-6014] Unused sequential element theta_local_3_V_add_1_reg_6220_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2572]
WARNING: [Synth 8-6014] Unused sequential element theta_local_4_V_add_1_reg_6231_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2573]
WARNING: [Synth 8-6014] Unused sequential element theta_local_5_V_add_1_reg_6242_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2574]
WARNING: [Synth 8-6014] Unused sequential element theta_local_6_V_add_1_reg_6253_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2575]
WARNING: [Synth 8-6014] Unused sequential element theta_local_7_V_add_1_reg_6264_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2576]
WARNING: [Synth 8-6014] Unused sequential element theta_local_8_V_add_1_reg_6275_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2577]
WARNING: [Synth 8-6014] Unused sequential element theta_local_9_V_add_1_reg_6286_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2578]
WARNING: [Synth 8-3936] Found unconnected internal register 'OP1_V_1_cast_reg_5932_reg' and it is trimmed from '35' to '19' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2516]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_0_i4_reg_5977_reg' and it is trimmed from '6' to '5' bits. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:2541]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond31_i_fu_2492_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond18_i_fu_3670_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond21_i_fu_4166_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ap_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_p_Val2_22_1_phi_reg_876_reg[31:0]' into 'ap_phi_reg_pp1_iter1_p_Val2_22_0_phi_reg_839_reg[31:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR.v:2318]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_p_Val2_22_1_phi_reg_876_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR.v:2318]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1098_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_1152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1098_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_1152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a0_SgdLR_label_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a0_SgdLR_label_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a0_SgdLR_theta_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a0_SgdLR_theta_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:01:03 . Memory (MB): peak = 2521.949 ; gain = 701.730 ; free physical = 56794 ; free virtual = 59099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 8     
	   2 Input     52 Bit       Adders := 4     
	   2 Input     51 Bit       Adders := 32    
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 4     
	   8 Input     32 Bit       Adders := 2     
	   7 Input     32 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 36    
	   2 Input      1 Bit       Adders := 64    
+---XORs : 
	   2 Input      1 Bit         XORs := 73    
+---Registers : 
	               96 Bit    Registers := 12    
	               72 Bit    Registers := 3     
	               67 Bit    Registers := 3     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 22    
	               61 Bit    Registers := 1     
	               52 Bit    Registers := 4     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 80    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 65    
	               13 Bit    Registers := 6     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 31    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 54    
	                1 Bit    Registers := 309   
+---Multipliers : 
	                32x32  Multipliers := 32    
	                16x32  Multipliers := 32    
+---RAMs : 
	              18K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 5     
	             1024 Bit         RAMs := 96    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 4     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 14    
	   2 Input     52 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 4     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 5     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 26    
	   4 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 37    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 12    
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 107   
	   3 Input      2 Bit        Muxes := 18    
	   5 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 373   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module a0_SgdLR_label_localbfk_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module a0_SgdLR_theta_localbjl_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module a0_SgdLR_label_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module a0_SgdLR_label_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_label_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_label_r_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_label_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_label_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_label_r_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_label_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module a0_SgdLR_label_r_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_label_r_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_label_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module a0_SgdLR_theta_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module a0_SgdLR_theta_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_theta_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_theta_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_theta_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               72 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_theta_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_theta_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_theta_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module a0_SgdLR_theta_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               67 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_theta_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_SgdLR_theta_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module a0_dataflow_in_loop_TRA_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module a0_dataflow_in_loop_TRA_1_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module a0_aesl_mux_load_4_1125 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module a0_READ_TRAINING_DATA_p 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module a0_compute_lut_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module a0_compute_gradient_bkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module a0_compute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 32    
	   4 Input     32 Bit       Adders := 4     
	   8 Input     32 Bit       Adders := 2     
	   7 Input     32 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 7     
	               19 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                32x32  Multipliers := 32    
	                16x32  Multipliers := 32    
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module a0_dataflow_in_loop_IfE_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module a0_dataflow_in_loop_IfE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module a0_fifo_w13_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module a0_fifo_w13_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module a0_fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module a0_fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module a0_start_for_dataflobek_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module a0_start_for_dataflobek 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module a0_dataflow_in_loop_TRA_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 69    
+---Registers : 
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module a0_dataflow_parent_loop_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module a0_SgdLR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               61 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_label_r_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_SgdLR_theta_m_axi.v:456]
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element lut_V_U/a0_compute_lut_V_rom_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute_lut_V.v:33]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5693]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5771]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5813]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5759]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5783]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5795]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5777]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5789]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5669]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5681]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5663]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5675]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5699]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5711]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5687]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5705]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5807]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5633]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5801]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5645]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5657]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5639]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5819]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5651]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5723]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5735]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5717]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5747]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5765]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5741]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5729]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5753]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5897]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5485]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5529]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5537]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5541]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5545]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5549]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5553]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5557]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5561]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5565]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5445]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5449]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5453]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5457]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5461]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5465]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5469]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5473]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5477]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5481]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5489]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5493]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5497]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5501]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5505]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5509]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5513]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5517]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5521]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5525]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_compute.v:5533]
DSP Report: Generating DSP p_Val2_2_1_fu_2604_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_1_fu_2604_p2 is absorbed into DSP p_Val2_2_1_fu_2604_p2.
DSP Report: operator p_Val2_2_1_fu_2604_p2 is absorbed into DSP p_Val2_2_1_fu_2604_p2.
DSP Report: Generating DSP p_Val2_2_1_fu_2604_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_1_fu_2604_p2 is absorbed into DSP p_Val2_2_1_fu_2604_p2.
DSP Report: operator p_Val2_2_1_fu_2604_p2 is absorbed into DSP p_Val2_2_1_fu_2604_p2.
DSP Report: Generating DSP p_Val2_2_3_fu_2652_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_3_fu_2652_p2 is absorbed into DSP p_Val2_2_3_fu_2652_p2.
DSP Report: operator p_Val2_2_3_fu_2652_p2 is absorbed into DSP p_Val2_2_3_fu_2652_p2.
DSP Report: Generating DSP p_Val2_2_3_fu_2652_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_3_fu_2652_p2 is absorbed into DSP p_Val2_2_3_fu_2652_p2.
DSP Report: operator p_Val2_2_3_fu_2652_p2 is absorbed into DSP p_Val2_2_3_fu_2652_p2.
DSP Report: Generating DSP p_Val2_2_fu_2580_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_fu_2580_p2 is absorbed into DSP p_Val2_2_fu_2580_p2.
DSP Report: operator p_Val2_2_fu_2580_p2 is absorbed into DSP p_Val2_2_fu_2580_p2.
DSP Report: Generating DSP p_Val2_2_fu_2580_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_fu_2580_p2 is absorbed into DSP p_Val2_2_fu_2580_p2.
DSP Report: operator p_Val2_2_fu_2580_p2 is absorbed into DSP p_Val2_2_fu_2580_p2.
DSP Report: Generating DSP p_Val2_2_2_fu_2628_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_2_fu_2628_p2 is absorbed into DSP p_Val2_2_2_fu_2628_p2.
DSP Report: operator p_Val2_2_2_fu_2628_p2 is absorbed into DSP p_Val2_2_2_fu_2628_p2.
DSP Report: Generating DSP p_Val2_2_2_fu_2628_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_2_fu_2628_p2 is absorbed into DSP p_Val2_2_2_fu_2628_p2.
DSP Report: operator p_Val2_2_2_fu_2628_p2 is absorbed into DSP p_Val2_2_2_fu_2628_p2.
DSP Report: Generating DSP p_Val2_2_5_fu_2700_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_5_fu_2700_p2 is absorbed into DSP p_Val2_2_5_fu_2700_p2.
DSP Report: operator p_Val2_2_5_fu_2700_p2 is absorbed into DSP p_Val2_2_5_fu_2700_p2.
DSP Report: Generating DSP p_Val2_2_5_fu_2700_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_5_fu_2700_p2 is absorbed into DSP p_Val2_2_5_fu_2700_p2.
DSP Report: operator p_Val2_2_5_fu_2700_p2 is absorbed into DSP p_Val2_2_5_fu_2700_p2.
DSP Report: Generating DSP p_Val2_2_7_fu_2748_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_7_fu_2748_p2 is absorbed into DSP p_Val2_2_7_fu_2748_p2.
DSP Report: operator p_Val2_2_7_fu_2748_p2 is absorbed into DSP p_Val2_2_7_fu_2748_p2.
DSP Report: Generating DSP p_Val2_2_7_fu_2748_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_7_fu_2748_p2 is absorbed into DSP p_Val2_2_7_fu_2748_p2.
DSP Report: operator p_Val2_2_7_fu_2748_p2 is absorbed into DSP p_Val2_2_7_fu_2748_p2.
DSP Report: Generating DSP p_Val2_2_4_fu_2676_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_4_fu_2676_p2 is absorbed into DSP p_Val2_2_4_fu_2676_p2.
DSP Report: operator p_Val2_2_4_fu_2676_p2 is absorbed into DSP p_Val2_2_4_fu_2676_p2.
DSP Report: Generating DSP p_Val2_2_4_fu_2676_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_4_fu_2676_p2 is absorbed into DSP p_Val2_2_4_fu_2676_p2.
DSP Report: operator p_Val2_2_4_fu_2676_p2 is absorbed into DSP p_Val2_2_4_fu_2676_p2.
DSP Report: Generating DSP p_Val2_2_6_fu_2724_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_6_fu_2724_p2 is absorbed into DSP p_Val2_2_6_fu_2724_p2.
DSP Report: operator p_Val2_2_6_fu_2724_p2 is absorbed into DSP p_Val2_2_6_fu_2724_p2.
DSP Report: Generating DSP p_Val2_2_6_fu_2724_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_6_fu_2724_p2 is absorbed into DSP p_Val2_2_6_fu_2724_p2.
DSP Report: operator p_Val2_2_6_fu_2724_p2 is absorbed into DSP p_Val2_2_6_fu_2724_p2.
DSP Report: Generating DSP p_Val2_2_16_fu_2988_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_16_fu_2988_p2 is absorbed into DSP p_Val2_2_16_fu_2988_p2.
DSP Report: operator p_Val2_2_16_fu_2988_p2 is absorbed into DSP p_Val2_2_16_fu_2988_p2.
DSP Report: Generating DSP p_Val2_2_16_fu_2988_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_16_fu_2988_p2 is absorbed into DSP p_Val2_2_16_fu_2988_p2.
DSP Report: operator p_Val2_2_16_fu_2988_p2 is absorbed into DSP p_Val2_2_16_fu_2988_p2.
DSP Report: Generating DSP p_Val2_2_18_fu_3036_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_18_fu_3036_p2 is absorbed into DSP p_Val2_2_18_fu_3036_p2.
DSP Report: operator p_Val2_2_18_fu_3036_p2 is absorbed into DSP p_Val2_2_18_fu_3036_p2.
DSP Report: Generating DSP p_Val2_2_18_fu_3036_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_18_fu_3036_p2 is absorbed into DSP p_Val2_2_18_fu_3036_p2.
DSP Report: operator p_Val2_2_18_fu_3036_p2 is absorbed into DSP p_Val2_2_18_fu_3036_p2.
DSP Report: Generating DSP p_Val2_2_15_fu_2964_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_15_fu_2964_p2 is absorbed into DSP p_Val2_2_15_fu_2964_p2.
DSP Report: operator p_Val2_2_15_fu_2964_p2 is absorbed into DSP p_Val2_2_15_fu_2964_p2.
DSP Report: Generating DSP p_Val2_2_15_fu_2964_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_15_fu_2964_p2 is absorbed into DSP p_Val2_2_15_fu_2964_p2.
DSP Report: operator p_Val2_2_15_fu_2964_p2 is absorbed into DSP p_Val2_2_15_fu_2964_p2.
DSP Report: Generating DSP p_Val2_2_17_fu_3012_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_17_fu_3012_p2 is absorbed into DSP p_Val2_2_17_fu_3012_p2.
DSP Report: operator p_Val2_2_17_fu_3012_p2 is absorbed into DSP p_Val2_2_17_fu_3012_p2.
DSP Report: Generating DSP p_Val2_2_17_fu_3012_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_17_fu_3012_p2 is absorbed into DSP p_Val2_2_17_fu_3012_p2.
DSP Report: operator p_Val2_2_17_fu_3012_p2 is absorbed into DSP p_Val2_2_17_fu_3012_p2.
DSP Report: Generating DSP p_Val2_2_20_fu_3084_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_20_fu_3084_p2 is absorbed into DSP p_Val2_2_20_fu_3084_p2.
DSP Report: operator p_Val2_2_20_fu_3084_p2 is absorbed into DSP p_Val2_2_20_fu_3084_p2.
DSP Report: Generating DSP p_Val2_2_20_fu_3084_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_20_fu_3084_p2 is absorbed into DSP p_Val2_2_20_fu_3084_p2.
DSP Report: operator p_Val2_2_20_fu_3084_p2 is absorbed into DSP p_Val2_2_20_fu_3084_p2.
DSP Report: Generating DSP p_Val2_2_22_fu_3132_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_22_fu_3132_p2 is absorbed into DSP p_Val2_2_22_fu_3132_p2.
DSP Report: operator p_Val2_2_22_fu_3132_p2 is absorbed into DSP p_Val2_2_22_fu_3132_p2.
DSP Report: Generating DSP p_Val2_2_22_fu_3132_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_22_fu_3132_p2 is absorbed into DSP p_Val2_2_22_fu_3132_p2.
DSP Report: operator p_Val2_2_22_fu_3132_p2 is absorbed into DSP p_Val2_2_22_fu_3132_p2.
DSP Report: Generating DSP p_Val2_2_19_fu_3060_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_19_fu_3060_p2 is absorbed into DSP p_Val2_2_19_fu_3060_p2.
DSP Report: operator p_Val2_2_19_fu_3060_p2 is absorbed into DSP p_Val2_2_19_fu_3060_p2.
DSP Report: Generating DSP p_Val2_2_19_fu_3060_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_19_fu_3060_p2 is absorbed into DSP p_Val2_2_19_fu_3060_p2.
DSP Report: operator p_Val2_2_19_fu_3060_p2 is absorbed into DSP p_Val2_2_19_fu_3060_p2.
DSP Report: Generating DSP p_Val2_2_21_fu_3108_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_21_fu_3108_p2 is absorbed into DSP p_Val2_2_21_fu_3108_p2.
DSP Report: operator p_Val2_2_21_fu_3108_p2 is absorbed into DSP p_Val2_2_21_fu_3108_p2.
DSP Report: Generating DSP p_Val2_2_21_fu_3108_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_21_fu_3108_p2 is absorbed into DSP p_Val2_2_21_fu_3108_p2.
DSP Report: operator p_Val2_2_21_fu_3108_p2 is absorbed into DSP p_Val2_2_21_fu_3108_p2.
DSP Report: Generating DSP p_Val2_2_9_fu_2796_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_9_fu_2796_p2 is absorbed into DSP p_Val2_2_9_fu_2796_p2.
DSP Report: operator p_Val2_2_9_fu_2796_p2 is absorbed into DSP p_Val2_2_9_fu_2796_p2.
DSP Report: Generating DSP p_Val2_2_9_fu_2796_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_9_fu_2796_p2 is absorbed into DSP p_Val2_2_9_fu_2796_p2.
DSP Report: operator p_Val2_2_9_fu_2796_p2 is absorbed into DSP p_Val2_2_9_fu_2796_p2.
DSP Report: Generating DSP p_Val2_2_10_fu_2844_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_10_fu_2844_p2 is absorbed into DSP p_Val2_2_10_fu_2844_p2.
DSP Report: operator p_Val2_2_10_fu_2844_p2 is absorbed into DSP p_Val2_2_10_fu_2844_p2.
DSP Report: Generating DSP p_Val2_2_10_fu_2844_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_10_fu_2844_p2 is absorbed into DSP p_Val2_2_10_fu_2844_p2.
DSP Report: operator p_Val2_2_10_fu_2844_p2 is absorbed into DSP p_Val2_2_10_fu_2844_p2.
DSP Report: Generating DSP p_Val2_2_8_fu_2772_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_8_fu_2772_p2 is absorbed into DSP p_Val2_2_8_fu_2772_p2.
DSP Report: operator p_Val2_2_8_fu_2772_p2 is absorbed into DSP p_Val2_2_8_fu_2772_p2.
DSP Report: Generating DSP p_Val2_2_8_fu_2772_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_8_fu_2772_p2 is absorbed into DSP p_Val2_2_8_fu_2772_p2.
DSP Report: operator p_Val2_2_8_fu_2772_p2 is absorbed into DSP p_Val2_2_8_fu_2772_p2.
DSP Report: Generating DSP p_Val2_2_12_fu_2892_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_12_fu_2892_p2 is absorbed into DSP p_Val2_2_12_fu_2892_p2.
DSP Report: operator p_Val2_2_12_fu_2892_p2 is absorbed into DSP p_Val2_2_12_fu_2892_p2.
DSP Report: Generating DSP p_Val2_2_12_fu_2892_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_12_fu_2892_p2 is absorbed into DSP p_Val2_2_12_fu_2892_p2.
DSP Report: operator p_Val2_2_12_fu_2892_p2 is absorbed into DSP p_Val2_2_12_fu_2892_p2.
DSP Report: Generating DSP p_Val2_2_14_fu_2940_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_14_fu_2940_p2 is absorbed into DSP p_Val2_2_14_fu_2940_p2.
DSP Report: operator p_Val2_2_14_fu_2940_p2 is absorbed into DSP p_Val2_2_14_fu_2940_p2.
DSP Report: Generating DSP p_Val2_2_14_fu_2940_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_14_fu_2940_p2 is absorbed into DSP p_Val2_2_14_fu_2940_p2.
DSP Report: operator p_Val2_2_14_fu_2940_p2 is absorbed into DSP p_Val2_2_14_fu_2940_p2.
DSP Report: Generating DSP p_Val2_2_11_fu_2868_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_11_fu_2868_p2 is absorbed into DSP p_Val2_2_11_fu_2868_p2.
DSP Report: operator p_Val2_2_11_fu_2868_p2 is absorbed into DSP p_Val2_2_11_fu_2868_p2.
DSP Report: Generating DSP p_Val2_2_11_fu_2868_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_11_fu_2868_p2 is absorbed into DSP p_Val2_2_11_fu_2868_p2.
DSP Report: operator p_Val2_2_11_fu_2868_p2 is absorbed into DSP p_Val2_2_11_fu_2868_p2.
DSP Report: Generating DSP p_Val2_2_s_fu_2820_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_s_fu_2820_p2 is absorbed into DSP p_Val2_2_s_fu_2820_p2.
DSP Report: operator p_Val2_2_s_fu_2820_p2 is absorbed into DSP p_Val2_2_s_fu_2820_p2.
DSP Report: Generating DSP p_Val2_2_s_fu_2820_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_s_fu_2820_p2 is absorbed into DSP p_Val2_2_s_fu_2820_p2.
DSP Report: operator p_Val2_2_s_fu_2820_p2 is absorbed into DSP p_Val2_2_s_fu_2820_p2.
DSP Report: Generating DSP p_Val2_2_13_fu_2916_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_13_fu_2916_p2 is absorbed into DSP p_Val2_2_13_fu_2916_p2.
DSP Report: operator p_Val2_2_13_fu_2916_p2 is absorbed into DSP p_Val2_2_13_fu_2916_p2.
DSP Report: Generating DSP p_Val2_2_13_fu_2916_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_13_fu_2916_p2 is absorbed into DSP p_Val2_2_13_fu_2916_p2.
DSP Report: operator p_Val2_2_13_fu_2916_p2 is absorbed into DSP p_Val2_2_13_fu_2916_p2.
DSP Report: Generating DSP p_Val2_2_24_fu_3180_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_24_fu_3180_p2 is absorbed into DSP p_Val2_2_24_fu_3180_p2.
DSP Report: operator p_Val2_2_24_fu_3180_p2 is absorbed into DSP p_Val2_2_24_fu_3180_p2.
DSP Report: Generating DSP p_Val2_2_24_fu_3180_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_24_fu_3180_p2 is absorbed into DSP p_Val2_2_24_fu_3180_p2.
DSP Report: operator p_Val2_2_24_fu_3180_p2 is absorbed into DSP p_Val2_2_24_fu_3180_p2.
DSP Report: Generating DSP p_Val2_2_26_fu_3228_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_26_fu_3228_p2 is absorbed into DSP p_Val2_2_26_fu_3228_p2.
DSP Report: operator p_Val2_2_26_fu_3228_p2 is absorbed into DSP p_Val2_2_26_fu_3228_p2.
DSP Report: Generating DSP p_Val2_2_26_fu_3228_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_26_fu_3228_p2 is absorbed into DSP p_Val2_2_26_fu_3228_p2.
DSP Report: operator p_Val2_2_26_fu_3228_p2 is absorbed into DSP p_Val2_2_26_fu_3228_p2.
DSP Report: Generating DSP p_Val2_2_23_fu_3156_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_23_fu_3156_p2 is absorbed into DSP p_Val2_2_23_fu_3156_p2.
DSP Report: operator p_Val2_2_23_fu_3156_p2 is absorbed into DSP p_Val2_2_23_fu_3156_p2.
DSP Report: Generating DSP p_Val2_2_23_fu_3156_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_23_fu_3156_p2 is absorbed into DSP p_Val2_2_23_fu_3156_p2.
DSP Report: operator p_Val2_2_23_fu_3156_p2 is absorbed into DSP p_Val2_2_23_fu_3156_p2.
DSP Report: Generating DSP p_Val2_2_28_fu_3276_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_28_fu_3276_p2 is absorbed into DSP p_Val2_2_28_fu_3276_p2.
DSP Report: operator p_Val2_2_28_fu_3276_p2 is absorbed into DSP p_Val2_2_28_fu_3276_p2.
DSP Report: Generating DSP p_Val2_2_28_fu_3276_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_28_fu_3276_p2 is absorbed into DSP p_Val2_2_28_fu_3276_p2.
DSP Report: operator p_Val2_2_28_fu_3276_p2 is absorbed into DSP p_Val2_2_28_fu_3276_p2.
DSP Report: Generating DSP p_Val2_2_30_fu_3324_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_30_fu_3324_p2 is absorbed into DSP p_Val2_2_30_fu_3324_p2.
DSP Report: operator p_Val2_2_30_fu_3324_p2 is absorbed into DSP p_Val2_2_30_fu_3324_p2.
DSP Report: Generating DSP p_Val2_2_30_fu_3324_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_30_fu_3324_p2 is absorbed into DSP p_Val2_2_30_fu_3324_p2.
DSP Report: operator p_Val2_2_30_fu_3324_p2 is absorbed into DSP p_Val2_2_30_fu_3324_p2.
DSP Report: Generating DSP p_Val2_2_27_fu_3252_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_27_fu_3252_p2 is absorbed into DSP p_Val2_2_27_fu_3252_p2.
DSP Report: operator p_Val2_2_27_fu_3252_p2 is absorbed into DSP p_Val2_2_27_fu_3252_p2.
DSP Report: Generating DSP p_Val2_2_27_fu_3252_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_27_fu_3252_p2 is absorbed into DSP p_Val2_2_27_fu_3252_p2.
DSP Report: operator p_Val2_2_27_fu_3252_p2 is absorbed into DSP p_Val2_2_27_fu_3252_p2.
DSP Report: Generating DSP p_Val2_2_25_fu_3204_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_25_fu_3204_p2 is absorbed into DSP p_Val2_2_25_fu_3204_p2.
DSP Report: operator p_Val2_2_25_fu_3204_p2 is absorbed into DSP p_Val2_2_25_fu_3204_p2.
DSP Report: Generating DSP p_Val2_2_25_fu_3204_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_25_fu_3204_p2 is absorbed into DSP p_Val2_2_25_fu_3204_p2.
DSP Report: operator p_Val2_2_25_fu_3204_p2 is absorbed into DSP p_Val2_2_25_fu_3204_p2.
DSP Report: Generating DSP p_Val2_2_29_fu_3300_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_2_29_fu_3300_p2 is absorbed into DSP p_Val2_2_29_fu_3300_p2.
DSP Report: operator p_Val2_2_29_fu_3300_p2 is absorbed into DSP p_Val2_2_29_fu_3300_p2.
DSP Report: Generating DSP p_Val2_2_29_fu_3300_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_2_29_fu_3300_p2 is absorbed into DSP p_Val2_2_29_fu_3300_p2.
DSP Report: operator p_Val2_2_29_fu_3300_p2 is absorbed into DSP p_Val2_2_29_fu_3300_p2.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U45/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U45/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U46/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U46/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U47/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U47/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U48/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U48/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U49/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U49/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U50/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U50/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U51/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U51/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U52/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U52/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U53/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U53/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U54/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U54/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U55/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U55/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U56/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U56/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U57/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U57/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U58/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U58/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U59/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U59/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U60/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U60/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U61/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U61/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U62/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U62/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U63/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U63/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U64/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U64/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U65/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U65/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U66/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U66/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U67/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U67/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U68/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U68/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U69/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U69/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U70/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U70/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U71/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U71/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U72/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U72/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U73/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U73/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U74/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U74/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U75/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U75/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator SgdLR_mul_mul_28sHfu_U76/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: operator SgdLR_mul_mul_28sHfu_U76/a0_SgdLR_mul_mul_28sHfu_DSP48_0_U/p is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_Val2_8_fu_4250_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_8_fu_4250_p2 is absorbed into DSP p_Val2_8_fu_4250_p2.
DSP Report: operator p_Val2_8_fu_4250_p2 is absorbed into DSP p_Val2_8_fu_4250_p2.
DSP Report: Generating DSP p_Val2_8_fu_4250_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_8_fu_4250_p2 is absorbed into DSP p_Val2_8_fu_4250_p2.
DSP Report: operator p_Val2_8_fu_4250_p2 is absorbed into DSP p_Val2_8_fu_4250_p2.
DSP Report: Generating DSP p_Val2_8_fu_4250_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_8_fu_4250_p2 is absorbed into DSP p_Val2_8_fu_4250_p2.
DSP Report: operator p_Val2_8_fu_4250_p2 is absorbed into DSP p_Val2_8_fu_4250_p2.
DSP Report: Generating DSP p_Val2_8_fu_4250_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_8_fu_4250_p2 is absorbed into DSP p_Val2_8_fu_4250_p2.
DSP Report: operator p_Val2_8_fu_4250_p2 is absorbed into DSP p_Val2_8_fu_4250_p2.
DSP Report: Generating DSP p_Val2_17_1_fu_4285_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_1_fu_4285_p2 is absorbed into DSP p_Val2_17_1_fu_4285_p2.
DSP Report: operator p_Val2_17_1_fu_4285_p2 is absorbed into DSP p_Val2_17_1_fu_4285_p2.
DSP Report: Generating DSP p_Val2_17_1_fu_4285_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_1_fu_4285_p2 is absorbed into DSP p_Val2_17_1_fu_4285_p2.
DSP Report: operator p_Val2_17_1_fu_4285_p2 is absorbed into DSP p_Val2_17_1_fu_4285_p2.
DSP Report: Generating DSP p_Val2_17_1_fu_4285_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_1_fu_4285_p2 is absorbed into DSP p_Val2_17_1_fu_4285_p2.
DSP Report: operator p_Val2_17_1_fu_4285_p2 is absorbed into DSP p_Val2_17_1_fu_4285_p2.
DSP Report: Generating DSP p_Val2_17_1_fu_4285_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_1_fu_4285_p2 is absorbed into DSP p_Val2_17_1_fu_4285_p2.
DSP Report: operator p_Val2_17_1_fu_4285_p2 is absorbed into DSP p_Val2_17_1_fu_4285_p2.
DSP Report: Generating DSP p_Val2_17_2_fu_4320_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_2_fu_4320_p2 is absorbed into DSP p_Val2_17_2_fu_4320_p2.
DSP Report: operator p_Val2_17_2_fu_4320_p2 is absorbed into DSP p_Val2_17_2_fu_4320_p2.
DSP Report: Generating DSP p_Val2_17_2_fu_4320_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_2_fu_4320_p2 is absorbed into DSP p_Val2_17_2_fu_4320_p2.
DSP Report: operator p_Val2_17_2_fu_4320_p2 is absorbed into DSP p_Val2_17_2_fu_4320_p2.
DSP Report: Generating DSP p_Val2_17_2_fu_4320_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_2_fu_4320_p2 is absorbed into DSP p_Val2_17_2_fu_4320_p2.
DSP Report: operator p_Val2_17_2_fu_4320_p2 is absorbed into DSP p_Val2_17_2_fu_4320_p2.
DSP Report: Generating DSP p_Val2_17_2_fu_4320_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_2_fu_4320_p2 is absorbed into DSP p_Val2_17_2_fu_4320_p2.
DSP Report: operator p_Val2_17_2_fu_4320_p2 is absorbed into DSP p_Val2_17_2_fu_4320_p2.
DSP Report: Generating DSP p_Val2_17_3_fu_4355_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_3_fu_4355_p2 is absorbed into DSP p_Val2_17_3_fu_4355_p2.
DSP Report: operator p_Val2_17_3_fu_4355_p2 is absorbed into DSP p_Val2_17_3_fu_4355_p2.
DSP Report: Generating DSP p_Val2_17_3_fu_4355_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_3_fu_4355_p2 is absorbed into DSP p_Val2_17_3_fu_4355_p2.
DSP Report: operator p_Val2_17_3_fu_4355_p2 is absorbed into DSP p_Val2_17_3_fu_4355_p2.
DSP Report: Generating DSP p_Val2_17_3_fu_4355_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_3_fu_4355_p2 is absorbed into DSP p_Val2_17_3_fu_4355_p2.
DSP Report: operator p_Val2_17_3_fu_4355_p2 is absorbed into DSP p_Val2_17_3_fu_4355_p2.
DSP Report: Generating DSP p_Val2_17_3_fu_4355_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_3_fu_4355_p2 is absorbed into DSP p_Val2_17_3_fu_4355_p2.
DSP Report: operator p_Val2_17_3_fu_4355_p2 is absorbed into DSP p_Val2_17_3_fu_4355_p2.
DSP Report: Generating DSP p_Val2_17_4_fu_4390_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_4_fu_4390_p2 is absorbed into DSP p_Val2_17_4_fu_4390_p2.
DSP Report: operator p_Val2_17_4_fu_4390_p2 is absorbed into DSP p_Val2_17_4_fu_4390_p2.
DSP Report: Generating DSP p_Val2_17_4_fu_4390_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_4_fu_4390_p2 is absorbed into DSP p_Val2_17_4_fu_4390_p2.
DSP Report: operator p_Val2_17_4_fu_4390_p2 is absorbed into DSP p_Val2_17_4_fu_4390_p2.
DSP Report: Generating DSP p_Val2_17_4_fu_4390_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_4_fu_4390_p2 is absorbed into DSP p_Val2_17_4_fu_4390_p2.
DSP Report: operator p_Val2_17_4_fu_4390_p2 is absorbed into DSP p_Val2_17_4_fu_4390_p2.
DSP Report: Generating DSP p_Val2_17_4_fu_4390_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_4_fu_4390_p2 is absorbed into DSP p_Val2_17_4_fu_4390_p2.
DSP Report: operator p_Val2_17_4_fu_4390_p2 is absorbed into DSP p_Val2_17_4_fu_4390_p2.
DSP Report: Generating DSP p_Val2_17_5_fu_4425_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_5_fu_4425_p2 is absorbed into DSP p_Val2_17_5_fu_4425_p2.
DSP Report: operator p_Val2_17_5_fu_4425_p2 is absorbed into DSP p_Val2_17_5_fu_4425_p2.
DSP Report: Generating DSP p_Val2_17_5_fu_4425_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_5_fu_4425_p2 is absorbed into DSP p_Val2_17_5_fu_4425_p2.
DSP Report: operator p_Val2_17_5_fu_4425_p2 is absorbed into DSP p_Val2_17_5_fu_4425_p2.
DSP Report: Generating DSP p_Val2_17_5_fu_4425_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_5_fu_4425_p2 is absorbed into DSP p_Val2_17_5_fu_4425_p2.
DSP Report: operator p_Val2_17_5_fu_4425_p2 is absorbed into DSP p_Val2_17_5_fu_4425_p2.
DSP Report: Generating DSP p_Val2_17_5_fu_4425_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_5_fu_4425_p2 is absorbed into DSP p_Val2_17_5_fu_4425_p2.
DSP Report: operator p_Val2_17_5_fu_4425_p2 is absorbed into DSP p_Val2_17_5_fu_4425_p2.
DSP Report: Generating DSP p_Val2_17_6_fu_4460_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_6_fu_4460_p2 is absorbed into DSP p_Val2_17_6_fu_4460_p2.
DSP Report: operator p_Val2_17_6_fu_4460_p2 is absorbed into DSP p_Val2_17_6_fu_4460_p2.
DSP Report: Generating DSP p_Val2_17_6_fu_4460_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_6_fu_4460_p2 is absorbed into DSP p_Val2_17_6_fu_4460_p2.
DSP Report: operator p_Val2_17_6_fu_4460_p2 is absorbed into DSP p_Val2_17_6_fu_4460_p2.
DSP Report: Generating DSP p_Val2_17_6_fu_4460_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_6_fu_4460_p2 is absorbed into DSP p_Val2_17_6_fu_4460_p2.
DSP Report: operator p_Val2_17_6_fu_4460_p2 is absorbed into DSP p_Val2_17_6_fu_4460_p2.
DSP Report: Generating DSP p_Val2_17_6_fu_4460_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_6_fu_4460_p2 is absorbed into DSP p_Val2_17_6_fu_4460_p2.
DSP Report: operator p_Val2_17_6_fu_4460_p2 is absorbed into DSP p_Val2_17_6_fu_4460_p2.
DSP Report: Generating DSP p_Val2_17_7_fu_4495_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_7_fu_4495_p2 is absorbed into DSP p_Val2_17_7_fu_4495_p2.
DSP Report: operator p_Val2_17_7_fu_4495_p2 is absorbed into DSP p_Val2_17_7_fu_4495_p2.
DSP Report: Generating DSP p_Val2_17_7_fu_4495_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_7_fu_4495_p2 is absorbed into DSP p_Val2_17_7_fu_4495_p2.
DSP Report: operator p_Val2_17_7_fu_4495_p2 is absorbed into DSP p_Val2_17_7_fu_4495_p2.
DSP Report: Generating DSP p_Val2_17_7_fu_4495_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_7_fu_4495_p2 is absorbed into DSP p_Val2_17_7_fu_4495_p2.
DSP Report: operator p_Val2_17_7_fu_4495_p2 is absorbed into DSP p_Val2_17_7_fu_4495_p2.
DSP Report: Generating DSP p_Val2_17_7_fu_4495_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_7_fu_4495_p2 is absorbed into DSP p_Val2_17_7_fu_4495_p2.
DSP Report: operator p_Val2_17_7_fu_4495_p2 is absorbed into DSP p_Val2_17_7_fu_4495_p2.
DSP Report: Generating DSP p_Val2_17_8_fu_4530_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_8_fu_4530_p2 is absorbed into DSP p_Val2_17_8_fu_4530_p2.
DSP Report: operator p_Val2_17_8_fu_4530_p2 is absorbed into DSP p_Val2_17_8_fu_4530_p2.
DSP Report: Generating DSP p_Val2_17_8_fu_4530_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_8_fu_4530_p2 is absorbed into DSP p_Val2_17_8_fu_4530_p2.
DSP Report: operator p_Val2_17_8_fu_4530_p2 is absorbed into DSP p_Val2_17_8_fu_4530_p2.
DSP Report: Generating DSP p_Val2_17_8_fu_4530_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_8_fu_4530_p2 is absorbed into DSP p_Val2_17_8_fu_4530_p2.
DSP Report: operator p_Val2_17_8_fu_4530_p2 is absorbed into DSP p_Val2_17_8_fu_4530_p2.
DSP Report: Generating DSP p_Val2_17_8_fu_4530_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_8_fu_4530_p2 is absorbed into DSP p_Val2_17_8_fu_4530_p2.
DSP Report: operator p_Val2_17_8_fu_4530_p2 is absorbed into DSP p_Val2_17_8_fu_4530_p2.
DSP Report: Generating DSP p_Val2_17_9_fu_4565_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_9_fu_4565_p2 is absorbed into DSP p_Val2_17_9_fu_4565_p2.
DSP Report: operator p_Val2_17_9_fu_4565_p2 is absorbed into DSP p_Val2_17_9_fu_4565_p2.
DSP Report: Generating DSP p_Val2_17_9_fu_4565_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_9_fu_4565_p2 is absorbed into DSP p_Val2_17_9_fu_4565_p2.
DSP Report: operator p_Val2_17_9_fu_4565_p2 is absorbed into DSP p_Val2_17_9_fu_4565_p2.
DSP Report: Generating DSP p_Val2_17_9_fu_4565_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_9_fu_4565_p2 is absorbed into DSP p_Val2_17_9_fu_4565_p2.
DSP Report: operator p_Val2_17_9_fu_4565_p2 is absorbed into DSP p_Val2_17_9_fu_4565_p2.
DSP Report: Generating DSP p_Val2_17_9_fu_4565_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_9_fu_4565_p2 is absorbed into DSP p_Val2_17_9_fu_4565_p2.
DSP Report: operator p_Val2_17_9_fu_4565_p2 is absorbed into DSP p_Val2_17_9_fu_4565_p2.
DSP Report: Generating DSP p_Val2_17_s_fu_4600_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_s_fu_4600_p2 is absorbed into DSP p_Val2_17_s_fu_4600_p2.
DSP Report: operator p_Val2_17_s_fu_4600_p2 is absorbed into DSP p_Val2_17_s_fu_4600_p2.
DSP Report: Generating DSP p_Val2_17_s_fu_4600_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_s_fu_4600_p2 is absorbed into DSP p_Val2_17_s_fu_4600_p2.
DSP Report: operator p_Val2_17_s_fu_4600_p2 is absorbed into DSP p_Val2_17_s_fu_4600_p2.
DSP Report: Generating DSP p_Val2_17_s_fu_4600_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_s_fu_4600_p2 is absorbed into DSP p_Val2_17_s_fu_4600_p2.
DSP Report: operator p_Val2_17_s_fu_4600_p2 is absorbed into DSP p_Val2_17_s_fu_4600_p2.
DSP Report: Generating DSP p_Val2_17_s_fu_4600_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_s_fu_4600_p2 is absorbed into DSP p_Val2_17_s_fu_4600_p2.
DSP Report: operator p_Val2_17_s_fu_4600_p2 is absorbed into DSP p_Val2_17_s_fu_4600_p2.
DSP Report: Generating DSP p_Val2_17_10_fu_4635_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_10_fu_4635_p2 is absorbed into DSP p_Val2_17_10_fu_4635_p2.
DSP Report: operator p_Val2_17_10_fu_4635_p2 is absorbed into DSP p_Val2_17_10_fu_4635_p2.
DSP Report: Generating DSP p_Val2_17_10_fu_4635_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_10_fu_4635_p2 is absorbed into DSP p_Val2_17_10_fu_4635_p2.
DSP Report: operator p_Val2_17_10_fu_4635_p2 is absorbed into DSP p_Val2_17_10_fu_4635_p2.
DSP Report: Generating DSP p_Val2_17_10_fu_4635_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_10_fu_4635_p2 is absorbed into DSP p_Val2_17_10_fu_4635_p2.
DSP Report: operator p_Val2_17_10_fu_4635_p2 is absorbed into DSP p_Val2_17_10_fu_4635_p2.
DSP Report: Generating DSP p_Val2_17_10_fu_4635_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_10_fu_4635_p2 is absorbed into DSP p_Val2_17_10_fu_4635_p2.
DSP Report: operator p_Val2_17_10_fu_4635_p2 is absorbed into DSP p_Val2_17_10_fu_4635_p2.
DSP Report: Generating DSP p_Val2_17_11_fu_4670_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_11_fu_4670_p2 is absorbed into DSP p_Val2_17_11_fu_4670_p2.
DSP Report: operator p_Val2_17_11_fu_4670_p2 is absorbed into DSP p_Val2_17_11_fu_4670_p2.
DSP Report: Generating DSP p_Val2_17_11_fu_4670_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_11_fu_4670_p2 is absorbed into DSP p_Val2_17_11_fu_4670_p2.
DSP Report: operator p_Val2_17_11_fu_4670_p2 is absorbed into DSP p_Val2_17_11_fu_4670_p2.
DSP Report: Generating DSP p_Val2_17_11_fu_4670_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_11_fu_4670_p2 is absorbed into DSP p_Val2_17_11_fu_4670_p2.
DSP Report: operator p_Val2_17_11_fu_4670_p2 is absorbed into DSP p_Val2_17_11_fu_4670_p2.
DSP Report: Generating DSP p_Val2_17_11_fu_4670_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_11_fu_4670_p2 is absorbed into DSP p_Val2_17_11_fu_4670_p2.
DSP Report: operator p_Val2_17_11_fu_4670_p2 is absorbed into DSP p_Val2_17_11_fu_4670_p2.
DSP Report: Generating DSP p_Val2_17_12_fu_4705_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_12_fu_4705_p2 is absorbed into DSP p_Val2_17_12_fu_4705_p2.
DSP Report: operator p_Val2_17_12_fu_4705_p2 is absorbed into DSP p_Val2_17_12_fu_4705_p2.
DSP Report: Generating DSP p_Val2_17_12_fu_4705_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_12_fu_4705_p2 is absorbed into DSP p_Val2_17_12_fu_4705_p2.
DSP Report: operator p_Val2_17_12_fu_4705_p2 is absorbed into DSP p_Val2_17_12_fu_4705_p2.
DSP Report: Generating DSP p_Val2_17_12_fu_4705_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_12_fu_4705_p2 is absorbed into DSP p_Val2_17_12_fu_4705_p2.
DSP Report: operator p_Val2_17_12_fu_4705_p2 is absorbed into DSP p_Val2_17_12_fu_4705_p2.
DSP Report: Generating DSP p_Val2_17_12_fu_4705_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_12_fu_4705_p2 is absorbed into DSP p_Val2_17_12_fu_4705_p2.
DSP Report: operator p_Val2_17_12_fu_4705_p2 is absorbed into DSP p_Val2_17_12_fu_4705_p2.
DSP Report: Generating DSP p_Val2_17_13_fu_4740_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_13_fu_4740_p2 is absorbed into DSP p_Val2_17_13_fu_4740_p2.
DSP Report: operator p_Val2_17_13_fu_4740_p2 is absorbed into DSP p_Val2_17_13_fu_4740_p2.
DSP Report: Generating DSP p_Val2_17_13_fu_4740_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_13_fu_4740_p2 is absorbed into DSP p_Val2_17_13_fu_4740_p2.
DSP Report: operator p_Val2_17_13_fu_4740_p2 is absorbed into DSP p_Val2_17_13_fu_4740_p2.
DSP Report: Generating DSP p_Val2_17_13_fu_4740_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_13_fu_4740_p2 is absorbed into DSP p_Val2_17_13_fu_4740_p2.
DSP Report: operator p_Val2_17_13_fu_4740_p2 is absorbed into DSP p_Val2_17_13_fu_4740_p2.
DSP Report: Generating DSP p_Val2_17_13_fu_4740_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_13_fu_4740_p2 is absorbed into DSP p_Val2_17_13_fu_4740_p2.
DSP Report: operator p_Val2_17_13_fu_4740_p2 is absorbed into DSP p_Val2_17_13_fu_4740_p2.
DSP Report: Generating DSP p_Val2_17_14_fu_4775_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_14_fu_4775_p2 is absorbed into DSP p_Val2_17_14_fu_4775_p2.
DSP Report: operator p_Val2_17_14_fu_4775_p2 is absorbed into DSP p_Val2_17_14_fu_4775_p2.
DSP Report: Generating DSP p_Val2_17_14_fu_4775_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_14_fu_4775_p2 is absorbed into DSP p_Val2_17_14_fu_4775_p2.
DSP Report: operator p_Val2_17_14_fu_4775_p2 is absorbed into DSP p_Val2_17_14_fu_4775_p2.
DSP Report: Generating DSP p_Val2_17_14_fu_4775_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_14_fu_4775_p2 is absorbed into DSP p_Val2_17_14_fu_4775_p2.
DSP Report: operator p_Val2_17_14_fu_4775_p2 is absorbed into DSP p_Val2_17_14_fu_4775_p2.
DSP Report: Generating DSP p_Val2_17_14_fu_4775_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_14_fu_4775_p2 is absorbed into DSP p_Val2_17_14_fu_4775_p2.
DSP Report: operator p_Val2_17_14_fu_4775_p2 is absorbed into DSP p_Val2_17_14_fu_4775_p2.
DSP Report: Generating DSP p_Val2_17_15_fu_4810_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_15_fu_4810_p2 is absorbed into DSP p_Val2_17_15_fu_4810_p2.
DSP Report: operator p_Val2_17_15_fu_4810_p2 is absorbed into DSP p_Val2_17_15_fu_4810_p2.
DSP Report: Generating DSP p_Val2_17_15_fu_4810_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_15_fu_4810_p2 is absorbed into DSP p_Val2_17_15_fu_4810_p2.
DSP Report: operator p_Val2_17_15_fu_4810_p2 is absorbed into DSP p_Val2_17_15_fu_4810_p2.
DSP Report: Generating DSP p_Val2_17_15_fu_4810_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_15_fu_4810_p2 is absorbed into DSP p_Val2_17_15_fu_4810_p2.
DSP Report: operator p_Val2_17_15_fu_4810_p2 is absorbed into DSP p_Val2_17_15_fu_4810_p2.
DSP Report: Generating DSP p_Val2_17_15_fu_4810_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_15_fu_4810_p2 is absorbed into DSP p_Val2_17_15_fu_4810_p2.
DSP Report: operator p_Val2_17_15_fu_4810_p2 is absorbed into DSP p_Val2_17_15_fu_4810_p2.
DSP Report: Generating DSP p_Val2_17_16_fu_4845_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_16_fu_4845_p2 is absorbed into DSP p_Val2_17_16_fu_4845_p2.
DSP Report: operator p_Val2_17_16_fu_4845_p2 is absorbed into DSP p_Val2_17_16_fu_4845_p2.
DSP Report: Generating DSP p_Val2_17_16_fu_4845_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_16_fu_4845_p2 is absorbed into DSP p_Val2_17_16_fu_4845_p2.
DSP Report: operator p_Val2_17_16_fu_4845_p2 is absorbed into DSP p_Val2_17_16_fu_4845_p2.
DSP Report: Generating DSP p_Val2_17_16_fu_4845_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_16_fu_4845_p2 is absorbed into DSP p_Val2_17_16_fu_4845_p2.
DSP Report: operator p_Val2_17_16_fu_4845_p2 is absorbed into DSP p_Val2_17_16_fu_4845_p2.
DSP Report: Generating DSP p_Val2_17_16_fu_4845_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_16_fu_4845_p2 is absorbed into DSP p_Val2_17_16_fu_4845_p2.
DSP Report: operator p_Val2_17_16_fu_4845_p2 is absorbed into DSP p_Val2_17_16_fu_4845_p2.
DSP Report: Generating DSP p_Val2_17_17_fu_4880_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_17_fu_4880_p2 is absorbed into DSP p_Val2_17_17_fu_4880_p2.
DSP Report: operator p_Val2_17_17_fu_4880_p2 is absorbed into DSP p_Val2_17_17_fu_4880_p2.
DSP Report: Generating DSP p_Val2_17_17_fu_4880_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_17_fu_4880_p2 is absorbed into DSP p_Val2_17_17_fu_4880_p2.
DSP Report: operator p_Val2_17_17_fu_4880_p2 is absorbed into DSP p_Val2_17_17_fu_4880_p2.
DSP Report: Generating DSP p_Val2_17_17_fu_4880_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_17_fu_4880_p2 is absorbed into DSP p_Val2_17_17_fu_4880_p2.
DSP Report: operator p_Val2_17_17_fu_4880_p2 is absorbed into DSP p_Val2_17_17_fu_4880_p2.
DSP Report: Generating DSP p_Val2_17_17_fu_4880_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_17_fu_4880_p2 is absorbed into DSP p_Val2_17_17_fu_4880_p2.
DSP Report: operator p_Val2_17_17_fu_4880_p2 is absorbed into DSP p_Val2_17_17_fu_4880_p2.
DSP Report: Generating DSP p_Val2_17_18_fu_4915_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_18_fu_4915_p2 is absorbed into DSP p_Val2_17_18_fu_4915_p2.
DSP Report: operator p_Val2_17_18_fu_4915_p2 is absorbed into DSP p_Val2_17_18_fu_4915_p2.
DSP Report: Generating DSP p_Val2_17_18_fu_4915_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_18_fu_4915_p2 is absorbed into DSP p_Val2_17_18_fu_4915_p2.
DSP Report: operator p_Val2_17_18_fu_4915_p2 is absorbed into DSP p_Val2_17_18_fu_4915_p2.
DSP Report: Generating DSP p_Val2_17_18_fu_4915_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_18_fu_4915_p2 is absorbed into DSP p_Val2_17_18_fu_4915_p2.
DSP Report: operator p_Val2_17_18_fu_4915_p2 is absorbed into DSP p_Val2_17_18_fu_4915_p2.
DSP Report: Generating DSP p_Val2_17_18_fu_4915_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_18_fu_4915_p2 is absorbed into DSP p_Val2_17_18_fu_4915_p2.
DSP Report: operator p_Val2_17_18_fu_4915_p2 is absorbed into DSP p_Val2_17_18_fu_4915_p2.
DSP Report: Generating DSP p_Val2_17_19_fu_4950_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_19_fu_4950_p2 is absorbed into DSP p_Val2_17_19_fu_4950_p2.
DSP Report: operator p_Val2_17_19_fu_4950_p2 is absorbed into DSP p_Val2_17_19_fu_4950_p2.
DSP Report: Generating DSP p_Val2_17_19_fu_4950_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_19_fu_4950_p2 is absorbed into DSP p_Val2_17_19_fu_4950_p2.
DSP Report: operator p_Val2_17_19_fu_4950_p2 is absorbed into DSP p_Val2_17_19_fu_4950_p2.
DSP Report: Generating DSP p_Val2_17_19_fu_4950_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_19_fu_4950_p2 is absorbed into DSP p_Val2_17_19_fu_4950_p2.
DSP Report: operator p_Val2_17_19_fu_4950_p2 is absorbed into DSP p_Val2_17_19_fu_4950_p2.
DSP Report: Generating DSP p_Val2_17_19_fu_4950_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_19_fu_4950_p2 is absorbed into DSP p_Val2_17_19_fu_4950_p2.
DSP Report: operator p_Val2_17_19_fu_4950_p2 is absorbed into DSP p_Val2_17_19_fu_4950_p2.
DSP Report: Generating DSP p_Val2_17_20_fu_4985_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_20_fu_4985_p2 is absorbed into DSP p_Val2_17_20_fu_4985_p2.
DSP Report: operator p_Val2_17_20_fu_4985_p2 is absorbed into DSP p_Val2_17_20_fu_4985_p2.
DSP Report: Generating DSP p_Val2_17_20_fu_4985_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_20_fu_4985_p2 is absorbed into DSP p_Val2_17_20_fu_4985_p2.
DSP Report: operator p_Val2_17_20_fu_4985_p2 is absorbed into DSP p_Val2_17_20_fu_4985_p2.
DSP Report: Generating DSP p_Val2_17_20_fu_4985_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_20_fu_4985_p2 is absorbed into DSP p_Val2_17_20_fu_4985_p2.
DSP Report: operator p_Val2_17_20_fu_4985_p2 is absorbed into DSP p_Val2_17_20_fu_4985_p2.
DSP Report: Generating DSP p_Val2_17_20_fu_4985_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_20_fu_4985_p2 is absorbed into DSP p_Val2_17_20_fu_4985_p2.
DSP Report: operator p_Val2_17_20_fu_4985_p2 is absorbed into DSP p_Val2_17_20_fu_4985_p2.
DSP Report: Generating DSP p_Val2_17_21_fu_5020_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_21_fu_5020_p2 is absorbed into DSP p_Val2_17_21_fu_5020_p2.
DSP Report: operator p_Val2_17_21_fu_5020_p2 is absorbed into DSP p_Val2_17_21_fu_5020_p2.
DSP Report: Generating DSP p_Val2_17_21_fu_5020_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_21_fu_5020_p2 is absorbed into DSP p_Val2_17_21_fu_5020_p2.
DSP Report: operator p_Val2_17_21_fu_5020_p2 is absorbed into DSP p_Val2_17_21_fu_5020_p2.
DSP Report: Generating DSP p_Val2_17_21_fu_5020_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_21_fu_5020_p2 is absorbed into DSP p_Val2_17_21_fu_5020_p2.
DSP Report: operator p_Val2_17_21_fu_5020_p2 is absorbed into DSP p_Val2_17_21_fu_5020_p2.
DSP Report: Generating DSP p_Val2_17_21_fu_5020_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_21_fu_5020_p2 is absorbed into DSP p_Val2_17_21_fu_5020_p2.
DSP Report: operator p_Val2_17_21_fu_5020_p2 is absorbed into DSP p_Val2_17_21_fu_5020_p2.
DSP Report: Generating DSP p_Val2_17_22_fu_5055_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_22_fu_5055_p2 is absorbed into DSP p_Val2_17_22_fu_5055_p2.
DSP Report: operator p_Val2_17_22_fu_5055_p2 is absorbed into DSP p_Val2_17_22_fu_5055_p2.
DSP Report: Generating DSP p_Val2_17_22_fu_5055_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_22_fu_5055_p2 is absorbed into DSP p_Val2_17_22_fu_5055_p2.
DSP Report: operator p_Val2_17_22_fu_5055_p2 is absorbed into DSP p_Val2_17_22_fu_5055_p2.
DSP Report: Generating DSP p_Val2_17_22_fu_5055_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_22_fu_5055_p2 is absorbed into DSP p_Val2_17_22_fu_5055_p2.
DSP Report: operator p_Val2_17_22_fu_5055_p2 is absorbed into DSP p_Val2_17_22_fu_5055_p2.
DSP Report: Generating DSP p_Val2_17_22_fu_5055_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_22_fu_5055_p2 is absorbed into DSP p_Val2_17_22_fu_5055_p2.
DSP Report: operator p_Val2_17_22_fu_5055_p2 is absorbed into DSP p_Val2_17_22_fu_5055_p2.
DSP Report: Generating DSP p_Val2_17_23_fu_5090_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_23_fu_5090_p2 is absorbed into DSP p_Val2_17_23_fu_5090_p2.
DSP Report: operator p_Val2_17_23_fu_5090_p2 is absorbed into DSP p_Val2_17_23_fu_5090_p2.
DSP Report: Generating DSP p_Val2_17_23_fu_5090_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_23_fu_5090_p2 is absorbed into DSP p_Val2_17_23_fu_5090_p2.
DSP Report: operator p_Val2_17_23_fu_5090_p2 is absorbed into DSP p_Val2_17_23_fu_5090_p2.
DSP Report: Generating DSP p_Val2_17_23_fu_5090_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_23_fu_5090_p2 is absorbed into DSP p_Val2_17_23_fu_5090_p2.
DSP Report: operator p_Val2_17_23_fu_5090_p2 is absorbed into DSP p_Val2_17_23_fu_5090_p2.
DSP Report: Generating DSP p_Val2_17_23_fu_5090_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_23_fu_5090_p2 is absorbed into DSP p_Val2_17_23_fu_5090_p2.
DSP Report: operator p_Val2_17_23_fu_5090_p2 is absorbed into DSP p_Val2_17_23_fu_5090_p2.
DSP Report: Generating DSP p_Val2_17_24_fu_5125_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_24_fu_5125_p2 is absorbed into DSP p_Val2_17_24_fu_5125_p2.
DSP Report: operator p_Val2_17_24_fu_5125_p2 is absorbed into DSP p_Val2_17_24_fu_5125_p2.
DSP Report: Generating DSP p_Val2_17_24_fu_5125_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_24_fu_5125_p2 is absorbed into DSP p_Val2_17_24_fu_5125_p2.
DSP Report: operator p_Val2_17_24_fu_5125_p2 is absorbed into DSP p_Val2_17_24_fu_5125_p2.
DSP Report: Generating DSP p_Val2_17_24_fu_5125_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_24_fu_5125_p2 is absorbed into DSP p_Val2_17_24_fu_5125_p2.
DSP Report: operator p_Val2_17_24_fu_5125_p2 is absorbed into DSP p_Val2_17_24_fu_5125_p2.
DSP Report: Generating DSP p_Val2_17_24_fu_5125_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_24_fu_5125_p2 is absorbed into DSP p_Val2_17_24_fu_5125_p2.
DSP Report: operator p_Val2_17_24_fu_5125_p2 is absorbed into DSP p_Val2_17_24_fu_5125_p2.
DSP Report: Generating DSP p_Val2_17_25_fu_5160_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_25_fu_5160_p2 is absorbed into DSP p_Val2_17_25_fu_5160_p2.
DSP Report: operator p_Val2_17_25_fu_5160_p2 is absorbed into DSP p_Val2_17_25_fu_5160_p2.
DSP Report: Generating DSP p_Val2_17_25_fu_5160_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_25_fu_5160_p2 is absorbed into DSP p_Val2_17_25_fu_5160_p2.
DSP Report: operator p_Val2_17_25_fu_5160_p2 is absorbed into DSP p_Val2_17_25_fu_5160_p2.
DSP Report: Generating DSP p_Val2_17_25_fu_5160_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_25_fu_5160_p2 is absorbed into DSP p_Val2_17_25_fu_5160_p2.
DSP Report: operator p_Val2_17_25_fu_5160_p2 is absorbed into DSP p_Val2_17_25_fu_5160_p2.
DSP Report: Generating DSP p_Val2_17_25_fu_5160_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_25_fu_5160_p2 is absorbed into DSP p_Val2_17_25_fu_5160_p2.
DSP Report: operator p_Val2_17_25_fu_5160_p2 is absorbed into DSP p_Val2_17_25_fu_5160_p2.
DSP Report: Generating DSP p_Val2_17_26_fu_5195_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_26_fu_5195_p2 is absorbed into DSP p_Val2_17_26_fu_5195_p2.
DSP Report: operator p_Val2_17_26_fu_5195_p2 is absorbed into DSP p_Val2_17_26_fu_5195_p2.
DSP Report: Generating DSP p_Val2_17_26_fu_5195_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_26_fu_5195_p2 is absorbed into DSP p_Val2_17_26_fu_5195_p2.
DSP Report: operator p_Val2_17_26_fu_5195_p2 is absorbed into DSP p_Val2_17_26_fu_5195_p2.
DSP Report: Generating DSP p_Val2_17_26_fu_5195_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_26_fu_5195_p2 is absorbed into DSP p_Val2_17_26_fu_5195_p2.
DSP Report: operator p_Val2_17_26_fu_5195_p2 is absorbed into DSP p_Val2_17_26_fu_5195_p2.
DSP Report: Generating DSP p_Val2_17_26_fu_5195_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_26_fu_5195_p2 is absorbed into DSP p_Val2_17_26_fu_5195_p2.
DSP Report: operator p_Val2_17_26_fu_5195_p2 is absorbed into DSP p_Val2_17_26_fu_5195_p2.
DSP Report: Generating DSP p_Val2_17_27_fu_5230_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_27_fu_5230_p2 is absorbed into DSP p_Val2_17_27_fu_5230_p2.
DSP Report: operator p_Val2_17_27_fu_5230_p2 is absorbed into DSP p_Val2_17_27_fu_5230_p2.
DSP Report: Generating DSP p_Val2_17_27_fu_5230_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_27_fu_5230_p2 is absorbed into DSP p_Val2_17_27_fu_5230_p2.
DSP Report: operator p_Val2_17_27_fu_5230_p2 is absorbed into DSP p_Val2_17_27_fu_5230_p2.
DSP Report: Generating DSP p_Val2_17_27_fu_5230_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_27_fu_5230_p2 is absorbed into DSP p_Val2_17_27_fu_5230_p2.
DSP Report: operator p_Val2_17_27_fu_5230_p2 is absorbed into DSP p_Val2_17_27_fu_5230_p2.
DSP Report: Generating DSP p_Val2_17_27_fu_5230_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_27_fu_5230_p2 is absorbed into DSP p_Val2_17_27_fu_5230_p2.
DSP Report: operator p_Val2_17_27_fu_5230_p2 is absorbed into DSP p_Val2_17_27_fu_5230_p2.
DSP Report: Generating DSP p_Val2_17_28_fu_5265_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_28_fu_5265_p2 is absorbed into DSP p_Val2_17_28_fu_5265_p2.
DSP Report: operator p_Val2_17_28_fu_5265_p2 is absorbed into DSP p_Val2_17_28_fu_5265_p2.
DSP Report: Generating DSP p_Val2_17_28_fu_5265_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_28_fu_5265_p2 is absorbed into DSP p_Val2_17_28_fu_5265_p2.
DSP Report: operator p_Val2_17_28_fu_5265_p2 is absorbed into DSP p_Val2_17_28_fu_5265_p2.
DSP Report: Generating DSP p_Val2_17_28_fu_5265_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_28_fu_5265_p2 is absorbed into DSP p_Val2_17_28_fu_5265_p2.
DSP Report: operator p_Val2_17_28_fu_5265_p2 is absorbed into DSP p_Val2_17_28_fu_5265_p2.
DSP Report: Generating DSP p_Val2_17_28_fu_5265_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_28_fu_5265_p2 is absorbed into DSP p_Val2_17_28_fu_5265_p2.
DSP Report: operator p_Val2_17_28_fu_5265_p2 is absorbed into DSP p_Val2_17_28_fu_5265_p2.
DSP Report: Generating DSP p_Val2_17_29_fu_5300_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_29_fu_5300_p2 is absorbed into DSP p_Val2_17_29_fu_5300_p2.
DSP Report: operator p_Val2_17_29_fu_5300_p2 is absorbed into DSP p_Val2_17_29_fu_5300_p2.
DSP Report: Generating DSP p_Val2_17_29_fu_5300_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_29_fu_5300_p2 is absorbed into DSP p_Val2_17_29_fu_5300_p2.
DSP Report: operator p_Val2_17_29_fu_5300_p2 is absorbed into DSP p_Val2_17_29_fu_5300_p2.
DSP Report: Generating DSP p_Val2_17_29_fu_5300_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_29_fu_5300_p2 is absorbed into DSP p_Val2_17_29_fu_5300_p2.
DSP Report: operator p_Val2_17_29_fu_5300_p2 is absorbed into DSP p_Val2_17_29_fu_5300_p2.
DSP Report: Generating DSP p_Val2_17_29_fu_5300_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_29_fu_5300_p2 is absorbed into DSP p_Val2_17_29_fu_5300_p2.
DSP Report: operator p_Val2_17_29_fu_5300_p2 is absorbed into DSP p_Val2_17_29_fu_5300_p2.
DSP Report: Generating DSP p_Val2_17_30_fu_5335_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_30_fu_5335_p2 is absorbed into DSP p_Val2_17_30_fu_5335_p2.
DSP Report: operator p_Val2_17_30_fu_5335_p2 is absorbed into DSP p_Val2_17_30_fu_5335_p2.
DSP Report: Generating DSP p_Val2_17_30_fu_5335_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_30_fu_5335_p2 is absorbed into DSP p_Val2_17_30_fu_5335_p2.
DSP Report: operator p_Val2_17_30_fu_5335_p2 is absorbed into DSP p_Val2_17_30_fu_5335_p2.
DSP Report: Generating DSP p_Val2_17_30_fu_5335_p2, operation Mode is: A*(B:0x0).
DSP Report: operator p_Val2_17_30_fu_5335_p2 is absorbed into DSP p_Val2_17_30_fu_5335_p2.
DSP Report: operator p_Val2_17_30_fu_5335_p2 is absorbed into DSP p_Val2_17_30_fu_5335_p2.
DSP Report: Generating DSP p_Val2_17_30_fu_5335_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_17_30_fu_5335_p2 is absorbed into DSP p_Val2_17_30_fu_5335_p2.
DSP Report: operator p_Val2_17_30_fu_5335_p2 is absorbed into DSP p_Val2_17_30_fu_5335_p2.
INFO: [Synth 8-4471] merging register 'dataflow_in_loop_TRA_1_U0/dataflow_in_loop_TRA_1_1_U0/ap_CS_fsm_reg[0:0]' into 'dataflow_in_loop_TRA_1_U0/dataflow_in_loop_TRA_2_U0/ap_CS_fsm_reg[0:0]' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_1_1.v:72]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/dataflow_in_loop_TRA_1_1_U0/ap_CS_fsm_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_TRA_1_1.v:72]
INFO: [Synth 8-5544] ROM "dataflow_in_loop_TRA_1_U0/aesl_mux_load_4_1125_U0/sel_tmp2_fu_132_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataflow_in_loop_TRA_1_U0/aesl_mux_load_4_1125_U0/sel_tmp4_fu_137_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataflow_in_loop_TRA_1_U0/aesl_mux_load_4_1125_U0/sel_tmp_fu_127_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dataflow_in_loop_TRA_1_U0/READ_TRAINING_DATA_p_U0/tmp_18_i_i_i_fu_567_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ap_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1098_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_1152_p2" won't be mapped to RAM because it is too sparse
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_s_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_s_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_1_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_1_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_10_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_10_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_11_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_11_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_12_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_12_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_13_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_13_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_15_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_15_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_16_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_16_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_17_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_17_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_18_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_18_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_19_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_19_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_2_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_2_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_20_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_20_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_21_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_21_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_22_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_22_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_23_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_23_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_24_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_24_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_25_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_25_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_26_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_26_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_27_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_27_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_28_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_28_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_29_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_29_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_3_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_3_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_30_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_30_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_4_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/q0_reg was removed.  [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/174a/hdl/verilog/a0_dataflow_in_loop_IfE_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element dataflow_in_loop_TRA_1_U0/training_instance_V_4_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[0]' (FD) to 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[1]' (FD) to 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[2]' (FD) to 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[3]' (FD) to 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[4]' (FD) to 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[5]' (FD) to 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[6]' (FD) to 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[7]' (FD) to 'inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/OP1_V_1_cast_reg_5932_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dataflow_parent_loop_1_fu_913/\dataflow_in_loop_TRA_1_U0/compute_U0 /\OP1_V_1_cast_reg_5932_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_read/rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[76]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_write/rs_wreq/data_p2_reg[73] )
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[70]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[68]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[67]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]' (FDE) to 'inst/SgdLR_theta_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_theta_m_axi_U/\bus_write/rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[83]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[82]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[81]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[80]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[79]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[78]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[77]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[76]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[75]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[74]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[73]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[71]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[70]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[69]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[68]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]' (FDE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/SgdLR_label_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_label_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_label_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SgdLR_label_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/SgdLR_theta_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'inst/SgdLR_theta_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'inst/SgdLR_theta_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/SgdLR_theta_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'inst/SgdLR_theta_m_axi_U/bus_write/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'inst/SgdLR_theta_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/SgdLR_label_r_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/SgdLR_label_r_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[64]' (FDRE) to 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]' (FDRE) to 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]' (FDRE) to 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]' (FDRE) to 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]' (FDRE) to 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]' (FDRE) to 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]' (FDRE) to 'inst/SgdLR_theta_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[32]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[33]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[34]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[35]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[0]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[1]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[2]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[3]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[4]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[5]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[6]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[7]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[8]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[9]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[10]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[11]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[12]' (FD) to 'inst/SgdLR_label_r_m_axi_U/bus_writei_5_2/bus_write/buff_wdata/q_buf_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[31]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/full_n_reg) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/data_vld_reg) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/empty_n_reg) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/s_ready_t_reg) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[95]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[94]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[93]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[92]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[91]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[90]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[89]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[88]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[87]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[86]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[85]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[84]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[83]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[82]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[81]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[80]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[79]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[78]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[77]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[76]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[75]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[74]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[73]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[72]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[71]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[70]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[69]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[68]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[67]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[66]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[65]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[64]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[61]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[60]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[59]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[58]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[57]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[56]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[55]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[54]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[53]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[52]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[51]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[50]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[49]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[48]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[47]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[46]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[45]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[44]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[43]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[42]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[41]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[40]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[39]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[38]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[37]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[36]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[35]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[34]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[28]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[27]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[26]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[25]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[24]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[23]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[22]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[21]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[20]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[19]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[18]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[17]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[16]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[15]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[14]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[13]) is unused and will be removed from module a0_SgdLR_label_r_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:35 . Memory (MB): peak = 2521.949 ; gain = 701.730 ; free physical = 56080 ; free virtual = 58399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+---------------------------------------+---------------+----------------+
|Module Name          | RTL Object                            | Depth x Width | Implemented As | 
+---------------------+---------------------------------------+---------------+----------------+
|a0_compute_lut_V_rom | q0_reg                                | 2048x10       | Block RAM      | 
|a0_compute           | lut_V_U/a0_compute_lut_V_rom_U/q0_reg | 2048x10       | Block RAM      | 
+---------------------+---------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|a0_SgdLR_label_localbfk_ram:                   | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_SgdLR_label_localbfk_ram:                   | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_SgdLR_label_localbfk_ram:                   | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_SgdLR_label_localbfk_ram:                   | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_label_r_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_m_axi_buffer:                   | mem_reg    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+--------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_SgdLR_mul_mul_28sHfu_DSP48_0 | (C or 0)+A*B   | 27     | 16     | 15     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a0_compute                      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_5_0/label_local_V_0_U/a0_SgdLR_label_localbfk_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_1/label_local_V_1_U/a0_SgdLR_label_localbfk_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_2/label_local_V_2_U/a0_SgdLR_label_localbfk_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_5/label_local_V_3_U/a0_SgdLR_label_localbfk_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_6/theta_local_V_0_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_7/theta_local_V_1_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_9/theta_local_V_2_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_10/theta_local_V_3_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_11/theta_local_V_4_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_12/theta_local_V_5_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_14/theta_local_V_6_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_15/theta_local_V_7_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_16/theta_local_V_8_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_17/theta_local_V_9_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_18/theta_local_V_10_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_19/theta_local_V_11_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_20/theta_local_V_12_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_23/theta_local_V_13_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_24/theta_local_V_14_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_25/theta_local_V_15_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_26/theta_local_V_16_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_27/theta_local_V_17_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_28/theta_local_V_18_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_29/theta_local_V_19_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_30/theta_local_V_20_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_31/theta_local_V_21_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_32/theta_local_V_22_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_33/theta_local_V_23_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_34/theta_local_V_24_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_35/theta_local_V_25_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_36/theta_local_V_26_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_37/theta_local_V_27_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_38/theta_local_V_28_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_39/theta_local_V_29_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_40/theta_local_V_30_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_41/theta_local_V_31_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SgdLR_label_r_m_axi_U/bus_readi_5_60/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/SgdLR_theta_m_axi_U/i_5_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_0/gradient_0_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_0/gradient_0_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_2/gradient_1_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_2/gradient_1_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_3/gradient_2_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_3/gradient_2_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_4/gradient_3_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_4/gradient_3_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_7/gradient_4_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_7/gradient_4_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_10/gradient_5_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_10/gradient_5_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_11/gradient_6_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_11/gradient_6_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_12/gradient_7_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_12/gradient_7_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_13/gradient_8_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_13/gradient_8_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_14/gradient_9_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_14/gradient_9_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_15/gradient_10_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_15/gradient_10_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_16/gradient_11_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_16/gradient_11_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_17/gradient_12_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_17/gradient_12_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_18/gradient_13_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_18/gradient_13_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_19/gradient_14_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_19/gradient_14_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_20/gradient_15_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_20/gradient_15_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_21/gradient_16_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_21/gradient_16_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_22/gradient_17_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_22/gradient_17_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_23/gradient_18_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_23/gradient_18_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_25/gradient_19_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_25/gradient_19_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_26/gradient_20_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_26/gradient_20_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_27/gradient_21_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_27/gradient_21_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_28/gradient_22_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_28/gradient_22_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_29/gradient_23_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_29/gradient_23_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_30/gradient_24_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_30/gradient_24_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_31/gradient_25_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_31/gradient_25_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_33/gradient_26_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_33/gradient_26_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_34/gradient_27_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_34/gradient_27_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_35/gradient_28_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_35/gradient_28_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_36/gradient_29_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_36/gradient_29_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_37/gradient_30_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/i_5_37/gradient_30_V_U/a0_compute_gradient_bkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:03:09 . Memory (MB): peak = 2811.613 ; gain = 991.395 ; free physical = 55469 ; free virtual = 57814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:03:19 . Memory (MB): peak = 2917.035 ; gain = 1096.816 ; free physical = 55203 ; free virtual = 57547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|a0_SgdLR_label_localbfk_ram:                   | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_SgdLR_label_localbfk_ram:                   | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_SgdLR_label_localbfk_ram:                   | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_SgdLR_label_localbfk_ram:                   | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_localbjl_ram:                   | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_label_r_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|a0_SgdLR_theta_m_axi_buffer:                   | mem_reg    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_compute_gradient_bkb_ram:                   | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
|a0_dataflow_in_loop_IfE_memcore_ram:           | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      |                 | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:03:28 . Memory (MB): peak = 2953.949 ; gain = 1133.730 ; free physical = 55167 ; free virtual = 57515
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/training_label_V_rea_reg_5558_reg[7] is being inverted and renamed to grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/training_label_V_rea_reg_5558_reg[7]_inv.
INFO: [Synth 8-5365] Flop grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/training_label_V_rea_reg_5558_reg[6] is being inverted and renamed to grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/training_label_V_rea_reg_5558_reg[6]_inv.
INFO: [Synth 8-5365] Flop grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/training_label_V_rea_reg_5558_reg[5] is being inverted and renamed to grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/training_label_V_rea_reg_5558_reg[5]_inv.
INFO: [Synth 8-5365] Flop grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/training_label_V_rea_reg_5558_reg[4] is being inverted and renamed to grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/training_label_V_rea_reg_5558_reg[4]_inv.
INFO: [Synth 8-5365] Flop grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/training_label_V_rea_reg_5558_reg[3] is being inverted and renamed to grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/training_label_V_rea_reg_5558_reg[3]_inv.
INFO: [Synth 8-5365] Flop grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/training_label_V_rea_reg_5558_reg[2] is being inverted and renamed to grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/training_label_V_rea_reg_5558_reg[2]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:07 ; elapsed = 00:03:30 . Memory (MB): peak = 2953.953 ; gain = 1133.734 ; free physical = 56753 ; free virtual = 59096
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:03:30 . Memory (MB): peak = 2953.953 ; gain = 1133.734 ; free physical = 56751 ; free virtual = 59095
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:10 ; elapsed = 00:03:32 . Memory (MB): peak = 2953.953 ; gain = 1133.734 ; free physical = 56725 ; free virtual = 59069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:10 ; elapsed = 00:03:33 . Memory (MB): peak = 2953.953 ; gain = 1133.734 ; free physical = 56724 ; free virtual = 59067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:03:33 . Memory (MB): peak = 2953.953 ; gain = 1133.734 ; free physical = 56722 ; free virtual = 59066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:03:33 . Memory (MB): peak = 2953.953 ; gain = 1133.734 ; free physical = 56721 ; free virtual = 59064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   445|
|2     |DSP_ALU         |   224|
|3     |DSP_A_B_DATA    |   192|
|4     |DSP_A_B_DATA_1  |    32|
|5     |DSP_C_DATA      |   192|
|6     |DSP_C_DATA_1    |    32|
|7     |DSP_MULTIPLIER  |   224|
|8     |DSP_M_DATA      |   224|
|9     |DSP_OUTPUT      |   224|
|10    |DSP_PREADD      |   224|
|11    |DSP_PREADD_DATA |   224|
|12    |LUT1            |    70|
|13    |LUT2            |  2323|
|14    |LUT3            |   973|
|15    |LUT4            |   731|
|16    |LUT5            |   382|
|17    |LUT6            |   878|
|18    |RAMB18E2        |     4|
|19    |RAMB18E2_1      |    33|
|20    |RAMB18E2_2      |    32|
|21    |RAMB18E2_3      |    32|
|22    |RAMB36E2        |     1|
|23    |RAMB36E2_1      |     1|
|24    |SRL16E          |   135|
|25    |FDRE            |  2530|
|26    |FDSE            |    47|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                          |Module                                           |Cells |
+------+--------------------------------------------------+-------------------------------------------------+------+
|1     |top                                               |                                                 | 10409|
|2     |  inst                                            |a0_SgdLR                                         | 10409|
|3     |    SgdLR_label_r_m_axi_U                         |a0_SgdLR_label_r_m_axi                           |  1431|
|4     |      bus_read                                    |a0_SgdLR_label_r_m_axi_read                      |  1428|
|5     |        buff_rdata                                |a0_SgdLR_label_r_m_axi_buffer__parameterized0    |   172|
|6     |        fifo_rctl                                 |a0_SgdLR_label_r_m_axi_fifo__parameterized1      |   100|
|7     |        fifo_rreq                                 |a0_SgdLR_label_r_m_axi_fifo__parameterized0      |   176|
|8     |        rs_rdata                                  |a0_SgdLR_label_r_m_axi_reg_slice__parameterized0 |   121|
|9     |        rs_rreq                                   |a0_SgdLR_label_r_m_axi_reg_slice_227             |   203|
|10    |      bus_write                                   |a0_SgdLR_label_r_m_axi_write                     |     3|
|11    |        rs_wreq                                   |a0_SgdLR_label_r_m_axi_reg_slice                 |     3|
|12    |    SgdLR_theta_m_axi_U                           |a0_SgdLR_theta_m_axi                             |  1579|
|13    |      bus_read                                    |a0_SgdLR_theta_m_axi_read                        |    44|
|14    |        buff_rdata                                |a0_SgdLR_theta_m_axi_buffer__parameterized0      |    30|
|15    |        fifo_rreq                                 |a0_SgdLR_theta_m_axi_fifo__parameterized0_225    |     2|
|16    |        rs_rdata                                  |a0_SgdLR_theta_m_axi_reg_slice__parameterized0   |     6|
|17    |        rs_rreq                                   |a0_SgdLR_theta_m_axi_reg_slice_226               |     4|
|18    |      bus_write                                   |a0_SgdLR_theta_m_axi_write                       |  1516|
|19    |        buff_wdata                                |a0_SgdLR_theta_m_axi_buffer                      |   304|
|20    |        \bus_equal_gen.fifo_burst                 |a0_SgdLR_theta_m_axi_fifo                        |    99|
|21    |        fifo_resp                                 |a0_SgdLR_theta_m_axi_fifo__parameterized1        |    27|
|22    |        fifo_resp_to_user                         |a0_SgdLR_theta_m_axi_fifo__parameterized2        |    19|
|23    |        fifo_wreq                                 |a0_SgdLR_theta_m_axi_fifo__parameterized0        |   163|
|24    |        rs_wreq                                   |a0_SgdLR_theta_m_axi_reg_slice                   |   200|
|25    |      wreq_throttl                                |a0_SgdLR_theta_m_axi_throttl                     |    19|
|26    |    grp_dataflow_parent_loop_1_fu_913             |a0_dataflow_parent_loop_1                        |  5427|
|27    |      dataflow_in_loop_TRA_1_U0                   |a0_dataflow_in_loop_TRA_1                        |  5371|
|28    |        READ_TRAINING_DATA_p_U0                   |a0_READ_TRAINING_DATA_p                          |   240|
|29    |        aesl_mux_load_4_1125_U0                   |a0_aesl_mux_load_4_1125                          |    20|
|30    |        compute_U0                                |a0_compute                                       |  4528|
|31    |          p_Val2_2_1_fu_2604_p2                   |p_Val2_2_1_fu_2604_p2_funnel                     |     8|
|32    |          p_Val2_2_1_fu_2604_p2__0                |p_Val2_2_1_fu_2604_p2_funnel__1                  |     8|
|33    |          p_Val2_2_3_fu_2652_p2                   |p_Val2_2_1_fu_2604_p2_funnel__2                  |     8|
|34    |          p_Val2_2_3_fu_2652_p2__0                |p_Val2_2_1_fu_2604_p2_funnel__3                  |     8|
|35    |          p_Val2_2_fu_2580_p2                     |p_Val2_2_1_fu_2604_p2_funnel__4                  |     8|
|36    |          p_Val2_2_fu_2580_p2__0                  |p_Val2_2_1_fu_2604_p2_funnel__5                  |     8|
|37    |          p_Val2_2_2_fu_2628_p2                   |p_Val2_2_1_fu_2604_p2_funnel__6                  |     8|
|38    |          p_Val2_2_2_fu_2628_p2__0                |p_Val2_2_1_fu_2604_p2_funnel__7                  |     8|
|39    |          p_Val2_2_5_fu_2700_p2                   |p_Val2_2_1_fu_2604_p2_funnel__8                  |     8|
|40    |          p_Val2_2_5_fu_2700_p2__0                |p_Val2_2_1_fu_2604_p2_funnel__9                  |     8|
|41    |          p_Val2_2_7_fu_2748_p2                   |p_Val2_2_1_fu_2604_p2_funnel__10                 |     8|
|42    |          p_Val2_2_7_fu_2748_p2__0                |p_Val2_2_1_fu_2604_p2_funnel__11                 |     8|
|43    |          p_Val2_2_4_fu_2676_p2                   |p_Val2_2_1_fu_2604_p2_funnel__12                 |     8|
|44    |          p_Val2_2_4_fu_2676_p2__0                |p_Val2_2_1_fu_2604_p2_funnel__13                 |     8|
|45    |          p_Val2_2_6_fu_2724_p2                   |p_Val2_2_1_fu_2604_p2_funnel__14                 |     8|
|46    |          p_Val2_2_6_fu_2724_p2__0                |p_Val2_2_1_fu_2604_p2_funnel__15                 |     8|
|47    |          p_Val2_2_16_fu_2988_p2                  |p_Val2_2_1_fu_2604_p2_funnel__16                 |     8|
|48    |          p_Val2_2_16_fu_2988_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__17                 |     8|
|49    |          p_Val2_2_18_fu_3036_p2                  |p_Val2_2_1_fu_2604_p2_funnel__18                 |     8|
|50    |          p_Val2_2_18_fu_3036_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__19                 |     8|
|51    |          p_Val2_2_15_fu_2964_p2                  |p_Val2_2_1_fu_2604_p2_funnel__20                 |     8|
|52    |          p_Val2_2_15_fu_2964_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__21                 |     8|
|53    |          p_Val2_2_17_fu_3012_p2                  |p_Val2_2_1_fu_2604_p2_funnel__22                 |     8|
|54    |          p_Val2_2_17_fu_3012_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__23                 |     8|
|55    |          p_Val2_2_20_fu_3084_p2                  |p_Val2_2_1_fu_2604_p2_funnel__24                 |     8|
|56    |          p_Val2_2_20_fu_3084_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__25                 |     8|
|57    |          p_Val2_2_22_fu_3132_p2                  |p_Val2_2_1_fu_2604_p2_funnel__26                 |     8|
|58    |          p_Val2_2_22_fu_3132_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__27                 |     8|
|59    |          p_Val2_2_19_fu_3060_p2                  |p_Val2_2_1_fu_2604_p2_funnel__28                 |     8|
|60    |          p_Val2_2_19_fu_3060_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__29                 |     8|
|61    |          p_Val2_2_21_fu_3108_p2                  |p_Val2_2_1_fu_2604_p2_funnel__30                 |     8|
|62    |          p_Val2_2_21_fu_3108_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__31                 |     8|
|63    |          p_Val2_2_9_fu_2796_p2                   |p_Val2_2_1_fu_2604_p2_funnel__32                 |     8|
|64    |          p_Val2_2_9_fu_2796_p2__0                |p_Val2_2_1_fu_2604_p2_funnel__33                 |     8|
|65    |          p_Val2_2_10_fu_2844_p2                  |p_Val2_2_1_fu_2604_p2_funnel__34                 |     8|
|66    |          p_Val2_2_10_fu_2844_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__35                 |     8|
|67    |          p_Val2_2_8_fu_2772_p2                   |p_Val2_2_1_fu_2604_p2_funnel__36                 |     8|
|68    |          p_Val2_2_8_fu_2772_p2__0                |p_Val2_2_1_fu_2604_p2_funnel__37                 |     8|
|69    |          p_Val2_2_12_fu_2892_p2                  |p_Val2_2_1_fu_2604_p2_funnel__38                 |     8|
|70    |          p_Val2_2_12_fu_2892_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__39                 |     8|
|71    |          p_Val2_2_14_fu_2940_p2                  |p_Val2_2_1_fu_2604_p2_funnel__40                 |     8|
|72    |          p_Val2_2_14_fu_2940_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__41                 |     8|
|73    |          p_Val2_2_11_fu_2868_p2                  |p_Val2_2_1_fu_2604_p2_funnel__42                 |     8|
|74    |          p_Val2_2_11_fu_2868_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__43                 |     8|
|75    |          p_Val2_2_s_fu_2820_p2                   |p_Val2_2_1_fu_2604_p2_funnel__44                 |     8|
|76    |          p_Val2_2_s_fu_2820_p2__0                |p_Val2_2_1_fu_2604_p2_funnel__45                 |     8|
|77    |          p_Val2_2_13_fu_2916_p2                  |p_Val2_2_1_fu_2604_p2_funnel__46                 |     8|
|78    |          p_Val2_2_13_fu_2916_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__47                 |     8|
|79    |          p_Val2_2_24_fu_3180_p2                  |p_Val2_2_1_fu_2604_p2_funnel__48                 |     8|
|80    |          p_Val2_2_24_fu_3180_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__49                 |     8|
|81    |          p_Val2_2_26_fu_3228_p2                  |p_Val2_2_1_fu_2604_p2_funnel__50                 |     8|
|82    |          p_Val2_2_26_fu_3228_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__51                 |     8|
|83    |          p_Val2_2_23_fu_3156_p2                  |p_Val2_2_1_fu_2604_p2_funnel__52                 |     8|
|84    |          p_Val2_2_23_fu_3156_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__53                 |     8|
|85    |          p_Val2_2_28_fu_3276_p2                  |p_Val2_2_1_fu_2604_p2_funnel__54                 |     8|
|86    |          p_Val2_2_28_fu_3276_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__55                 |     8|
|87    |          p_Val2_2_30_fu_3324_p2                  |p_Val2_2_1_fu_2604_p2_funnel__56                 |     8|
|88    |          p_Val2_2_30_fu_3324_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__57                 |     8|
|89    |          p_Val2_2_27_fu_3252_p2                  |p_Val2_2_1_fu_2604_p2_funnel__58                 |     8|
|90    |          p_Val2_2_27_fu_3252_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__59                 |     8|
|91    |          p_Val2_2_25_fu_3204_p2                  |p_Val2_2_1_fu_2604_p2_funnel__60                 |     8|
|92    |          p_Val2_2_25_fu_3204_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__61                 |     8|
|93    |          p_Val2_2_29_fu_3300_p2                  |p_Val2_2_1_fu_2604_p2_funnel__62                 |     8|
|94    |          p_Val2_2_29_fu_3300_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__63                 |     8|
|95    |          p_1_out                                 |p_1_out_funnel                                   |     8|
|96    |          p_1_out__0                              |p_1_out_funnel__1                                |     8|
|97    |          p_1_out__1                              |p_1_out_funnel__2                                |     8|
|98    |          p_1_out__2                              |p_1_out_funnel__3                                |     8|
|99    |          p_1_out__3                              |p_1_out_funnel__4                                |     8|
|100   |          p_1_out__4                              |p_1_out_funnel__5                                |     8|
|101   |          p_1_out__5                              |p_1_out_funnel__6                                |     8|
|102   |          p_1_out__6                              |p_1_out_funnel__7                                |     8|
|103   |          p_1_out__7                              |p_1_out_funnel__8                                |     8|
|104   |          p_1_out__8                              |p_1_out_funnel__9                                |     8|
|105   |          p_1_out__9                              |p_1_out_funnel__10                               |     8|
|106   |          p_1_out__10                             |p_1_out_funnel__11                               |     8|
|107   |          p_1_out__11                             |p_1_out_funnel__12                               |     8|
|108   |          p_1_out__12                             |p_1_out_funnel__13                               |     8|
|109   |          p_1_out__13                             |p_1_out_funnel__14                               |     8|
|110   |          p_1_out__14                             |p_1_out_funnel__15                               |     8|
|111   |          p_1_out__15                             |p_1_out_funnel__16                               |     8|
|112   |          p_1_out__16                             |p_1_out_funnel__17                               |     8|
|113   |          p_1_out__17                             |p_1_out_funnel__18                               |     8|
|114   |          p_1_out__18                             |p_1_out_funnel__19                               |     8|
|115   |          p_1_out__19                             |p_1_out_funnel__20                               |     8|
|116   |          p_1_out__20                             |p_1_out_funnel__21                               |     8|
|117   |          p_1_out__21                             |p_1_out_funnel__22                               |     8|
|118   |          p_1_out__22                             |p_1_out_funnel__23                               |     8|
|119   |          p_1_out__23                             |p_1_out_funnel__24                               |     8|
|120   |          p_1_out__24                             |p_1_out_funnel__25                               |     8|
|121   |          p_1_out__25                             |p_1_out_funnel__26                               |     8|
|122   |          p_1_out__26                             |p_1_out_funnel__27                               |     8|
|123   |          p_1_out__27                             |p_1_out_funnel__28                               |     8|
|124   |          p_1_out__28                             |p_1_out_funnel__29                               |     8|
|125   |          p_1_out__29                             |p_1_out_funnel__30                               |     8|
|126   |          p_1_out__30                             |p_1_out_funnel__31                               |     8|
|127   |          p_Val2_8_fu_4250_p2                     |p_Val2_2_1_fu_2604_p2_funnel__64                 |     8|
|128   |          p_Val2_8_fu_4250_p2__0                  |p_Val2_2_1_fu_2604_p2_funnel__65                 |     8|
|129   |          p_Val2_8_fu_4250_p2__1                  |p_Val2_2_1_fu_2604_p2_funnel__66                 |     8|
|130   |          p_Val2_8_fu_4250_p2__2                  |p_Val2_2_1_fu_2604_p2_funnel__67                 |     8|
|131   |          p_Val2_17_1_fu_4285_p2                  |p_Val2_2_1_fu_2604_p2_funnel__68                 |     8|
|132   |          p_Val2_17_1_fu_4285_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__69                 |     8|
|133   |          p_Val2_17_1_fu_4285_p2__1               |p_Val2_2_1_fu_2604_p2_funnel__70                 |     8|
|134   |          p_Val2_17_1_fu_4285_p2__2               |p_Val2_2_1_fu_2604_p2_funnel__71                 |     8|
|135   |          p_Val2_17_2_fu_4320_p2                  |p_Val2_2_1_fu_2604_p2_funnel__72                 |     8|
|136   |          p_Val2_17_2_fu_4320_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__73                 |     8|
|137   |          p_Val2_17_2_fu_4320_p2__1               |p_Val2_2_1_fu_2604_p2_funnel__74                 |     8|
|138   |          p_Val2_17_2_fu_4320_p2__2               |p_Val2_2_1_fu_2604_p2_funnel__75                 |     8|
|139   |          p_Val2_17_3_fu_4355_p2                  |p_Val2_2_1_fu_2604_p2_funnel__76                 |     8|
|140   |          p_Val2_17_3_fu_4355_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__77                 |     8|
|141   |          p_Val2_17_3_fu_4355_p2__1               |p_Val2_2_1_fu_2604_p2_funnel__78                 |     8|
|142   |          p_Val2_17_3_fu_4355_p2__2               |p_Val2_2_1_fu_2604_p2_funnel__79                 |     8|
|143   |          p_Val2_17_4_fu_4390_p2                  |p_Val2_2_1_fu_2604_p2_funnel__80                 |     8|
|144   |          p_Val2_17_4_fu_4390_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__81                 |     8|
|145   |          p_Val2_17_4_fu_4390_p2__1               |p_Val2_2_1_fu_2604_p2_funnel__82                 |     8|
|146   |          p_Val2_17_4_fu_4390_p2__2               |p_Val2_2_1_fu_2604_p2_funnel__83                 |     8|
|147   |          p_Val2_17_5_fu_4425_p2                  |p_Val2_2_1_fu_2604_p2_funnel__84                 |     8|
|148   |          p_Val2_17_5_fu_4425_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__85                 |     8|
|149   |          p_Val2_17_5_fu_4425_p2__1               |p_Val2_2_1_fu_2604_p2_funnel__86                 |     8|
|150   |          p_Val2_17_5_fu_4425_p2__2               |p_Val2_2_1_fu_2604_p2_funnel__87                 |     8|
|151   |          p_Val2_17_6_fu_4460_p2                  |p_Val2_2_1_fu_2604_p2_funnel__88                 |     8|
|152   |          p_Val2_17_6_fu_4460_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__89                 |     8|
|153   |          p_Val2_17_6_fu_4460_p2__1               |p_Val2_2_1_fu_2604_p2_funnel__90                 |     8|
|154   |          p_Val2_17_6_fu_4460_p2__2               |p_Val2_2_1_fu_2604_p2_funnel__91                 |     8|
|155   |          p_Val2_17_7_fu_4495_p2                  |p_Val2_2_1_fu_2604_p2_funnel__92                 |     8|
|156   |          p_Val2_17_7_fu_4495_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__93                 |     8|
|157   |          p_Val2_17_7_fu_4495_p2__1               |p_Val2_2_1_fu_2604_p2_funnel__94                 |     8|
|158   |          p_Val2_17_7_fu_4495_p2__2               |p_Val2_2_1_fu_2604_p2_funnel__95                 |     8|
|159   |          p_Val2_17_8_fu_4530_p2                  |p_Val2_2_1_fu_2604_p2_funnel__96                 |     8|
|160   |          p_Val2_17_8_fu_4530_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__97                 |     8|
|161   |          p_Val2_17_8_fu_4530_p2__1               |p_Val2_2_1_fu_2604_p2_funnel__98                 |     8|
|162   |          p_Val2_17_8_fu_4530_p2__2               |p_Val2_2_1_fu_2604_p2_funnel__99                 |     8|
|163   |          p_Val2_17_9_fu_4565_p2                  |p_Val2_2_1_fu_2604_p2_funnel__100                |     8|
|164   |          p_Val2_17_9_fu_4565_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__101                |     8|
|165   |          p_Val2_17_9_fu_4565_p2__1               |p_Val2_2_1_fu_2604_p2_funnel__102                |     8|
|166   |          p_Val2_17_9_fu_4565_p2__2               |p_Val2_2_1_fu_2604_p2_funnel__103                |     8|
|167   |          p_Val2_17_s_fu_4600_p2                  |p_Val2_2_1_fu_2604_p2_funnel__104                |     8|
|168   |          p_Val2_17_s_fu_4600_p2__0               |p_Val2_2_1_fu_2604_p2_funnel__105                |     8|
|169   |          p_Val2_17_s_fu_4600_p2__1               |p_Val2_2_1_fu_2604_p2_funnel__106                |     8|
|170   |          p_Val2_17_s_fu_4600_p2__2               |p_Val2_2_1_fu_2604_p2_funnel__107                |     8|
|171   |          p_Val2_17_10_fu_4635_p2                 |p_Val2_2_1_fu_2604_p2_funnel__108                |     8|
|172   |          p_Val2_17_10_fu_4635_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__109                |     8|
|173   |          p_Val2_17_10_fu_4635_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__110                |     8|
|174   |          p_Val2_17_10_fu_4635_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__111                |     8|
|175   |          p_Val2_17_11_fu_4670_p2                 |p_Val2_2_1_fu_2604_p2_funnel__112                |     8|
|176   |          p_Val2_17_11_fu_4670_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__113                |     8|
|177   |          p_Val2_17_11_fu_4670_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__114                |     8|
|178   |          p_Val2_17_11_fu_4670_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__115                |     8|
|179   |          p_Val2_17_12_fu_4705_p2                 |p_Val2_2_1_fu_2604_p2_funnel__116                |     8|
|180   |          p_Val2_17_12_fu_4705_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__117                |     8|
|181   |          p_Val2_17_12_fu_4705_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__118                |     8|
|182   |          p_Val2_17_12_fu_4705_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__119                |     8|
|183   |          p_Val2_17_13_fu_4740_p2                 |p_Val2_2_1_fu_2604_p2_funnel__120                |     8|
|184   |          p_Val2_17_13_fu_4740_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__121                |     8|
|185   |          p_Val2_17_13_fu_4740_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__122                |     8|
|186   |          p_Val2_17_13_fu_4740_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__123                |     8|
|187   |          p_Val2_17_14_fu_4775_p2                 |p_Val2_2_1_fu_2604_p2_funnel__124                |     8|
|188   |          p_Val2_17_14_fu_4775_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__125                |     8|
|189   |          p_Val2_17_14_fu_4775_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__126                |     8|
|190   |          p_Val2_17_14_fu_4775_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__127                |     8|
|191   |          p_Val2_17_15_fu_4810_p2                 |p_Val2_2_1_fu_2604_p2_funnel__128                |     8|
|192   |          p_Val2_17_15_fu_4810_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__129                |     8|
|193   |          p_Val2_17_15_fu_4810_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__130                |     8|
|194   |          p_Val2_17_15_fu_4810_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__131                |     8|
|195   |          p_Val2_17_16_fu_4845_p2                 |p_Val2_2_1_fu_2604_p2_funnel__132                |     8|
|196   |          p_Val2_17_16_fu_4845_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__133                |     8|
|197   |          p_Val2_17_16_fu_4845_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__134                |     8|
|198   |          p_Val2_17_16_fu_4845_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__135                |     8|
|199   |          p_Val2_17_17_fu_4880_p2                 |p_Val2_2_1_fu_2604_p2_funnel__136                |     8|
|200   |          p_Val2_17_17_fu_4880_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__137                |     8|
|201   |          p_Val2_17_17_fu_4880_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__138                |     8|
|202   |          p_Val2_17_17_fu_4880_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__139                |     8|
|203   |          p_Val2_17_18_fu_4915_p2                 |p_Val2_2_1_fu_2604_p2_funnel__140                |     8|
|204   |          p_Val2_17_18_fu_4915_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__141                |     8|
|205   |          p_Val2_17_18_fu_4915_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__142                |     8|
|206   |          p_Val2_17_18_fu_4915_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__143                |     8|
|207   |          p_Val2_17_19_fu_4950_p2                 |p_Val2_2_1_fu_2604_p2_funnel__144                |     8|
|208   |          p_Val2_17_19_fu_4950_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__145                |     8|
|209   |          p_Val2_17_19_fu_4950_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__146                |     8|
|210   |          p_Val2_17_19_fu_4950_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__147                |     8|
|211   |          p_Val2_17_20_fu_4985_p2                 |p_Val2_2_1_fu_2604_p2_funnel__148                |     8|
|212   |          p_Val2_17_20_fu_4985_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__149                |     8|
|213   |          p_Val2_17_20_fu_4985_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__150                |     8|
|214   |          p_Val2_17_20_fu_4985_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__151                |     8|
|215   |          p_Val2_17_21_fu_5020_p2                 |p_Val2_2_1_fu_2604_p2_funnel__152                |     8|
|216   |          p_Val2_17_21_fu_5020_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__153                |     8|
|217   |          p_Val2_17_21_fu_5020_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__154                |     8|
|218   |          p_Val2_17_21_fu_5020_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__155                |     8|
|219   |          p_Val2_17_22_fu_5055_p2                 |p_Val2_2_1_fu_2604_p2_funnel__156                |     8|
|220   |          p_Val2_17_22_fu_5055_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__157                |     8|
|221   |          p_Val2_17_22_fu_5055_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__158                |     8|
|222   |          p_Val2_17_22_fu_5055_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__159                |     8|
|223   |          p_Val2_17_23_fu_5090_p2                 |p_Val2_2_1_fu_2604_p2_funnel__160                |     8|
|224   |          p_Val2_17_23_fu_5090_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__161                |     8|
|225   |          p_Val2_17_23_fu_5090_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__162                |     8|
|226   |          p_Val2_17_23_fu_5090_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__163                |     8|
|227   |          p_Val2_17_24_fu_5125_p2                 |p_Val2_2_1_fu_2604_p2_funnel__164                |     8|
|228   |          p_Val2_17_24_fu_5125_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__165                |     8|
|229   |          p_Val2_17_24_fu_5125_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__166                |     8|
|230   |          p_Val2_17_24_fu_5125_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__167                |     8|
|231   |          p_Val2_17_25_fu_5160_p2                 |p_Val2_2_1_fu_2604_p2_funnel__168                |     8|
|232   |          p_Val2_17_25_fu_5160_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__169                |     8|
|233   |          p_Val2_17_25_fu_5160_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__170                |     8|
|234   |          p_Val2_17_25_fu_5160_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__171                |     8|
|235   |          p_Val2_17_26_fu_5195_p2                 |p_Val2_2_1_fu_2604_p2_funnel__172                |     8|
|236   |          p_Val2_17_26_fu_5195_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__173                |     8|
|237   |          p_Val2_17_26_fu_5195_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__174                |     8|
|238   |          p_Val2_17_26_fu_5195_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__175                |     8|
|239   |          p_Val2_17_27_fu_5230_p2                 |p_Val2_2_1_fu_2604_p2_funnel__176                |     8|
|240   |          p_Val2_17_27_fu_5230_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__177                |     8|
|241   |          p_Val2_17_27_fu_5230_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__178                |     8|
|242   |          p_Val2_17_27_fu_5230_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__179                |     8|
|243   |          p_Val2_17_28_fu_5265_p2                 |p_Val2_2_1_fu_2604_p2_funnel__180                |     8|
|244   |          p_Val2_17_28_fu_5265_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__181                |     8|
|245   |          p_Val2_17_28_fu_5265_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__182                |     8|
|246   |          p_Val2_17_28_fu_5265_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__183                |     8|
|247   |          p_Val2_17_29_fu_5300_p2                 |p_Val2_2_1_fu_2604_p2_funnel__184                |     8|
|248   |          p_Val2_17_29_fu_5300_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__185                |     8|
|249   |          p_Val2_17_29_fu_5300_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__186                |     8|
|250   |          p_Val2_17_29_fu_5300_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__187                |     8|
|251   |          p_Val2_17_30_fu_5335_p2                 |p_Val2_2_1_fu_2604_p2_funnel__188                |     8|
|252   |          p_Val2_17_30_fu_5335_p2__0              |p_Val2_2_1_fu_2604_p2_funnel__189                |     8|
|253   |          p_Val2_17_30_fu_5335_p2__1              |p_Val2_2_1_fu_2604_p2_funnel__190                |     8|
|254   |          p_Val2_17_30_fu_5335_p2__2              |p_Val2_2_1_fu_2604_p2_funnel__191                |     8|
|255   |          gradient_0_V_U                          |a0_compute_gradient_bkb                          |     1|
|256   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_224                  |     1|
|257   |          gradient_10_V_U                         |a0_compute_gradient_bkb_163                      |     1|
|258   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_223                  |     1|
|259   |          gradient_11_V_U                         |a0_compute_gradient_bkb_164                      |     1|
|260   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_222                  |     1|
|261   |          gradient_12_V_U                         |a0_compute_gradient_bkb_165                      |     1|
|262   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_221                  |     1|
|263   |          gradient_13_V_U                         |a0_compute_gradient_bkb_166                      |     1|
|264   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_220                  |     1|
|265   |          gradient_14_V_U                         |a0_compute_gradient_bkb_167                      |     1|
|266   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_219                  |     1|
|267   |          gradient_15_V_U                         |a0_compute_gradient_bkb_168                      |     1|
|268   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_218                  |     1|
|269   |          gradient_16_V_U                         |a0_compute_gradient_bkb_169                      |     1|
|270   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_217                  |     1|
|271   |          gradient_17_V_U                         |a0_compute_gradient_bkb_170                      |     1|
|272   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_216                  |     1|
|273   |          gradient_18_V_U                         |a0_compute_gradient_bkb_171                      |     1|
|274   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_215                  |     1|
|275   |          gradient_19_V_U                         |a0_compute_gradient_bkb_172                      |     1|
|276   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_214                  |     1|
|277   |          gradient_1_V_U                          |a0_compute_gradient_bkb_173                      |     1|
|278   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_213                  |     1|
|279   |          gradient_20_V_U                         |a0_compute_gradient_bkb_174                      |     1|
|280   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_212                  |     1|
|281   |          gradient_21_V_U                         |a0_compute_gradient_bkb_175                      |     1|
|282   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_211                  |     1|
|283   |          gradient_22_V_U                         |a0_compute_gradient_bkb_176                      |     1|
|284   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_210                  |     1|
|285   |          gradient_23_V_U                         |a0_compute_gradient_bkb_177                      |     1|
|286   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_209                  |     1|
|287   |          gradient_24_V_U                         |a0_compute_gradient_bkb_178                      |     1|
|288   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_208                  |     1|
|289   |          gradient_25_V_U                         |a0_compute_gradient_bkb_179                      |     1|
|290   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_207                  |     1|
|291   |          gradient_26_V_U                         |a0_compute_gradient_bkb_180                      |     1|
|292   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_206                  |     1|
|293   |          gradient_27_V_U                         |a0_compute_gradient_bkb_181                      |     1|
|294   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_205                  |     1|
|295   |          gradient_28_V_U                         |a0_compute_gradient_bkb_182                      |     1|
|296   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_204                  |     1|
|297   |          gradient_29_V_U                         |a0_compute_gradient_bkb_183                      |     1|
|298   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_203                  |     1|
|299   |          gradient_2_V_U                          |a0_compute_gradient_bkb_184                      |     1|
|300   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_202                  |     1|
|301   |          gradient_30_V_U                         |a0_compute_gradient_bkb_185                      |     1|
|302   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_201                  |     1|
|303   |          gradient_31_V_U                         |a0_compute_gradient_bkb_186                      |     8|
|304   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_200                  |     8|
|305   |          gradient_3_V_U                          |a0_compute_gradient_bkb_187                      |     1|
|306   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_199                  |     1|
|307   |          gradient_4_V_U                          |a0_compute_gradient_bkb_188                      |     1|
|308   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_198                  |     1|
|309   |          gradient_5_V_U                          |a0_compute_gradient_bkb_189                      |     1|
|310   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_197                  |     1|
|311   |          gradient_6_V_U                          |a0_compute_gradient_bkb_190                      |     1|
|312   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_196                  |     1|
|313   |          gradient_7_V_U                          |a0_compute_gradient_bkb_191                      |     1|
|314   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_195                  |     1|
|315   |          gradient_8_V_U                          |a0_compute_gradient_bkb_192                      |     1|
|316   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram_194                  |     1|
|317   |          gradient_9_V_U                          |a0_compute_gradient_bkb_193                      |     1|
|318   |            a0_compute_gradient_bkb_ram_U         |a0_compute_gradient_bkb_ram                      |     1|
|319   |          lut_V_U                                 |a0_compute_lut_V                                 |    11|
|320   |            a0_compute_lut_V_rom_U                |a0_compute_lut_V_rom                             |    11|
|321   |        dataflow_in_loop_TRA_2_U0                 |a0_dataflow_in_loop_TRA_2                        |     4|
|322   |        p_channel_U                               |a0_fifo_w8_d2_A                                  |    32|
|323   |          U_a0_fifo_w8_d2_A_ram                   |a0_fifo_w8_d2_A_shiftReg                         |    24|
|324   |        start_for_dataflobek_U                    |a0_start_for_dataflobek                          |    13|
|325   |        training_id_c2_U                          |a0_fifo_w13_d2_A                                 |    51|
|326   |          U_a0_fifo_w13_d2_A_ram                  |a0_fifo_w13_d2_A_shiftReg_162                    |    40|
|327   |        training_id_c_U                           |a0_fifo_w13_d2_A_68                              |    48|
|328   |          U_a0_fifo_w13_d2_A_ram                  |a0_fifo_w13_d2_A_shiftReg                        |    39|
|329   |        training_instance_V_10_U                  |a0_dataflow_in_loop_IfE                          |    12|
|330   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_160              |     1|
|331   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_161          |     1|
|332   |        training_instance_V_11_U                  |a0_dataflow_in_loop_IfE_69                       |    13|
|333   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_158              |     1|
|334   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_159          |     1|
|335   |        training_instance_V_12_U                  |a0_dataflow_in_loop_IfE_70                       |    12|
|336   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_156              |     1|
|337   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_157          |     1|
|338   |        training_instance_V_13_U                  |a0_dataflow_in_loop_IfE_71                       |    12|
|339   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_154              |     1|
|340   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_155          |     1|
|341   |        training_instance_V_14_U                  |a0_dataflow_in_loop_IfE_72                       |    12|
|342   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_152              |     1|
|343   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_153          |     1|
|344   |        training_instance_V_15_U                  |a0_dataflow_in_loop_IfE_73                       |    12|
|345   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_150              |     1|
|346   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_151          |     1|
|347   |        training_instance_V_16_U                  |a0_dataflow_in_loop_IfE_74                       |    12|
|348   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_148              |     1|
|349   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_149          |     1|
|350   |        training_instance_V_17_U                  |a0_dataflow_in_loop_IfE_75                       |    13|
|351   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_146              |     1|
|352   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_147          |     1|
|353   |        training_instance_V_18_U                  |a0_dataflow_in_loop_IfE_76                       |    12|
|354   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_144              |     1|
|355   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_145          |     1|
|356   |        training_instance_V_19_U                  |a0_dataflow_in_loop_IfE_77                       |    12|
|357   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_142              |     1|
|358   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_143          |     1|
|359   |        training_instance_V_1_U                   |a0_dataflow_in_loop_IfE_78                       |    12|
|360   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_140              |     1|
|361   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_141          |     1|
|362   |        training_instance_V_20_U                  |a0_dataflow_in_loop_IfE_79                       |    12|
|363   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_138              |     1|
|364   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_139          |     1|
|365   |        training_instance_V_21_U                  |a0_dataflow_in_loop_IfE_80                       |    12|
|366   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_136              |     1|
|367   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_137          |     1|
|368   |        training_instance_V_22_U                  |a0_dataflow_in_loop_IfE_81                       |    13|
|369   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_134              |     1|
|370   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_135          |     1|
|371   |        training_instance_V_23_U                  |a0_dataflow_in_loop_IfE_82                       |    12|
|372   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_132              |     1|
|373   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_133          |     1|
|374   |        training_instance_V_24_U                  |a0_dataflow_in_loop_IfE_83                       |    12|
|375   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_130              |     1|
|376   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_131          |     1|
|377   |        training_instance_V_25_U                  |a0_dataflow_in_loop_IfE_84                       |    12|
|378   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_128              |     1|
|379   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_129          |     1|
|380   |        training_instance_V_26_U                  |a0_dataflow_in_loop_IfE_85                       |    12|
|381   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_126              |     1|
|382   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_127          |     1|
|383   |        training_instance_V_27_U                  |a0_dataflow_in_loop_IfE_86                       |    12|
|384   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_124              |     1|
|385   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_125          |     1|
|386   |        training_instance_V_28_U                  |a0_dataflow_in_loop_IfE_87                       |    12|
|387   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_122              |     1|
|388   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_123          |     1|
|389   |        training_instance_V_29_U                  |a0_dataflow_in_loop_IfE_88                       |    14|
|390   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_120              |     1|
|391   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_121          |     1|
|392   |        training_instance_V_2_U                   |a0_dataflow_in_loop_IfE_89                       |    12|
|393   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_118              |     1|
|394   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_119          |     1|
|395   |        training_instance_V_30_U                  |a0_dataflow_in_loop_IfE_90                       |    12|
|396   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_116              |     1|
|397   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_117          |     1|
|398   |        training_instance_V_31_U                  |a0_dataflow_in_loop_IfE_91                       |    14|
|399   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_114              |     1|
|400   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_115          |     1|
|401   |        training_instance_V_3_U                   |a0_dataflow_in_loop_IfE_92                       |    12|
|402   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_112              |     1|
|403   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_113          |     1|
|404   |        training_instance_V_4_U                   |a0_dataflow_in_loop_IfE_93                       |    12|
|405   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_110              |     1|
|406   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_111          |     1|
|407   |        training_instance_V_5_U                   |a0_dataflow_in_loop_IfE_94                       |    13|
|408   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_108              |     1|
|409   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_109          |     1|
|410   |        training_instance_V_6_U                   |a0_dataflow_in_loop_IfE_95                       |    13|
|411   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_106              |     1|
|412   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_107          |     1|
|413   |        training_instance_V_7_U                   |a0_dataflow_in_loop_IfE_96                       |    12|
|414   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_104              |     1|
|415   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_105          |     1|
|416   |        training_instance_V_8_U                   |a0_dataflow_in_loop_IfE_97                       |    16|
|417   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_102              |     1|
|418   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_103          |     1|
|419   |        training_instance_V_9_U                   |a0_dataflow_in_loop_IfE_98                       |    12|
|420   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore_100              |     1|
|421   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram_101          |     1|
|422   |        training_instance_V_s_U                   |a0_dataflow_in_loop_IfE_99                       |    12|
|423   |          a0_dataflow_in_loop_IfE_memcore_U       |a0_dataflow_in_loop_IfE_memcore                  |     1|
|424   |            a0_dataflow_in_loop_IfE_memcore_ram_U |a0_dataflow_in_loop_IfE_memcore_ram              |     1|
|425   |    label_local_V_0_U                             |a0_SgdLR_label_localbfk                          |     1|
|426   |      a0_SgdLR_label_localbfk_ram_U               |a0_SgdLR_label_localbfk_ram_67                   |     1|
|427   |    label_local_V_1_U                             |a0_SgdLR_label_localbfk_0                        |     1|
|428   |      a0_SgdLR_label_localbfk_ram_U               |a0_SgdLR_label_localbfk_ram_66                   |     1|
|429   |    label_local_V_2_U                             |a0_SgdLR_label_localbfk_1                        |     1|
|430   |      a0_SgdLR_label_localbfk_ram_U               |a0_SgdLR_label_localbfk_ram_65                   |     1|
|431   |    label_local_V_3_U                             |a0_SgdLR_label_localbfk_2                        |     1|
|432   |      a0_SgdLR_label_localbfk_ram_U               |a0_SgdLR_label_localbfk_ram                      |     1|
|433   |    theta_local_V_0_U                             |a0_SgdLR_theta_localbjl                          |    55|
|434   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_64                   |    55|
|435   |    theta_local_V_10_U                            |a0_SgdLR_theta_localbjl_3                        |    38|
|436   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_63                   |    38|
|437   |    theta_local_V_11_U                            |a0_SgdLR_theta_localbjl_4                        |    38|
|438   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_62                   |    38|
|439   |    theta_local_V_12_U                            |a0_SgdLR_theta_localbjl_5                        |    38|
|440   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_61                   |    38|
|441   |    theta_local_V_13_U                            |a0_SgdLR_theta_localbjl_6                        |    38|
|442   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_60                   |    38|
|443   |    theta_local_V_14_U                            |a0_SgdLR_theta_localbjl_7                        |    96|
|444   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_59                   |    96|
|445   |    theta_local_V_15_U                            |a0_SgdLR_theta_localbjl_8                        |    96|
|446   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_58                   |    96|
|447   |    theta_local_V_16_U                            |a0_SgdLR_theta_localbjl_9                        |    71|
|448   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_57                   |    71|
|449   |    theta_local_V_17_U                            |a0_SgdLR_theta_localbjl_10                       |    70|
|450   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_56                   |    70|
|451   |    theta_local_V_18_U                            |a0_SgdLR_theta_localbjl_11                       |    38|
|452   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_55                   |    38|
|453   |    theta_local_V_19_U                            |a0_SgdLR_theta_localbjl_12                       |    38|
|454   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_54                   |    38|
|455   |    theta_local_V_1_U                             |a0_SgdLR_theta_localbjl_13                       |    58|
|456   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_53                   |    58|
|457   |    theta_local_V_20_U                            |a0_SgdLR_theta_localbjl_14                       |    38|
|458   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_52                   |    38|
|459   |    theta_local_V_21_U                            |a0_SgdLR_theta_localbjl_15                       |    38|
|460   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_51                   |    38|
|461   |    theta_local_V_22_U                            |a0_SgdLR_theta_localbjl_16                       |    68|
|462   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_50                   |    68|
|463   |    theta_local_V_23_U                            |a0_SgdLR_theta_localbjl_17                       |    70|
|464   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_49                   |    70|
|465   |    theta_local_V_24_U                            |a0_SgdLR_theta_localbjl_18                       |    38|
|466   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_48                   |    38|
|467   |    theta_local_V_25_U                            |a0_SgdLR_theta_localbjl_19                       |    38|
|468   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_47                   |    38|
|469   |    theta_local_V_26_U                            |a0_SgdLR_theta_localbjl_20                       |    40|
|470   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_46                   |    40|
|471   |    theta_local_V_27_U                            |a0_SgdLR_theta_localbjl_21                       |    38|
|472   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_45                   |    38|
|473   |    theta_local_V_28_U                            |a0_SgdLR_theta_localbjl_22                       |    38|
|474   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_44                   |    38|
|475   |    theta_local_V_29_U                            |a0_SgdLR_theta_localbjl_23                       |    38|
|476   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_43                   |    38|
|477   |    theta_local_V_2_U                             |a0_SgdLR_theta_localbjl_24                       |    53|
|478   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_42                   |    53|
|479   |    theta_local_V_30_U                            |a0_SgdLR_theta_localbjl_25                       |    74|
|480   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_41                   |    74|
|481   |    theta_local_V_31_U                            |a0_SgdLR_theta_localbjl_26                       |    77|
|482   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_40                   |    77|
|483   |    theta_local_V_3_U                             |a0_SgdLR_theta_localbjl_27                       |    50|
|484   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_39                   |    50|
|485   |    theta_local_V_4_U                             |a0_SgdLR_theta_localbjl_28                       |    55|
|486   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_38                   |    55|
|487   |    theta_local_V_5_U                             |a0_SgdLR_theta_localbjl_29                       |    54|
|488   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_37                   |    54|
|489   |    theta_local_V_6_U                             |a0_SgdLR_theta_localbjl_30                       |    53|
|490   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_36                   |    53|
|491   |    theta_local_V_7_U                             |a0_SgdLR_theta_localbjl_31                       |    53|
|492   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_35                   |    53|
|493   |    theta_local_V_8_U                             |a0_SgdLR_theta_localbjl_32                       |    39|
|494   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram_34                   |    39|
|495   |    theta_local_V_9_U                             |a0_SgdLR_theta_localbjl_33                       |    39|
|496   |      a0_SgdLR_theta_localbjl_ram_U               |a0_SgdLR_theta_localbjl_ram                      |    39|
+------+--------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:03:33 . Memory (MB): peak = 2953.953 ; gain = 1133.734 ; free physical = 56720 ; free virtual = 59064
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3189 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:48 ; elapsed = 00:02:46 . Memory (MB): peak = 2953.953 ; gain = 432.020 ; free physical = 56762 ; free virtual = 59106
Synthesis Optimization Complete : Time (s): cpu = 00:02:10 ; elapsed = 00:03:33 . Memory (MB): peak = 2953.957 ; gain = 1133.734 ; free physical = 56772 ; free virtual = 59116
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 669 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_0_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_10_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_11_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_12_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_13_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_14_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_15_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_16_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_17_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_18_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_19_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_1_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_20_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_21_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_22_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_23_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_24_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_25_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_26_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_27_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_28_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_29_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_2_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_30_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_31_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_3_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_4_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_5_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_6_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_7_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_8_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/gradient_9_V_U/a0_compute_gradient_bkb_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 224 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 224 instances

INFO: [Common 17-83] Releasing license: Synthesis
630 Infos, 308 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:03:42 . Memory (MB): peak = 2992.949 ; gain = 1203.766 ; free physical = 56699 ; free virtual = 59043
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/zcu102_SgdLR_1_0_synth_1/zcu102_SgdLR_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2992.961 ; gain = 0.012 ; free physical = 56536 ; free virtual = 58885
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_SgdLR_1_0/zcu102_SgdLR_1_0.xci
INFO: [Coretcl 2-1174] Renamed 271 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/zcu102_SgdLR_1_0_synth_1/zcu102_SgdLR_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2992.961 ; gain = 0.000 ; free physical = 56302 ; free virtual = 58668
INFO: [runtcl-4] Executing : report_utilization -file zcu102_SgdLR_1_0_utilization_synth.rpt -pb zcu102_SgdLR_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2992.961 ; gain = 0.000 ; free physical = 56297 ; free virtual = 58663
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 22:54:09 2020...
