- 👋 Hi, I’m @VELIDIPRADEEPKUMAR
- 👀 I’m interested in VLSI MIXED ANALOG DESIGN AND VERILOG
- 🌱 I’m currently learning TO DESIGNING SOC AND PROCESSERS 
- 💞️ I’m looking to collaborate on VERILOG DESIGN ON SOC AND PROCESSERS 
- 📫 How to reach me ...

<!---
VELIDIPRADEEPKUMAR/VELIDIPRADEEPKUMAR is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
