Source Block: hdl/library/axi_generic_adc/axi_generic_adc.v@107:127@HdlStmProcess
    up_wack_r = up_wack_r | up_wack_s[j];
    up_rdata_r = up_rdata_r | up_rdata_s[j];
  end
end

always @(negedge up_rstn or posedge up_clk) begin
  if (up_rstn == 0) begin
    up_rdata <= 'd0;
    up_rack <= 'd0;
    up_wack <= 'd0;
  end else begin
    up_rdata <= up_rdata_r;
    up_rack <= up_rack_r;
    up_wack <= up_wack_r;
  end
end

up_adc_common #(.ID(ID)) i_up_adc_common (
  .mmcm_rst (),
  .adc_clk (adc_clk),
  .adc_rst (adc_rst),

Diff Content:
- 112 always @(negedge up_rstn or posedge up_clk) begin
- 113   if (up_rstn == 0) begin
- 114     up_rdata <= 'd0;
- 115     up_rack <= 'd0;
- 116     up_wack <= 'd0;
- 117   end else begin
- 118     up_rdata <= up_rdata_r;
- 119     up_rack <= up_rack_r;
- 120     up_wack <= up_wack_r;
- 122 end
+ 120   always @(negedge up_rstn or posedge up_clk) begin
+ 120     if (up_rstn == 0) begin
+ 120       up_rdata <= 'd0;
+ 120       up_rack <= 'd0;
+ 120       up_wack <= 'd0;
+ 120     end else begin
+ 120       up_rdata <= up_rdata_r;
+ 120       up_rack <= up_rack_r;
+ 120       up_wack <= up_wack_r;
+ 120     end

Clone Blocks:
