

================================================================
== Vivado HLS Report for 'int_57_div9'
================================================================
* Date:           Wed Aug  8 16:47:34 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.104|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   14|   14|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div9_chunk_fu_130  |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div9_chunk_fu_137  |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|    3276|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     213|
|Register         |        -|      -|     132|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     132|    3489|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+---+------+
    |          Instance         |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------+----------------+---------+-------+---+------+
    |grp_lut_div9_chunk_fu_130  |lut_div9_chunk  |        0|      0|  0|  1638|
    |grp_lut_div9_chunk_fu_137  |lut_div9_chunk  |        0|      0|  0|  1638|
    +---------------------------+----------------+---------+-------+---+------+
    |Total                      |                |        0|      0|  0|  3276|
    +---------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  65|         16|    1|         16|
    |grp_lut_div9_chunk_fu_130_d_V     |  65|         16|    2|         32|
    |grp_lut_div9_chunk_fu_130_r_in_V  |  21|          4|    4|         16|
    |grp_lut_div9_chunk_fu_137_d_V     |  62|         15|    2|         30|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 213|         51|    9|         94|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  15|   0|   15|          0|
    |p_Result_22_10_reg_556     |   2|   0|    2|          0|
    |p_Result_22_11_reg_561     |   2|   0|    2|          0|
    |p_Result_22_12_reg_566     |   2|   0|    2|          0|
    |p_Result_22_13_reg_571     |   2|   0|    2|          0|
    |p_Result_22_14_reg_576     |   2|   0|    2|          0|
    |p_Result_22_15_reg_581     |   2|   0|    2|          0|
    |p_Result_22_16_reg_586     |   2|   0|    2|          0|
    |p_Result_22_17_reg_591     |   2|   0|    2|          0|
    |p_Result_22_18_reg_596     |   2|   0|    2|          0|
    |p_Result_22_19_reg_601     |   2|   0|    2|          0|
    |p_Result_22_1_reg_506      |   2|   0|    2|          0|
    |p_Result_22_20_reg_606     |   2|   0|    2|          0|
    |p_Result_22_21_reg_611     |   2|   0|    2|          0|
    |p_Result_22_22_reg_616     |   2|   0|    2|          0|
    |p_Result_22_23_reg_621     |   2|   0|    2|          0|
    |p_Result_22_24_reg_626     |   2|   0|    2|          0|
    |p_Result_22_25_reg_631     |   2|   0|    2|          0|
    |p_Result_22_2_reg_511      |   2|   0|    2|          0|
    |p_Result_22_3_reg_516      |   2|   0|    2|          0|
    |p_Result_22_4_reg_521      |   2|   0|    2|          0|
    |p_Result_22_5_reg_526      |   2|   0|    2|          0|
    |p_Result_22_6_reg_531      |   2|   0|    2|          0|
    |p_Result_22_7_reg_536      |   2|   0|    2|          0|
    |p_Result_22_8_reg_541      |   2|   0|    2|          0|
    |p_Result_22_9_reg_546      |   2|   0|    2|          0|
    |p_Result_22_s_reg_551      |   2|   0|    2|          0|
    |p_Result_2_reg_501         |   2|   0|    2|          0|
    |q_chunk_V_ret2_10_reg_696  |   2|   0|    2|          0|
    |q_chunk_V_ret2_11_reg_701  |   2|   0|    2|          0|
    |q_chunk_V_ret2_12_reg_706  |   2|   0|    2|          0|
    |q_chunk_V_ret2_13_reg_711  |   2|   0|    2|          0|
    |q_chunk_V_ret2_14_reg_716  |   2|   0|    2|          0|
    |q_chunk_V_ret2_15_reg_721  |   2|   0|    2|          0|
    |q_chunk_V_ret2_16_reg_726  |   2|   0|    2|          0|
    |q_chunk_V_ret2_17_reg_731  |   2|   0|    2|          0|
    |q_chunk_V_ret2_18_reg_736  |   2|   0|    2|          0|
    |q_chunk_V_ret2_19_reg_741  |   2|   0|    2|          0|
    |q_chunk_V_ret2_1_reg_646   |   2|   0|    2|          0|
    |q_chunk_V_ret2_20_reg_746  |   2|   0|    2|          0|
    |q_chunk_V_ret2_21_reg_751  |   2|   0|    2|          0|
    |q_chunk_V_ret2_22_reg_756  |   2|   0|    2|          0|
    |q_chunk_V_ret2_23_reg_761  |   2|   0|    2|          0|
    |q_chunk_V_ret2_24_reg_766  |   2|   0|    2|          0|
    |q_chunk_V_ret2_2_reg_651   |   2|   0|    2|          0|
    |q_chunk_V_ret2_3_reg_656   |   2|   0|    2|          0|
    |q_chunk_V_ret2_4_reg_661   |   2|   0|    2|          0|
    |q_chunk_V_ret2_5_reg_666   |   2|   0|    2|          0|
    |q_chunk_V_ret2_6_reg_671   |   2|   0|    2|          0|
    |q_chunk_V_ret2_7_reg_676   |   2|   0|    2|          0|
    |q_chunk_V_ret2_8_reg_681   |   2|   0|    2|          0|
    |q_chunk_V_ret2_9_reg_686   |   2|   0|    2|          0|
    |q_chunk_V_ret2_reg_641     |   2|   0|    2|          0|
    |q_chunk_V_ret2_s_reg_691   |   2|   0|    2|          0|
    |r_V_reg_491                |   4|   0|    4|          0|
    |reg_160                    |   4|   0|    4|          0|
    |tmp_26_reg_496             |   1|   0|    1|          0|
    |tmp_27_reg_636             |   2|   0|    2|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 132|   0|  132|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  int_57_div9 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  int_57_div9 | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  int_57_div9 | return value |
|ap_done    | out |    1| ap_ctrl_hs |  int_57_div9 | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  int_57_div9 | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  int_57_div9 | return value |
|ap_return  | out |   57| ap_ctrl_hs |  int_57_div9 | return value |
|in_V       |  in |   57|   ap_none  |     in_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

