
GccBoardProject1.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00007510  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80009600  80009600  00009a00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000b38  80009800  80009800  00009c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         0000052c  00000008  8000a338  0000a808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  00000534  8000a864  0000ad34  2**0
                  ALLOC
  8 .bss          00000220  00000538  00000538  00000000  2**2
                  ALLOC
  9 .heap         000028a8  00000758  00000758  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000ad34  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00000d90  00000000  00000000  0000ad68  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00001aa3  00000000  00000000  0000baf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   0002834b  00000000  00000000  0000d59b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000581b  00000000  00000000  000358e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000ec01  00000000  00000000  0003b101  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002034  00000000  00000000  00049d04  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005564  00000000  00000000  0004bd38  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000a646  00000000  00000000  0005129c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 00797142  00000000  00000000  0005b8e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  00003000  00003000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00000ee0  00000000  00000000  007f2a24  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf f2 b0 	sub	pc,pc,-3408

Disassembly of section .text:

80002004 <twim_master_interrupt_handler>:
80002004:	4a e8       	lddpc	r8,800020bc <twim_master_interrupt_handler+0xb8>
80002006:	70 08       	ld.w	r8,r8[0x0]
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80002008:	70 79       	ld.w	r9,r8[0x1c]
8000200a:	4a ea       	lddpc	r10,800020c0 <twim_master_interrupt_handler+0xbc>
8000200c:	74 0a       	ld.w	r10,r10[0x0]
8000200e:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80002012:	12 9a       	mov	r10,r9
80002014:	e2 1a 07 00 	andl	r10,0x700,COH
80002018:	c1 40       	breq	80002040 <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
8000201a:	e2 19 03 00 	andl	r9,0x300,COH
8000201e:	f9 b9 01 fc 	movne	r9,-4
80002022:	f9 b9 00 fe 	moveq	r9,-2
80002026:	4a 8a       	lddpc	r10,800020c4 <twim_master_interrupt_handler+0xc0>
80002028:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
8000202a:	70 3a       	ld.w	r10,r8[0xc]
8000202c:	30 09       	mov	r9,0
8000202e:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
80002032:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80002034:	3f fa       	mov	r10,-1
80002036:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
80002038:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
8000203a:	4a 48       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000203c:	b0 89       	st.b	r8[0x0],r9
8000203e:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80002040:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
80002044:	c1 30       	breq	8000206a <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80002046:	4a 2a       	lddpc	r10,800020cc <twim_master_interrupt_handler+0xc8>
80002048:	70 5b       	ld.w	r11,r8[0x14]
8000204a:	74 09       	ld.w	r9,r10[0x0]
8000204c:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
8000204e:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80002050:	4a 09       	lddpc	r9,800020d0 <twim_master_interrupt_handler+0xcc>
80002052:	72 0a       	ld.w	r10,r9[0x0]
80002054:	20 1a       	sub	r10,1
80002056:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80002058:	72 09       	ld.w	r9,r9[0x0]
8000205a:	58 09       	cp.w	r9,0
8000205c:	c2 f1       	brne	800020ba <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
8000205e:	30 19       	mov	r9,1
80002060:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002062:	30 09       	mov	r9,0
80002064:	49 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002066:	b0 89       	st.b	r8[0x0],r9
80002068:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
8000206a:	e2 19 00 02 	andl	r9,0x2,COH
8000206e:	c2 60       	breq	800020ba <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80002070:	49 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
80002072:	72 09       	ld.w	r9,r9[0x0]
80002074:	58 09       	cp.w	r9,0
80002076:	c0 71       	brne	80002084 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80002078:	30 29       	mov	r9,2
8000207a:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
8000207c:	30 09       	mov	r9,0
8000207e:	49 38       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002080:	b0 89       	st.b	r8[0x0],r9
80002082:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80002084:	49 5a       	lddpc	r10,800020d8 <twim_master_interrupt_handler+0xd4>
80002086:	74 09       	ld.w	r9,r10[0x0]
80002088:	13 3b       	ld.ub	r11,r9++
8000208a:	91 6b       	st.w	r8[0x18],r11
8000208c:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
8000208e:	49 28       	lddpc	r8,800020d4 <twim_master_interrupt_handler+0xd0>
80002090:	70 09       	ld.w	r9,r8[0x0]
80002092:	20 19       	sub	r9,1
80002094:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
80002096:	70 08       	ld.w	r8,r8[0x0]
80002098:	58 08       	cp.w	r8,0
8000209a:	c1 01       	brne	800020ba <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
8000209c:	48 b8       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000209e:	11 88       	ld.ub	r8,r8[0x0]
800020a0:	58 08       	cp.w	r8,0
800020a2:	c0 c0       	breq	800020ba <twim_master_interrupt_handler+0xb6>
					twim_next = false;
800020a4:	30 09       	mov	r9,0
800020a6:	48 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
800020a8:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
800020aa:	48 d8       	lddpc	r8,800020dc <twim_master_interrupt_handler+0xd8>
800020ac:	70 08       	ld.w	r8,r8[0x0]
800020ae:	70 3a       	ld.w	r10,r8[0xc]
800020b0:	48 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
800020b2:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
800020b4:	70 29       	ld.w	r9,r8[0x8]
800020b6:	48 98       	lddpc	r8,800020d8 <twim_master_interrupt_handler+0xd4>
800020b8:	91 09       	st.w	r8[0x0],r9
800020ba:	d6 03       	rete
800020bc:	00 00       	add	r0,r0
800020be:	05 38       	ld.ub	r8,r2++
800020c0:	00 00       	add	r0,r0
800020c2:	05 4c       	ld.w	r12,--r2
800020c4:	00 00       	add	r0,r0
800020c6:	05 44       	ld.w	r4,--r2
800020c8:	00 00       	add	r0,r0
800020ca:	05 50       	ld.sh	r0,--r2
800020cc:	00 00       	add	r0,r0
800020ce:	05 3c       	ld.ub	r12,r2++
800020d0:	00 00       	add	r0,r0
800020d2:	05 40       	ld.w	r0,--r2
800020d4:	00 00       	add	r0,r0
800020d6:	05 58       	ld.sh	r8,--r2
800020d8:	00 00       	add	r0,r0
800020da:	05 48       	ld.w	r8,--r2
800020dc:	00 00       	add	r0,r0
800020de:	05 54       	ld.sh	r4,--r2

800020e0 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
800020e0:	eb cd 40 80 	pushm	r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
800020e4:	f4 0b 0d 0a 	divu	r10,r10,r11
800020e8:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800020ec:	e0 48 00 ff 	cp.w	r8,255
800020f0:	e0 8b 00 04 	brhi	800020f8 <twim_set_speed+0x18>
800020f4:	30 09       	mov	r9,0
800020f6:	c1 a8       	rjmp	8000212a <twim_set_speed+0x4a>
800020f8:	30 09       	mov	r9,0
800020fa:	30 77       	mov	r7,7
800020fc:	30 0e       	mov	lr,0
		// increase clock divider
		cwgr_exp++;
800020fe:	2f f9       	sub	r9,-1
80002100:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
80002102:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80002104:	e0 48 00 ff 	cp.w	r8,255
80002108:	5f bb       	srhi	r11
8000210a:	ee 09 18 00 	cp.b	r9,r7
8000210e:	5f 8a       	srls	r10
80002110:	f7 ea 00 0a 	and	r10,r11,r10
80002114:	fc 0a 18 00 	cp.b	r10,lr
80002118:	cf 31       	brne	800020fe <twim_set_speed+0x1e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
8000211a:	30 7a       	mov	r10,7
8000211c:	f4 09 18 00 	cp.b	r9,r10
80002120:	e0 88 00 05 	brls	8000212a <twim_set_speed+0x4a>
80002124:	3f 8c       	mov	r12,-8
80002126:	e3 cd 80 80 	ldm	sp++,r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
8000212a:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
8000212e:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
80002132:	14 18       	sub	r8,r10
80002134:	f7 e8 10 88 	or	r8,r11,r8<<0x8
80002138:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
8000213c:	99 19       	st.w	r12[0x4],r9
8000213e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002142:	d7 03       	nop

80002144 <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
80002144:	48 38       	lddpc	r8,80002150 <twim_status+0xc>
80002146:	70 08       	ld.w	r8,r8[0x0]
80002148:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
8000214a:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
8000214e:	5e fc       	retal	r12
80002150:	00 00       	add	r0,r0
80002152:	05 38       	ld.ub	r8,r2++

80002154 <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002154:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
80002158:	e6 18 00 01 	andh	r8,0x1,COH
8000215c:	c0 21       	brne	80002160 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
8000215e:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80002160:	3f f8       	mov	r8,-1
80002162:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
80002164:	99 b8       	st.w	r12[0x2c],r8
}
80002166:	5e fc       	retal	r12

80002168 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80002168:	eb cd 40 fc 	pushm	r2-r7,lr
8000216c:	16 94       	mov	r4,r11
8000216e:	14 97       	mov	r7,r10
80002170:	12 93       	mov	r3,r9
80002172:	10 92       	mov	r2,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002174:	30 15       	mov	r5,1
80002176:	99 05       	st.w	r12[0x0],r5
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002178:	e0 68 00 80 	mov	r8,128
8000217c:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000217e:	30 28       	mov	r8,2
80002180:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002182:	49 d6       	lddpc	r6,800021f4 <twim_write+0x8c>
80002184:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002186:	f0 1f 00 1d 	mcall	800021f8 <twim_write+0x90>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000218a:	49 d8       	lddpc	r8,800021fc <twim_write+0x94>
8000218c:	91 04       	st.w	r8[0x0],r4
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
8000218e:	49 d8       	lddpc	r8,80002200 <twim_write+0x98>
80002190:	91 07       	st.w	r8[0x0],r7
	// Set next transfer to false
	twim_next = false;
80002192:	30 09       	mov	r9,0
80002194:	49 c8       	lddpc	r8,80002204 <twim_write+0x9c>
80002196:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002198:	49 c9       	lddpc	r9,80002208 <twim_write+0xa0>
8000219a:	30 08       	mov	r8,0
8000219c:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
8000219e:	6c 08       	ld.w	r8,r6[0x0]
800021a0:	b1 67       	lsl	r7,0x10
800021a2:	e8 17 e0 00 	orl	r7,0xe000
800021a6:	ef e3 10 13 	or	r3,r7,r3<<0x1
800021aa:	e7 e2 10 b2 	or	r2,r3,r2<<0xb
800021ae:	91 32       	st.w	r8[0xc],r2
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
800021b0:	49 7a       	lddpc	r10,8000220c <twim_write+0xa4>
800021b2:	e0 6b 03 02 	mov	r11,770
800021b6:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800021b8:	74 0a       	ld.w	r10,r10[0x0]
800021ba:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800021bc:	91 05       	st.w	r8[0x0],r5
	// Enable all interrupts
	cpu_irq_enable ();
800021be:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021c0:	72 08       	ld.w	r8,r9[0x0]
800021c2:	58 08       	cp.w	r8,0
800021c4:	c0 80       	breq	800021d4 <twim_write+0x6c>
800021c6:	c0 b8       	rjmp	800021dc <twim_write+0x74>
		cpu_relax();
800021c8:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021cc:	6e 08       	ld.w	r8,r7[0x0]
800021ce:	58 08       	cp.w	r8,0
800021d0:	c0 30       	breq	800021d6 <twim_write+0x6e>
800021d2:	c0 58       	rjmp	800021dc <twim_write+0x74>
800021d4:	48 d7       	lddpc	r7,80002208 <twim_write+0xa0>
800021d6:	f0 1f 00 0f 	mcall	80002210 <twim_write+0xa8>
800021da:	cf 70       	breq	800021c8 <twim_write+0x60>
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021dc:	48 b8       	lddpc	r8,80002208 <twim_write+0xa0>
800021de:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e0:	5b c8       	cp.w	r8,-4
800021e2:	c0 70       	breq	800021f0 <twim_write+0x88>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021e4:	48 98       	lddpc	r8,80002208 <twim_write+0xa0>
800021e6:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e8:	5b e8       	cp.w	r8,-2
800021ea:	c0 30       	breq	800021f0 <twim_write+0x88>
800021ec:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800021f0:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
800021f4:	00 00       	add	r0,r0
800021f6:	05 38       	ld.ub	r8,r2++
800021f8:	80 00       	ld.sh	r0,r0[0x0]
800021fa:	21 54       	sub	r4,21
800021fc:	00 00       	add	r0,r0
800021fe:	05 48       	ld.w	r8,--r2
80002200:	00 00       	add	r0,r0
80002202:	05 58       	ld.sh	r8,--r2
80002204:	00 00       	add	r0,r0
80002206:	05 50       	ld.sh	r0,--r2
80002208:	00 00       	add	r0,r0
8000220a:	05 44       	ld.w	r4,--r2
8000220c:	00 00       	add	r0,r0
8000220e:	05 4c       	ld.w	r12,--r2
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	21 44       	sub	r4,20

80002214 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80002214:	d4 01       	pushm	lr
80002216:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
80002218:	30 08       	mov	r8,0
8000221a:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
8000221c:	30 08       	mov	r8,0
8000221e:	16 99       	mov	r9,r11
80002220:	10 9a       	mov	r10,r8
80002222:	1a 9b       	mov	r11,sp
80002224:	f0 1f 00 02 	mcall	8000222c <twim_probe+0x18>
}
80002228:	2f fd       	sub	sp,-4
8000222a:	d8 02       	popm	pc
8000222c:	80 00       	ld.sh	r0,r0[0x0]
8000222e:	21 68       	sub	r8,22

80002230 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80002230:	eb cd 40 c0 	pushm	r6-r7,lr
80002234:	18 96       	mov	r6,r12
80002236:	16 97       	mov	r7,r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002238:	30 28       	mov	r8,2
8000223a:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
8000223c:	4b 78       	lddpc	r8,80002318 <twim_read_packet+0xe8>
8000223e:	91 0c       	st.w	r8[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002240:	f0 1f 00 37 	mcall	8000231c <twim_read_packet+0xec>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
80002244:	6e 29       	ld.w	r9,r7[0x8]
80002246:	4b 78       	lddpc	r8,80002320 <twim_read_packet+0xf0>
80002248:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
8000224a:	6e 39       	ld.w	r9,r7[0xc]
8000224c:	4b 68       	lddpc	r8,80002324 <twim_read_packet+0xf4>
8000224e:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
80002250:	30 08       	mov	r8,0
80002252:	4b 6a       	lddpc	r10,80002328 <twim_read_packet+0xf8>
80002254:	b4 88       	st.b	r10[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002256:	30 0b       	mov	r11,0
80002258:	4b 5a       	lddpc	r10,8000232c <twim_read_packet+0xfc>
8000225a:	95 0b       	st.w	r10[0x0],r11
	//check if internal address access is performed
	if (package->addr_length) {
8000225c:	0f fa       	ld.ub	r10,r7[0x7]
8000225e:	f0 0a 18 00 	cp.b	r10,r8
80002262:	c2 50       	breq	800022ac <twim_read_packet+0x7c>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80002264:	4a d8       	lddpc	r8,80002318 <twim_read_packet+0xe8>
80002266:	70 08       	ld.w	r8,r8[0x0]
80002268:	30 19       	mov	r9,1
8000226a:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
8000226c:	e0 69 00 80 	mov	r9,128
80002270:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
80002272:	30 29       	mov	r9,2
80002274:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80002276:	ee ca ff fc 	sub	r10,r7,-4
8000227a:	4a e9       	lddpc	r9,80002330 <twim_read_packet+0x100>
8000227c:	93 0a       	st.w	r9[0x0],r10
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
8000227e:	0f f9       	ld.ub	r9,r7[0x7]
80002280:	4a da       	lddpc	r10,80002334 <twim_read_packet+0x104>
80002282:	95 09       	st.w	r10[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80002284:	e0 6b 07 03 	mov	r11,1795
80002288:	4a ca       	lddpc	r10,80002338 <twim_read_packet+0x108>
8000228a:	95 0b       	st.w	r10[0x0],r11
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000228c:	6e 0a       	ld.w	r10,r7[0x0]
8000228e:	a1 7a       	lsl	r10,0x1
80002290:	e8 1a a0 00 	orl	r10,0xa000
80002294:	f5 e9 11 09 	or	r9,r10,r9<<0x10
80002298:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
8000229a:	6e 0a       	ld.w	r10,r7[0x0]
8000229c:	6e 39       	ld.w	r9,r7[0xc]
8000229e:	b1 69       	lsl	r9,0x10
800022a0:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022a4:	e8 19 e0 01 	orl	r9,0xe001
800022a8:	91 49       	st.w	r8[0x10],r9
800022aa:	c1 18       	rjmp	800022cc <twim_read_packet+0x9c>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
800022ac:	30 0a       	mov	r10,0
800022ae:	4a 28       	lddpc	r8,80002334 <twim_read_packet+0x104>
800022b0:	91 0a       	st.w	r8[0x0],r10
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
800022b2:	e0 6a 07 01 	mov	r10,1793
800022b6:	4a 18       	lddpc	r8,80002338 <twim_read_packet+0x108>
800022b8:	91 0a       	st.w	r8[0x0],r10
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800022ba:	49 88       	lddpc	r8,80002318 <twim_read_packet+0xe8>
800022bc:	70 08       	ld.w	r8,r8[0x0]
800022be:	6e 0a       	ld.w	r10,r7[0x0]
800022c0:	b1 69       	lsl	r9,0x10
800022c2:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022c6:	e8 19 e0 01 	orl	r9,0xe001
800022ca:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800022cc:	49 38       	lddpc	r8,80002318 <twim_read_packet+0xe8>
800022ce:	70 08       	ld.w	r8,r8[0x0]
800022d0:	49 a9       	lddpc	r9,80002338 <twim_read_packet+0x108>
800022d2:	72 09       	ld.w	r9,r9[0x0]
800022d4:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800022d6:	30 18       	mov	r8,1
800022d8:	8d 08       	st.w	r6[0x0],r8
	// Enable all interrupts
	cpu_irq_enable ();
800022da:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022dc:	49 48       	lddpc	r8,8000232c <twim_read_packet+0xfc>
800022de:	70 08       	ld.w	r8,r8[0x0]
800022e0:	58 08       	cp.w	r8,0
800022e2:	c0 80       	breq	800022f2 <twim_read_packet+0xc2>
800022e4:	c0 b8       	rjmp	800022fa <twim_read_packet+0xca>
		cpu_relax();
800022e6:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022ea:	6e 08       	ld.w	r8,r7[0x0]
800022ec:	58 08       	cp.w	r8,0
800022ee:	c0 30       	breq	800022f4 <twim_read_packet+0xc4>
800022f0:	c0 58       	rjmp	800022fa <twim_read_packet+0xca>
800022f2:	48 f7       	lddpc	r7,8000232c <twim_read_packet+0xfc>
800022f4:	f0 1f 00 12 	mcall	8000233c <twim_read_packet+0x10c>
800022f8:	cf 70       	breq	800022e6 <twim_read_packet+0xb6>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800022fa:	30 28       	mov	r8,2
800022fc:	8d 08       	st.w	r6[0x0],r8
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800022fe:	48 c8       	lddpc	r8,8000232c <twim_read_packet+0xfc>
80002300:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80002302:	5b c8       	cp.w	r8,-4
80002304:	c0 70       	breq	80002312 <twim_read_packet+0xe2>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002306:	48 a8       	lddpc	r8,8000232c <twim_read_packet+0xfc>
80002308:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
8000230a:	5b e8       	cp.w	r8,-2
8000230c:	c0 30       	breq	80002312 <twim_read_packet+0xe2>
8000230e:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80002312:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
80002316:	00 00       	add	r0,r0
80002318:	00 00       	add	r0,r0
8000231a:	05 38       	ld.ub	r8,r2++
8000231c:	80 00       	ld.sh	r0,r0[0x0]
8000231e:	21 54       	sub	r4,21
80002320:	00 00       	add	r0,r0
80002322:	05 3c       	ld.ub	r12,r2++
80002324:	00 00       	add	r0,r0
80002326:	05 40       	ld.w	r0,--r2
80002328:	00 00       	add	r0,r0
8000232a:	05 50       	ld.sh	r0,--r2
8000232c:	00 00       	add	r0,r0
8000232e:	05 44       	ld.w	r4,--r2
80002330:	00 00       	add	r0,r0
80002332:	05 48       	ld.w	r8,--r2
80002334:	00 00       	add	r0,r0
80002336:	05 58       	ld.sh	r8,--r2
80002338:	00 00       	add	r0,r0
8000233a:	05 4c       	ld.w	r12,--r2
8000233c:	80 00       	ld.sh	r0,r0[0x0]
8000233e:	21 44       	sub	r4,20

80002340 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80002340:	eb cd 40 e0 	pushm	r5-r7,lr
80002344:	18 97       	mov	r7,r12
80002346:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002348:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000234c:	30 0a       	mov	r10,0
8000234e:	4a 69       	lddpc	r9,800023e4 <twim_master_init+0xa4>
80002350:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80002352:	e6 18 00 01 	andh	r8,0x1,COH
80002356:	c0 b1       	brne	8000236c <twim_master_init+0x2c>
		cpu_irq_disable ();
80002358:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
8000235a:	3f f8       	mov	r8,-1
8000235c:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000235e:	30 18       	mov	r8,1
80002360:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002362:	e0 68 00 80 	mov	r8,128
80002366:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
80002368:	d5 03       	csrf	0x10
8000236a:	c0 88       	rjmp	8000237a <twim_master_init+0x3a>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
8000236c:	3f f8       	mov	r8,-1
8000236e:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002370:	30 18       	mov	r8,1
80002372:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002374:	e0 68 00 80 	mov	r8,128
80002378:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
8000237a:	3f f8       	mov	r8,-1
8000237c:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000237e:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002382:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
80002384:	30 1a       	mov	r10,1
80002386:	e0 6b 02 80 	mov	r11,640
8000238a:	49 8c       	lddpc	r12,800023e8 <twim_master_init+0xa8>
8000238c:	f0 1f 00 18 	mcall	800023ec <twim_master_init+0xac>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002390:	e6 16 00 01 	andh	r6,0x1,COH
80002394:	c0 21       	brne	80002398 <twim_master_init+0x58>
      cpu_irq_enable();
80002396:	d5 03       	csrf	0x10
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
80002398:	eb 39 00 0c 	ld.ub	r9,r5[12]
8000239c:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
8000239e:	f0 09 18 00 	cp.b	r9,r8
800023a2:	f9 b8 01 10 	movne	r8,16
800023a6:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
800023aa:	f9 b8 01 ff 	movne	r8,-1
800023ae:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800023b2:	6a 0a       	ld.w	r10,r5[0x0]
800023b4:	6a 1b       	ld.w	r11,r5[0x4]
800023b6:	0e 9c       	mov	r12,r7
800023b8:	f0 1f 00 0e 	mcall	800023f0 <twim_master_init+0xb0>
800023bc:	5b 8c       	cp.w	r12,-8
800023be:	c1 00       	breq	800023de <twim_master_init+0x9e>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800023c0:	6a 2b       	ld.w	r11,r5[0x8]
800023c2:	0e 9c       	mov	r12,r7
800023c4:	f0 1f 00 0c 	mcall	800023f4 <twim_master_init+0xb4>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023c8:	48 78       	lddpc	r8,800023e4 <twim_master_init+0xa4>
800023ca:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023cc:	5b c8       	cp.w	r8,-4
800023ce:	c0 70       	breq	800023dc <twim_master_init+0x9c>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023d0:	48 58       	lddpc	r8,800023e4 <twim_master_init+0xa4>
800023d2:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023d4:	5b e8       	cp.w	r8,-2
800023d6:	c0 30       	breq	800023dc <twim_master_init+0x9c>
800023d8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800023dc:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
800023de:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800023e2:	00 00       	add	r0,r0
800023e4:	00 00       	add	r0,r0
800023e6:	05 44       	ld.w	r4,--r2
800023e8:	80 00       	ld.sh	r0,r0[0x0]
800023ea:	20 04       	sub	r4,0
800023ec:	80 00       	ld.sh	r0,r0[0x0]
800023ee:	26 dc       	sub	r12,109
800023f0:	80 00       	ld.sh	r0,r0[0x0]
800023f2:	20 e0       	sub	r0,14
800023f4:	80 00       	ld.sh	r0,r0[0x0]
800023f6:	22 14       	sub	r4,33

800023f8 <eic_init>:
#include "eic.h"



void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
800023f8:	eb cd 40 e0 	pushm	r5-r7,lr
	int i;
	for (i = 0; i < nb_lines; i++)
800023fc:	58 0a       	cp.w	r10,0
800023fe:	c6 30       	breq	800024c4 <eic_init+0xcc>
80002400:	30 08       	mov	r8,0
80002402:	10 97       	mov	r7,r8
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002404:	30 19       	mov	r9,1
80002406:	30 1e       	mov	lr,1
80002408:	f0 08 00 18 	add	r8,r8,r8<<0x1
8000240c:	f6 08 00 18 	add	r8,r11,r8<<0x1
80002410:	11 96       	ld.ub	r6,r8[0x1]
80002412:	f2 06 18 00 	cp.b	r6,r9
80002416:	c0 71       	brne	80002424 <eic_init+0x2c>
			? (eic->mode | (1 << opt[i].eic_line))
80002418:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
8000241a:	11 86       	ld.ub	r6,r8[0x0]
8000241c:	fc 06 09 46 	lsl	r6,lr,r6
80002420:	0a 46       	or	r6,r5
80002422:	c0 78       	rjmp	80002430 <eic_init+0x38>
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
80002424:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002426:	11 86       	ld.ub	r6,r8[0x0]
80002428:	fc 06 09 46 	lsl	r6,lr,r6
8000242c:	5c d6       	com	r6
8000242e:	0a 66       	and	r6,r5
80002430:	99 56       	st.w	r12[0x14],r6
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002432:	11 a6       	ld.ub	r6,r8[0x2]
80002434:	f2 06 18 00 	cp.b	r6,r9
80002438:	c0 71       	brne	80002446 <eic_init+0x4e>
			? (eic->edge | (1 << opt[i].eic_line))
8000243a:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
8000243c:	11 86       	ld.ub	r6,r8[0x0]
8000243e:	fc 06 09 46 	lsl	r6,lr,r6
80002442:	0a 46       	or	r6,r5
80002444:	c0 78       	rjmp	80002452 <eic_init+0x5a>
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
80002446:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002448:	11 86       	ld.ub	r6,r8[0x0]
8000244a:	fc 06 09 46 	lsl	r6,lr,r6
8000244e:	5c d6       	com	r6
80002450:	0a 66       	and	r6,r5
80002452:	99 66       	st.w	r12[0x18],r6
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002454:	11 b6       	ld.ub	r6,r8[0x3]
80002456:	f2 06 18 00 	cp.b	r6,r9
8000245a:	c0 71       	brne	80002468 <eic_init+0x70>
			? (eic->level | (1 << opt[i].eic_line))
8000245c:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000245e:	11 86       	ld.ub	r6,r8[0x0]
80002460:	fc 06 09 46 	lsl	r6,lr,r6
80002464:	0a 46       	or	r6,r5
80002466:	c0 78       	rjmp	80002474 <eic_init+0x7c>
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
80002468:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000246a:	11 86       	ld.ub	r6,r8[0x0]
8000246c:	fc 06 09 46 	lsl	r6,lr,r6
80002470:	5c d6       	com	r6
80002472:	0a 66       	and	r6,r5
80002474:	99 76       	st.w	r12[0x1c],r6
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002476:	11 c6       	ld.ub	r6,r8[0x4]
80002478:	f2 06 18 00 	cp.b	r6,r9
8000247c:	c0 71       	brne	8000248a <eic_init+0x92>
			? (eic->filter | (1 << opt[i].eic_line))
8000247e:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002480:	11 86       	ld.ub	r6,r8[0x0]
80002482:	fc 06 09 46 	lsl	r6,lr,r6
80002486:	0a 46       	or	r6,r5
80002488:	c0 78       	rjmp	80002496 <eic_init+0x9e>
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
8000248a:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
8000248c:	11 86       	ld.ub	r6,r8[0x0]
8000248e:	fc 06 09 46 	lsl	r6,lr,r6
80002492:	5c d6       	com	r6
80002494:	0a 66       	and	r6,r5
80002496:	99 86       	st.w	r12[0x20],r6
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
80002498:	11 d6       	ld.ub	r6,r8[0x5]
8000249a:	f2 06 18 00 	cp.b	r6,r9
8000249e:	c0 71       	brne	800024ac <eic_init+0xb4>
			? (eic->async | (1 << opt[i].eic_line))
800024a0:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024a2:	11 88       	ld.ub	r8,r8[0x0]
800024a4:	fc 08 09 48 	lsl	r8,lr,r8
800024a8:	0c 48       	or	r8,r6
800024aa:	c0 78       	rjmp	800024b8 <eic_init+0xc0>
			? (eic->async | (1 << opt[i].eic_line))
			: (eic->async & ~(1 << opt[i].eic_line));
800024ac:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024ae:	11 88       	ld.ub	r8,r8[0x0]
800024b0:	fc 08 09 48 	lsl	r8,lr,r8
800024b4:	5c d8       	com	r8
800024b6:	0c 68       	and	r8,r6
800024b8:	99 a8       	st.w	r12[0x28],r8


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
800024ba:	2f f7       	sub	r7,-1
800024bc:	0e 98       	mov	r8,r7
800024be:	0e 3a       	cp.w	r10,r7
800024c0:	fe 9b ff a4 	brhi	80002408 <eic_init+0x10>
800024c4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800024c8 <eic_enable_line>:
}

void eic_enable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->en = 1 << line_number;
800024c8:	30 18       	mov	r8,1
800024ca:	f0 0b 09 48 	lsl	r8,r8,r11
800024ce:	99 c8       	st.w	r12[0x30],r8
}
800024d0:	5e fc       	retal	r12

800024d2 <eic_enable_interrupt_line>:
}

void eic_enable_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->ier = 1 << line_number;
800024d2:	30 18       	mov	r8,1
800024d4:	f0 0b 09 48 	lsl	r8,r8,r11
800024d8:	99 08       	st.w	r12[0x0],r8
}
800024da:	5e fc       	retal	r12

800024dc <eic_clear_interrupt_line>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800024dc:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800024e0:	d3 03       	ssrf	0x10

void eic_clear_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->icr = 1 << line_number;
800024e2:	30 19       	mov	r9,1
800024e4:	f2 0b 09 4b 	lsl	r11,r9,r11
800024e8:	99 4b       	st.w	r12[0x10],r11
	eic->isr;
800024ea:	78 39       	ld.w	r9,r12[0xc]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800024ec:	e6 18 00 01 	andh	r8,0x1,COH
800024f0:	c0 21       	brne	800024f4 <eic_clear_interrupt_line+0x18>
      cpu_irq_enable();
800024f2:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
800024f4:	5e fc       	retal	r12
800024f6:	d7 03       	nop

800024f8 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800024f8:	f8 08 16 05 	lsr	r8,r12,0x5
800024fc:	a9 78       	lsl	r8,0x9
800024fe:	e0 28 d4 00 	sub	r8,54272

	/* Enable the correct function. */
	switch (function) {
80002502:	58 7b       	cp.w	r11,7
80002504:	e0 8b 00 05 	brhi	8000250e <gpio_enable_module_pin+0x16>
80002508:	4a 09       	lddpc	r9,80002588 <gpio_enable_module_pin+0x90>
8000250a:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
8000250e:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002510:	30 19       	mov	r9,1
80002512:	f2 0c 09 49 	lsl	r9,r9,r12
80002516:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002518:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000251a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000251c:	c3 18       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000251e:	30 19       	mov	r9,1
80002520:	f2 0c 09 49 	lsl	r9,r9,r12
80002524:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002526:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002528:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000252a:	c2 a8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000252c:	30 19       	mov	r9,1
8000252e:	f2 0c 09 49 	lsl	r9,r9,r12
80002532:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002534:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002536:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002538:	c2 38       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000253a:	30 19       	mov	r9,1
8000253c:	f2 0c 09 49 	lsl	r9,r9,r12
80002540:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002542:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002544:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002546:	c1 c8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002548:	30 19       	mov	r9,1
8000254a:	f2 0c 09 49 	lsl	r9,r9,r12
8000254e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002550:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002552:	91 d9       	st.w	r8[0x34],r9
		break;
80002554:	c1 58       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002556:	30 19       	mov	r9,1
80002558:	f2 0c 09 49 	lsl	r9,r9,r12
8000255c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000255e:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002560:	91 d9       	st.w	r8[0x34],r9
		break;
80002562:	c0 e8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002564:	30 19       	mov	r9,1
80002566:	f2 0c 09 49 	lsl	r9,r9,r12
8000256a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000256c:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000256e:	91 d9       	st.w	r8[0x34],r9
		break;
80002570:	c0 78       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002572:	30 19       	mov	r9,1
80002574:	f2 0c 09 49 	lsl	r9,r9,r12
80002578:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000257a:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000257c:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000257e:	30 19       	mov	r9,1
80002580:	f2 0c 09 4c 	lsl	r12,r9,r12
80002584:	91 2c       	st.w	r8[0x8],r12
80002586:	5e fd       	retal	0
80002588:	80 00       	ld.sh	r0,r0[0x0]
8000258a:	98 00       	ld.sh	r0,r12[0x0]

8000258c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000258c:	d4 21       	pushm	r4-r7,lr
8000258e:	18 97       	mov	r7,r12
80002590:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002592:	58 0b       	cp.w	r11,0
80002594:	c0 31       	brne	8000259a <gpio_enable_module+0xe>
80002596:	30 05       	mov	r5,0
80002598:	c0 d8       	rjmp	800025b2 <gpio_enable_module+0x26>
8000259a:	30 06       	mov	r6,0
8000259c:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000259e:	6e 1b       	ld.w	r11,r7[0x4]
800025a0:	6e 0c       	ld.w	r12,r7[0x0]
800025a2:	f0 1f 00 06 	mcall	800025b8 <gpio_enable_module+0x2c>
800025a6:	18 45       	or	r5,r12
		gpiomap++;
800025a8:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800025aa:	2f f6       	sub	r6,-1
800025ac:	0c 34       	cp.w	r4,r6
800025ae:	fe 9b ff f8 	brhi	8000259e <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800025b2:	0a 9c       	mov	r12,r5
800025b4:	d8 22       	popm	r4-r7,pc
800025b6:	00 00       	add	r0,r0
800025b8:	80 00       	ld.sh	r0,r0[0x0]
800025ba:	24 f8       	sub	r8,79

800025bc <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800025bc:	f8 08 16 05 	lsr	r8,r12,0x5
800025c0:	a9 78       	lsl	r8,0x9
800025c2:	e0 28 d4 00 	sub	r8,54272
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
800025c6:	16 99       	mov	r9,r11
800025c8:	e2 19 00 04 	andl	r9,0x4,COH
800025cc:	c0 70       	breq	800025da <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
800025ce:	30 19       	mov	r9,1
800025d0:	f2 0c 09 49 	lsl	r9,r9,r12
800025d4:	f1 49 00 74 	st.w	r8[116],r9
800025d8:	c0 68       	rjmp	800025e4 <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800025da:	30 19       	mov	r9,1
800025dc:	f2 0c 09 49 	lsl	r9,r9,r12
800025e0:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800025e4:	16 99       	mov	r9,r11
800025e6:	e2 19 00 80 	andl	r9,0x80,COH
800025ea:	c2 40       	breq	80002632 <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
800025ec:	16 99       	mov	r9,r11
800025ee:	e2 19 01 80 	andl	r9,0x180,COH
800025f2:	c0 90       	breq	80002604 <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800025f4:	30 19       	mov	r9,1
800025f6:	f2 0c 09 49 	lsl	r9,r9,r12
800025fa:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800025fe:	f1 49 00 b8 	st.w	r8[184],r9
80002602:	c1 88       	rjmp	80002632 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
80002604:	16 99       	mov	r9,r11
80002606:	e2 19 02 80 	andl	r9,0x280,COH
8000260a:	c0 90       	breq	8000261c <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
8000260c:	30 19       	mov	r9,1
8000260e:	f2 0c 09 49 	lsl	r9,r9,r12
80002612:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80002616:	f1 49 00 b8 	st.w	r8[184],r9
8000261a:	c0 c8       	rjmp	80002632 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
8000261c:	16 99       	mov	r9,r11
8000261e:	e2 19 03 80 	andl	r9,0x380,COH
80002622:	c0 80       	breq	80002632 <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002624:	30 19       	mov	r9,1
80002626:	f2 0c 09 49 	lsl	r9,r9,r12
8000262a:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
8000262e:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80002632:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
80002636:	c1 50       	breq	80002660 <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
80002638:	e2 1b 00 02 	andl	r11,0x2,COH
8000263c:	c0 70       	breq	8000264a <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
8000263e:	30 19       	mov	r9,1
80002640:	f2 0c 09 49 	lsl	r9,r9,r12
80002644:	f1 49 00 54 	st.w	r8[84],r9
80002648:	c0 68       	rjmp	80002654 <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
8000264a:	30 19       	mov	r9,1
8000264c:	f2 0c 09 49 	lsl	r9,r9,r12
80002650:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80002654:	30 19       	mov	r9,1
80002656:	f2 0c 09 49 	lsl	r9,r9,r12
8000265a:	f1 49 00 44 	st.w	r8[68],r9
8000265e:	c0 68       	rjmp	8000266a <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80002660:	30 19       	mov	r9,1
80002662:	f2 0c 09 49 	lsl	r9,r9,r12
80002666:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000266a:	30 19       	mov	r9,1
8000266c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002670:	91 1c       	st.w	r8[0x4],r12
}
80002672:	5e fc       	retal	r12

80002674 <gpio_set_pin_high>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002674:	f8 08 16 05 	lsr	r8,r12,0x5
80002678:	a9 78       	lsl	r8,0x9
8000267a:	e0 28 d4 00 	sub	r8,54272
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
8000267e:	30 19       	mov	r9,1
80002680:	f2 0c 09 4c 	lsl	r12,r9,r12
80002684:	f1 4c 00 54 	st.w	r8[84],r12
}
80002688:	5e fc       	retal	r12

8000268a <gpio_set_pin_low>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000268a:	f8 08 16 05 	lsr	r8,r12,0x5
8000268e:	a9 78       	lsl	r8,0x9
80002690:	e0 28 d4 00 	sub	r8,54272
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002694:	30 19       	mov	r9,1
80002696:	f2 0c 09 4c 	lsl	r12,r9,r12
8000269a:	f1 4c 00 58 	st.w	r8[88],r12
}
8000269e:	5e fc       	retal	r12

800026a0 <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800026a0:	f8 08 16 05 	lsr	r8,r12,0x5
800026a4:	a9 78       	lsl	r8,0x9
800026a6:	e0 28 d4 00 	sub	r8,54272
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
800026aa:	30 19       	mov	r9,1
800026ac:	f2 0c 09 4c 	lsl	r12,r9,r12
800026b0:	f1 4c 00 5c 	st.w	r8[92],r12
}
800026b4:	5e fc       	retal	r12

800026b6 <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800026b6:	f8 08 16 05 	lsr	r8,r12,0x5
800026ba:	a9 78       	lsl	r8,0x9
800026bc:	e0 28 d4 00 	sub	r8,54272
	/* Work around for the erratum - Disable the interrupt, clear it by
	 * writing */
	/* a one to GPIO.IFRC, then enable the interrupt. */

	/* Save interrupt enable register. */
	uint32_t const gpio_ier = gpio_port->ier;
800026c0:	f0 f9 00 90 	ld.w	r9,r8[144]

	/* Disable interrupt. */
	gpio_port->ierc = gpio_ier;
800026c4:	f1 49 00 98 	st.w	r8[152],r9

	/* Clear pin interrupt. */
	gpio_port->ifrc = 1 << (pin & 0x1F);
800026c8:	30 1a       	mov	r10,1
800026ca:	f4 0c 09 4c 	lsl	r12,r10,r12
800026ce:	f1 4c 00 d8 	st.w	r8[216],r12

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
800026d2:	f1 49 00 90 	st.w	r8[144],r9
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
#endif
}
800026d6:	5e fc       	retal	r12

800026d8 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800026d8:	c0 08       	rjmp	800026d8 <_unhandled_interrupt>
800026da:	d7 03       	nop

800026dc <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800026dc:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
800026e0:	49 99       	lddpc	r9,80002744 <INTC_register_interrupt+0x68>
800026e2:	f2 08 00 39 	add	r9,r9,r8<<0x3
800026e6:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800026ea:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800026ec:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800026f0:	58 0a       	cp.w	r10,0
800026f2:	c0 91       	brne	80002704 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800026f4:	49 59       	lddpc	r9,80002748 <INTC_register_interrupt+0x6c>
800026f6:	49 6a       	lddpc	r10,8000274c <INTC_register_interrupt+0x70>
800026f8:	12 1a       	sub	r10,r9
800026fa:	fe 79 10 00 	mov	r9,-61440
800026fe:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002702:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002704:	58 1a       	cp.w	r10,1
80002706:	c0 a1       	brne	8000271a <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002708:	49 09       	lddpc	r9,80002748 <INTC_register_interrupt+0x6c>
8000270a:	49 2a       	lddpc	r10,80002750 <INTC_register_interrupt+0x74>
8000270c:	12 1a       	sub	r10,r9
8000270e:	bf aa       	sbr	r10,0x1e
80002710:	fe 79 10 00 	mov	r9,-61440
80002714:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002718:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
8000271a:	58 2a       	cp.w	r10,2
8000271c:	c0 a1       	brne	80002730 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000271e:	48 b9       	lddpc	r9,80002748 <INTC_register_interrupt+0x6c>
80002720:	48 da       	lddpc	r10,80002754 <INTC_register_interrupt+0x78>
80002722:	12 1a       	sub	r10,r9
80002724:	bf ba       	sbr	r10,0x1f
80002726:	fe 79 10 00 	mov	r9,-61440
8000272a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000272e:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002730:	48 69       	lddpc	r9,80002748 <INTC_register_interrupt+0x6c>
80002732:	48 aa       	lddpc	r10,80002758 <INTC_register_interrupt+0x7c>
80002734:	12 1a       	sub	r10,r9
80002736:	ea 1a c0 00 	orh	r10,0xc000
8000273a:	fe 79 10 00 	mov	r9,-61440
8000273e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002742:	5e fc       	retal	r12
80002744:	80 00       	ld.sh	r0,r0[0x0]
80002746:	98 20       	ld.sh	r0,r12[0x4]
80002748:	80 00       	ld.sh	r0,r0[0x0]
8000274a:	96 00       	ld.sh	r0,r11[0x0]
8000274c:	80 00       	ld.sh	r0,r0[0x0]
8000274e:	97 04       	st.w	r11[0x0],r4
80002750:	80 00       	ld.sh	r0,r0[0x0]
80002752:	97 12       	st.w	r11[0x4],r2
80002754:	80 00       	ld.sh	r0,r0[0x0]
80002756:	97 20       	st.w	r11[0x8],r0
80002758:	80 00       	ld.sh	r0,r0[0x0]
8000275a:	97 2e       	st.w	r11[0x8],lr

8000275c <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
8000275c:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000275e:	49 18       	lddpc	r8,800027a0 <INTC_init_interrupts+0x44>
80002760:	e3 b8 00 01 	mtsr	0x4,r8
80002764:	49 0e       	lddpc	lr,800027a4 <INTC_init_interrupts+0x48>
80002766:	30 07       	mov	r7,0
80002768:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000276a:	49 0c       	lddpc	r12,800027a8 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000276c:	49 05       	lddpc	r5,800027ac <INTC_init_interrupts+0x50>
8000276e:	10 15       	sub	r5,r8
80002770:	fe 76 10 00 	mov	r6,-61440
80002774:	c1 08       	rjmp	80002794 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002776:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002778:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000277a:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000277c:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002780:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002782:	10 3a       	cp.w	r10,r8
80002784:	fe 9b ff fc 	brhi	8000277c <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002788:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
8000278c:	2f f7       	sub	r7,-1
8000278e:	2f 8e       	sub	lr,-8
80002790:	59 f7       	cp.w	r7,31
80002792:	c0 50       	breq	8000279c <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002794:	7c 08       	ld.w	r8,lr[0x0]
80002796:	58 08       	cp.w	r8,0
80002798:	ce f1       	brne	80002776 <INTC_init_interrupts+0x1a>
8000279a:	cf 7b       	rjmp	80002788 <INTC_init_interrupts+0x2c>
8000279c:	d8 22       	popm	r4-r7,pc
8000279e:	00 00       	add	r0,r0
800027a0:	80 00       	ld.sh	r0,r0[0x0]
800027a2:	96 00       	ld.sh	r0,r11[0x0]
800027a4:	80 00       	ld.sh	r0,r0[0x0]
800027a6:	98 20       	ld.sh	r0,r12[0x4]
800027a8:	80 00       	ld.sh	r0,r0[0x0]
800027aa:	26 d8       	sub	r8,109
800027ac:	80 00       	ld.sh	r0,r0[0x0]
800027ae:	97 04       	st.w	r11[0x0],r4

800027b0 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800027b0:	fe 78 10 00 	mov	r8,-61440
800027b4:	e0 69 00 83 	mov	r9,131
800027b8:	f2 0c 01 0c 	sub	r12,r9,r12
800027bc:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
800027c0:	f2 ca ff c0 	sub	r10,r9,-64
800027c4:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800027c8:	58 08       	cp.w	r8,0
800027ca:	c0 21       	brne	800027ce <_get_interrupt_handler+0x1e>
800027cc:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
800027ce:	f0 08 12 00 	clz	r8,r8
800027d2:	48 5a       	lddpc	r10,800027e4 <_get_interrupt_handler+0x34>
800027d4:	f4 09 00 39 	add	r9,r10,r9<<0x3
800027d8:	f0 08 11 1f 	rsub	r8,r8,31
800027dc:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800027de:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800027e2:	5e fc       	retal	r12
800027e4:	80 00       	ld.sh	r0,r0[0x0]
800027e6:	98 20       	ld.sh	r0,r12[0x4]

800027e8 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
800027e8:	f8 c8 00 01 	sub	r8,r12,1
800027ec:	f0 0b 00 0b 	add	r11,r8,r11
800027f0:	f6 0c 0d 0a 	divu	r10,r11,r12
800027f4:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
800027f6:	f4 c8 00 01 	sub	r8,r10,1
800027fa:	e0 48 00 fe 	cp.w	r8,254
800027fe:	e0 88 00 03 	brls	80002804 <getBaudDiv+0x1c>
80002802:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002804:	5c 8c       	casts.h	r12
}
80002806:	5e fc       	retal	r12

80002808 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002808:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
8000280a:	30 18       	mov	r8,1
8000280c:	f0 0b 18 00 	cp.b	r11,r8
80002810:	5f be       	srhi	lr
80002812:	f0 0a 18 00 	cp.b	r10,r8
80002816:	5f b8       	srhi	r8
80002818:	fd e8 10 08 	or	r8,lr,r8
8000281c:	c0 30       	breq	80002822 <spi_selectionMode+0x1a>
8000281e:	30 2c       	mov	r12,2
80002820:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80002822:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80002824:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80002828:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
8000282c:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002830:	99 18       	st.w	r12[0x4],r8
80002832:	d8 0a       	popm	pc,r12=0

80002834 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002834:	78 18       	ld.w	r8,r12[0x4]
80002836:	ea 18 00 0f 	orh	r8,0xf
8000283a:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
8000283c:	78 18       	ld.w	r8,r12[0x4]
8000283e:	e2 18 00 04 	andl	r8,0x4,COH
80002842:	c0 f0       	breq	80002860 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002844:	30 e8       	mov	r8,14
80002846:	f0 0b 18 00 	cp.b	r11,r8
8000284a:	e0 8b 00 19 	brhi	8000287c <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
8000284e:	78 18       	ld.w	r8,r12[0x4]
80002850:	b1 6b       	lsl	r11,0x10
80002852:	ea 1b ff f0 	orh	r11,0xfff0
80002856:	e8 1b ff ff 	orl	r11,0xffff
8000285a:	10 6b       	and	r11,r8
8000285c:	99 1b       	st.w	r12[0x4],r11
8000285e:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002860:	30 38       	mov	r8,3
80002862:	f0 0b 18 00 	cp.b	r11,r8
80002866:	e0 8b 00 0b 	brhi	8000287c <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
8000286a:	78 18       	ld.w	r8,r12[0x4]
8000286c:	2f 0b       	sub	r11,-16
8000286e:	30 19       	mov	r9,1
80002870:	f2 0b 09 4b 	lsl	r11,r9,r11
80002874:	5c db       	com	r11
80002876:	10 6b       	and	r11,r8
80002878:	99 1b       	st.w	r12[0x4],r11
8000287a:	5e fd       	retal	0
8000287c:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
8000287e:	5e fc       	retal	r12

80002880 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002880:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002884:	c0 58       	rjmp	8000288e <spi_unselectChip+0xe>
		if (!timeout--) {
80002886:	58 08       	cp.w	r8,0
80002888:	c0 21       	brne	8000288c <spi_unselectChip+0xc>
8000288a:	5e ff       	retal	1
8000288c:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000288e:	78 49       	ld.w	r9,r12[0x10]
80002890:	e2 19 02 00 	andl	r9,0x200,COH
80002894:	cf 90       	breq	80002886 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002896:	78 18       	ld.w	r8,r12[0x4]
80002898:	ea 18 00 0f 	orh	r8,0xf
8000289c:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000289e:	fc 18 01 00 	movh	r8,0x100
800028a2:	99 08       	st.w	r12[0x0],r8
800028a4:	5e fd       	retal	0
800028a6:	d7 03       	nop

800028a8 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
800028a8:	eb cd 40 f8 	pushm	r3-r7,lr
800028ac:	18 95       	mov	r5,r12
800028ae:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800028b0:	f7 36 00 0c 	ld.ub	r6,r11[12]
800028b4:	30 38       	mov	r8,3
800028b6:	f0 06 18 00 	cp.b	r6,r8
800028ba:	e0 8b 00 4d 	brhi	80002954 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
800028be:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800028c2:	30 18       	mov	r8,1
800028c4:	f0 04 18 00 	cp.b	r4,r8
800028c8:	e0 8b 00 46 	brhi	80002954 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
800028cc:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800028d0:	30 78       	mov	r8,7
800028d2:	f0 03 18 00 	cp.b	r3,r8
800028d6:	e0 88 00 3f 	brls	80002954 <spi_setupChipReg+0xac>
800028da:	31 08       	mov	r8,16
800028dc:	f0 03 18 00 	cp.b	r3,r8
800028e0:	e0 8b 00 3a 	brhi	80002954 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
800028e4:	14 9b       	mov	r11,r10
800028e6:	6e 1c       	ld.w	r12,r7[0x4]
800028e8:	f0 1f 00 1d 	mcall	8000295c <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
800028ec:	c3 45       	brlt	80002954 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
800028ee:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
800028f0:	ec 09 16 01 	lsr	r9,r6,0x1
800028f4:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
800028f8:	ec 16 00 01 	eorl	r6,0x1
800028fc:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80002900:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80002904:	20 83       	sub	r3,8
80002906:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
8000290a:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
8000290e:	ef 39 00 09 	ld.ub	r9,r7[9]
80002912:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80002916:	ef 39 00 0a 	ld.ub	r9,r7[10]
8000291a:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
8000291e:	0f 89       	ld.ub	r9,r7[0x0]
80002920:	30 1a       	mov	r10,1
80002922:	f4 09 18 00 	cp.b	r9,r10
80002926:	c0 e0       	breq	80002942 <spi_setupChipReg+0x9a>
80002928:	c0 a3       	brcs	8000293c <spi_setupChipReg+0x94>
8000292a:	30 2a       	mov	r10,2
8000292c:	f4 09 18 00 	cp.b	r9,r10
80002930:	c0 c0       	breq	80002948 <spi_setupChipReg+0xa0>
80002932:	30 3a       	mov	r10,3
80002934:	f4 09 18 00 	cp.b	r9,r10
80002938:	c0 e1       	brne	80002954 <spi_setupChipReg+0xac>
8000293a:	c0 a8       	rjmp	8000294e <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
8000293c:	8b c8       	st.w	r5[0x30],r8
8000293e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80002942:	8b d8       	st.w	r5[0x34],r8
80002944:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80002948:	8b e8       	st.w	r5[0x38],r8
8000294a:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
8000294e:	8b f8       	st.w	r5[0x3c],r8
80002950:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80002954:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80002956:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000295a:	00 00       	add	r0,r0
8000295c:	80 00       	ld.sh	r0,r0[0x0]
8000295e:	27 e8       	sub	r8,126

80002960 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002960:	30 18       	mov	r8,1
80002962:	99 08       	st.w	r12[0x0],r8
}
80002964:	5e fc       	retal	r12

80002966 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80002966:	76 09       	ld.w	r9,r11[0x0]
80002968:	58 29       	cp.w	r9,2
8000296a:	e0 88 00 03 	brls	80002970 <tc_init_waveform+0xa>
8000296e:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002970:	76 18       	ld.w	r8,r11[0x4]
80002972:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80002976:	af ba       	sbr	r10,0xf
80002978:	10 9b       	mov	r11,r8
8000297a:	e6 1b c0 00 	andh	r11,0xc000,COH
8000297e:	16 4a       	or	r10,r11
80002980:	10 9b       	mov	r11,r8
80002982:	e6 1b 30 00 	andh	r11,0x3000,COH
80002986:	16 4a       	or	r10,r11
80002988:	10 9b       	mov	r11,r8
8000298a:	e6 1b 0c 00 	andh	r11,0xc00,COH
8000298e:	16 4a       	or	r10,r11
80002990:	10 9b       	mov	r11,r8
80002992:	e6 1b 03 00 	andh	r11,0x300,COH
80002996:	16 4a       	or	r10,r11
80002998:	10 9b       	mov	r11,r8
8000299a:	e6 1b 00 c0 	andh	r11,0xc0,COH
8000299e:	16 4a       	or	r10,r11
800029a0:	10 9b       	mov	r11,r8
800029a2:	e6 1b 00 30 	andh	r11,0x30,COH
800029a6:	16 4a       	or	r10,r11
800029a8:	10 9b       	mov	r11,r8
800029aa:	e6 1b 00 0c 	andh	r11,0xc,COH
800029ae:	16 4a       	or	r10,r11
800029b0:	10 9b       	mov	r11,r8
800029b2:	e6 1b 00 03 	andh	r11,0x3,COH
800029b6:	16 4a       	or	r10,r11
800029b8:	10 9b       	mov	r11,r8
800029ba:	e2 1b 60 00 	andl	r11,0x6000,COH
800029be:	16 4a       	or	r10,r11
800029c0:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
800029c4:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
800029c8:	10 9b       	mov	r11,r8
800029ca:	e2 1b 0c 00 	andl	r11,0xc00,COH
800029ce:	16 4a       	or	r10,r11
800029d0:	10 9b       	mov	r11,r8
800029d2:	e2 1b 03 00 	andl	r11,0x300,COH
800029d6:	16 4a       	or	r10,r11
800029d8:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
800029dc:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
800029e0:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
800029e4:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
800029e8:	10 9b       	mov	r11,r8
800029ea:	e2 1b 00 30 	andl	r11,0x30,COH
800029ee:	16 4a       	or	r10,r11
800029f0:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800029f4:	f5 e8 10 38 	or	r8,r10,r8<<0x3
800029f8:	a5 69       	lsl	r9,0x4
800029fa:	2f f9       	sub	r9,-1
800029fc:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80002a00:	5e fd       	retal	0

80002a02 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a02:	58 2b       	cp.w	r11,2
80002a04:	e0 88 00 03 	brls	80002a0a <tc_start+0x8>
80002a08:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80002a0a:	a7 6b       	lsl	r11,0x6
80002a0c:	16 0c       	add	r12,r11
80002a0e:	30 58       	mov	r8,5
80002a10:	99 08       	st.w	r12[0x0],r8
80002a12:	5e fd       	retal	0

80002a14 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a14:	58 2b       	cp.w	r11,2
80002a16:	e0 88 00 03 	brls	80002a1c <tc_stop+0x8>
80002a1a:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
80002a1c:	a7 6b       	lsl	r11,0x6
80002a1e:	16 0c       	add	r12,r11
80002a20:	30 28       	mov	r8,2
80002a22:	99 08       	st.w	r12[0x0],r8
80002a24:	5e fd       	retal	0

80002a26 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a26:	58 2b       	cp.w	r11,2
80002a28:	e0 88 00 03 	brls	80002a2e <tc_read_sr+0x8>
80002a2c:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80002a2e:	a7 6b       	lsl	r11,0x6
80002a30:	2e 0b       	sub	r11,-32
80002a32:	16 0c       	add	r12,r11
80002a34:	78 0c       	ld.w	r12,r12[0x0]
}
80002a36:	5e fc       	retal	r12

80002a38 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a38:	58 2b       	cp.w	r11,2
80002a3a:	e0 88 00 03 	brls	80002a40 <tc_write_rc+0x8>
80002a3e:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80002a40:	f6 08 15 04 	lsl	r8,r11,0x4
80002a44:	2f f8       	sub	r8,-1
80002a46:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002a4a:	e2 18 80 00 	andl	r8,0x8000,COH
80002a4e:	c0 c0       	breq	80002a66 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80002a50:	a7 6b       	lsl	r11,0x6
80002a52:	16 0c       	add	r12,r11
80002a54:	2e 4c       	sub	r12,-28
80002a56:	78 08       	ld.w	r8,r12[0x0]
80002a58:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002a5c:	e0 18 00 00 	andl	r8,0x0
80002a60:	f3 e8 10 08 	or	r8,r9,r8
80002a64:	99 08       	st.w	r12[0x0],r8

  return value;
80002a66:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002a6a:	5e fc       	retal	r12

80002a6c <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80002a6c:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002a70:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a74:	58 2b       	cp.w	r11,2
80002a76:	e0 88 00 04 	brls	80002a7e <tc_configure_interrupts+0x12>
80002a7a:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80002a7e:	ee 19 00 01 	eorh	r9,0x1
80002a82:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002a86:	74 08       	ld.w	r8,r10[0x0]
80002a88:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80002a8c:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002a90:	a7 6e       	lsl	lr,0x6
80002a92:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002a96:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80002a9a:	0e 4e       	or	lr,r7
80002a9c:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002aa0:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002aa4:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002aa8:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80002aac:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002ab0:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002ab4:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002ab8:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80002abc:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002ac0:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002ac4:	f6 0e 15 06 	lsl	lr,r11,0x6
80002ac8:	f8 0e 00 0e 	add	lr,r12,lr
80002acc:	2d ce       	sub	lr,-36
80002ace:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002ad0:	58 09       	cp.w	r9,0
80002ad2:	c0 20       	breq	80002ad6 <tc_configure_interrupts+0x6a>
80002ad4:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002ad6:	74 08       	ld.w	r8,r10[0x0]
80002ad8:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80002adc:	e0 65 00 80 	mov	r5,128
80002ae0:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002ae4:	74 08       	ld.w	r8,r10[0x0]
80002ae6:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80002aea:	f9 b4 00 40 	moveq	r4,64
80002aee:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002af2:	74 08       	ld.w	r8,r10[0x0]
80002af4:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002af8:	f9 b3 00 20 	moveq	r3,32
80002afc:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002b00:	74 08       	ld.w	r8,r10[0x0]
80002b02:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80002b06:	f9 b2 00 10 	moveq	r2,16
80002b0a:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80002b0e:	74 08       	ld.w	r8,r10[0x0]
80002b10:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002b14:	f9 b6 00 08 	moveq	r6,8
80002b18:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80002b1c:	74 08       	ld.w	r8,r10[0x0]
80002b1e:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80002b22:	f9 b7 00 04 	moveq	r7,4
80002b26:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80002b2a:	74 08       	ld.w	r8,r10[0x0]
80002b2c:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002b30:	f9 be 00 02 	moveq	lr,2
80002b34:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002b38:	74 08       	ld.w	r8,r10[0x0]
80002b3a:	ec 18 00 01 	eorl	r8,0x1
80002b3e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002b42:	eb e8 10 08 	or	r8,r5,r8
80002b46:	08 48       	or	r8,r4
80002b48:	06 48       	or	r8,r3
80002b4a:	04 48       	or	r8,r2
80002b4c:	0c 48       	or	r8,r6
80002b4e:	0e 48       	or	r8,r7
80002b50:	1c 48       	or	r8,lr
80002b52:	f6 0a 15 06 	lsl	r10,r11,0x6
80002b56:	f8 0a 00 0a 	add	r10,r12,r10
80002b5a:	2d 8a       	sub	r10,-40
80002b5c:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80002b5e:	a7 6b       	lsl	r11,0x6
80002b60:	2e 0b       	sub	r11,-32
80002b62:	16 0c       	add	r12,r11
80002b64:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002b66:	58 09       	cp.w	r9,0
80002b68:	c0 31       	brne	80002b6e <tc_configure_interrupts+0x102>
80002b6a:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80002b6e:	d5 03       	csrf	0x10
80002b70:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002b74 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80002b74:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002b76:	f6 08 15 04 	lsl	r8,r11,0x4
80002b7a:	14 38       	cp.w	r8,r10
80002b7c:	f9 b8 08 10 	movls	r8,16
80002b80:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80002b84:	f0 0b 02 4b 	mul	r11,r8,r11
80002b88:	f6 09 16 01 	lsr	r9,r11,0x1
80002b8c:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80002b90:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80002b94:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002b98:	f2 cb 00 01 	sub	r11,r9,1
80002b9c:	e0 4b ff fe 	cp.w	r11,65534
80002ba0:	e0 88 00 03 	brls	80002ba6 <usart_set_async_baudrate+0x32>
80002ba4:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80002ba6:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002ba8:	e8 6e 00 00 	mov	lr,524288
80002bac:	59 08       	cp.w	r8,16
80002bae:	fc 08 17 10 	movne	r8,lr
80002bb2:	f9 b8 00 00 	moveq	r8,0
80002bb6:	e4 1b ff f7 	andh	r11,0xfff7
80002bba:	e0 1b fe cf 	andl	r11,0xfecf
80002bbe:	16 48       	or	r8,r11
80002bc0:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80002bc2:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80002bc6:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80002bca:	99 89       	st.w	r12[0x20],r9
80002bcc:	d8 0a       	popm	pc,r12=0

80002bce <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80002bce:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80002bd0:	e2 18 00 02 	andl	r8,0x2,COH
80002bd4:	c0 31       	brne	80002bda <usart_write_char+0xc>
80002bd6:	30 2c       	mov	r12,2
80002bd8:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80002bda:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002bde:	99 7b       	st.w	r12[0x1c],r11
80002be0:	5e fd       	retal	0
80002be2:	d7 03       	nop

80002be4 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80002be4:	eb cd 40 e0 	pushm	r5-r7,lr
80002be8:	18 96       	mov	r6,r12
80002bea:	16 95       	mov	r5,r11
80002bec:	e0 67 27 0f 	mov	r7,9999
80002bf0:	c0 68       	rjmp	80002bfc <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80002bf2:	58 07       	cp.w	r7,0
80002bf4:	c0 31       	brne	80002bfa <usart_putchar+0x16>
80002bf6:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80002bfa:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80002bfc:	0a 9b       	mov	r11,r5
80002bfe:	0c 9c       	mov	r12,r6
80002c00:	f0 1f 00 03 	mcall	80002c0c <usart_putchar+0x28>
80002c04:	cf 71       	brne	80002bf2 <usart_putchar+0xe>

  return USART_SUCCESS;
}
80002c06:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002c0a:	00 00       	add	r0,r0
80002c0c:	80 00       	ld.sh	r0,r0[0x0]
80002c0e:	2b ce       	sub	lr,-68

80002c10 <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, uint8_t *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80002c10:	78 58       	ld.w	r8,r12[0x14]
80002c12:	e2 18 00 e0 	andl	r8,0xe0,COH
80002c16:	c0 30       	breq	80002c1c <usart_read_char+0xc>
80002c18:	30 4c       	mov	r12,4
80002c1a:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80002c1c:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80002c1e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002c22:	f9 bc 00 03 	moveq	r12,3
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80002c26:	f9 f8 10 06 	ld.wne	r8,r12[0x18]
80002c2a:	f7 f8 1e 00 	st.bne	r11[0x0],r8
80002c2e:	f9 bc 01 00 	movne	r12,0
    return USART_SUCCESS;
  }
  else
    return USART_RX_EMPTY;
}
80002c32:	5e fc       	retal	r12

80002c34 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80002c34:	eb cd 40 c0 	pushm	r6-r7,lr
80002c38:	18 96       	mov	r6,r12
80002c3a:	16 97       	mov	r7,r11
  while (*string != '\0')
80002c3c:	17 8b       	ld.ub	r11,r11[0x0]
80002c3e:	58 0b       	cp.w	r11,0
80002c40:	c0 80       	breq	80002c50 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80002c42:	2f f7       	sub	r7,-1
80002c44:	0c 9c       	mov	r12,r6
80002c46:	f0 1f 00 04 	mcall	80002c54 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80002c4a:	0f 8b       	ld.ub	r11,r7[0x0]
80002c4c:	58 0b       	cp.w	r11,0
80002c4e:	cf a1       	brne	80002c42 <usart_write_line+0xe>
80002c50:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002c54:	80 00       	ld.sh	r0,r0[0x0]
80002c56:	2b e4       	sub	r4,-66

80002c58 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80002c58:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002c5c:	e6 18 00 01 	andh	r8,0x1,COH
80002c60:	c0 71       	brne	80002c6e <usart_reset+0x16>
80002c62:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002c64:	3f f8       	mov	r8,-1
80002c66:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002c68:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80002c6a:	d5 03       	csrf	0x10
80002c6c:	c0 48       	rjmp	80002c74 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80002c6e:	3f f8       	mov	r8,-1
80002c70:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002c72:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002c74:	30 08       	mov	r8,0
80002c76:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80002c78:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80002c7a:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002c7c:	e8 68 61 0c 	mov	r8,549132
80002c80:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80002c82:	5e fc       	retal	r12

80002c84 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002c84:	eb cd 40 e0 	pushm	r5-r7,lr
80002c88:	18 96       	mov	r6,r12
80002c8a:	16 97       	mov	r7,r11
80002c8c:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80002c8e:	f0 1f 00 2f 	mcall	80002d48 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80002c92:	58 07       	cp.w	r7,0
80002c94:	c5 80       	breq	80002d44 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80002c96:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002c98:	30 49       	mov	r9,4
80002c9a:	f2 08 18 00 	cp.b	r8,r9
80002c9e:	e0 88 00 53 	brls	80002d44 <usart_init_rs232+0xc0>
80002ca2:	30 99       	mov	r9,9
80002ca4:	f2 08 18 00 	cp.b	r8,r9
80002ca8:	e0 8b 00 4e 	brhi	80002d44 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002cac:	0f d9       	ld.ub	r9,r7[0x5]
80002cae:	30 78       	mov	r8,7
80002cb0:	f0 09 18 00 	cp.b	r9,r8
80002cb4:	e0 8b 00 48 	brhi	80002d44 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80002cb8:	8e 39       	ld.sh	r9,r7[0x6]
80002cba:	e0 68 01 01 	mov	r8,257
80002cbe:	f0 09 19 00 	cp.h	r9,r8
80002cc2:	e0 8b 00 41 	brhi	80002d44 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80002cc6:	ef 39 00 08 	ld.ub	r9,r7[8]
80002cca:	30 38       	mov	r8,3
80002ccc:	f0 09 18 00 	cp.b	r9,r8
80002cd0:	e0 8b 00 3a 	brhi	80002d44 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002cd4:	0a 9a       	mov	r10,r5
80002cd6:	6e 0b       	ld.w	r11,r7[0x0]
80002cd8:	0c 9c       	mov	r12,r6
80002cda:	f0 1f 00 1d 	mcall	80002d4c <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002cde:	58 1c       	cp.w	r12,1
80002ce0:	c3 20       	breq	80002d44 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80002ce2:	0f c8       	ld.ub	r8,r7[0x4]
80002ce4:	30 99       	mov	r9,9
80002ce6:	f2 08 18 00 	cp.b	r8,r9
80002cea:	c0 51       	brne	80002cf4 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80002cec:	6c 18       	ld.w	r8,r6[0x4]
80002cee:	b1 b8       	sbr	r8,0x11
80002cf0:	8d 18       	st.w	r6[0x4],r8
80002cf2:	c0 68       	rjmp	80002cfe <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80002cf4:	6c 19       	ld.w	r9,r6[0x4]
80002cf6:	20 58       	sub	r8,5
80002cf8:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80002cfc:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80002cfe:	6c 19       	ld.w	r9,r6[0x4]
80002d00:	ef 3a 00 08 	ld.ub	r10,r7[8]
80002d04:	0f d8       	ld.ub	r8,r7[0x5]
80002d06:	a9 78       	lsl	r8,0x9
80002d08:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80002d0c:	12 48       	or	r8,r9
80002d0e:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80002d10:	8e 38       	ld.sh	r8,r7[0x6]
80002d12:	30 29       	mov	r9,2
80002d14:	f2 08 19 00 	cp.h	r8,r9
80002d18:	e0 88 00 09 	brls	80002d2a <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80002d1c:	6c 18       	ld.w	r8,r6[0x4]
80002d1e:	ad b8       	sbr	r8,0xd
80002d20:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80002d22:	8e b8       	ld.uh	r8,r7[0x6]
80002d24:	20 28       	sub	r8,2
80002d26:	8d a8       	st.w	r6[0x28],r8
80002d28:	c0 68       	rjmp	80002d34 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80002d2a:	6c 19       	ld.w	r9,r6[0x4]
80002d2c:	5c 78       	castu.h	r8
80002d2e:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80002d32:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80002d34:	6c 18       	ld.w	r8,r6[0x4]
80002d36:	e0 18 ff f0 	andl	r8,0xfff0
80002d3a:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80002d3c:	35 08       	mov	r8,80
80002d3e:	8d 08       	st.w	r6[0x0],r8
80002d40:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002d44:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002d48:	80 00       	ld.sh	r0,r0[0x0]
80002d4a:	2c 58       	sub	r8,-59
80002d4c:	80 00       	ld.sh	r0,r0[0x0]
80002d4e:	2b 74       	sub	r4,-73

80002d50 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002d50:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002d54:	fe c0 97 54 	sub	r0,pc,-26796

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002d58:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002d5c:	d5 53       	csrf	0x15
  cp      r0, r1
80002d5e:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80002d60:	e0 61 05 38 	mov	r1,1336
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80002d64:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80002d66:	c0 72       	brcc	80002d74 <idata_load_loop_end>
  cp      r0, r1
80002d68:	fe c2 8a 30 	sub	r2,pc,-30160

80002d6c <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002d6c:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80002d6e:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80002d70:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80002d72:	cf d3       	brcs	80002d6c <idata_load_loop>

80002d74 <idata_load_loop_end>:
  mov     r2, 0
80002d74:	e0 60 05 38 	mov	r0,1336
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002d78:	e0 61 07 58 	mov	r1,1880
  cp      r0, r1
  brlo    udata_clear_loop
80002d7c:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002d7e:	c0 62       	brcc	80002d8a <udata_clear_loop_end>
80002d80:	30 02       	mov	r2,0
80002d82:	30 03       	mov	r3,0

80002d84 <udata_clear_loop>:
80002d84:	a1 22       	st.d	r0++,r2
80002d86:	02 30       	cp.w	r0,r1
80002d88:	cf e3       	brcs	80002d84 <udata_clear_loop>

80002d8a <udata_clear_loop_end>:
80002d8a:	fe cf f4 9e 	sub	pc,pc,-2914
80002d8e:	d7 03       	nop

80002d90 <pal_trx_frame_write>:
	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
}

void pal_trx_frame_write(uint8_t * data, uint8_t length)
{
80002d90:	eb cd 40 78 	pushm	r3-r6,lr
80002d94:	20 1d       	sub	sp,4
80002d96:	18 94       	mov	r4,r12
80002d98:	16 95       	mov	r5,r11
	uint8_t temp;
	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002d9a:	e1 b3 00 00 	mfsr	r3,0x0
80002d9e:	d3 03       	ssrf	0x10
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80002da0:	49 16       	lddpc	r6,80002de4 <pal_trx_frame_write+0x54>
80002da2:	0d 8b       	ld.ub	r11,r6[0x0]
80002da4:	fe 7c 40 00 	mov	r12,-49152
80002da8:	f0 1f 00 10 	mcall	80002de8 <pal_trx_frame_write+0x58>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	temp = TRX_CMD_FW;
80002dac:	fa cb ff fc 	sub	r11,sp,-4
80002db0:	36 08       	mov	r8,96
80002db2:	16 f8       	st.b	--r11,r8

	/* Send the command byte */
	spi_write_packet(AT86RFX_SPI, &temp, 1);
80002db4:	30 1a       	mov	r10,1
80002db6:	fe 7c 40 00 	mov	r12,-49152
80002dba:	f0 1f 00 0d 	mcall	80002dec <pal_trx_frame_write+0x5c>

	spi_write_packet(AT86RFX_SPI, data, length);
80002dbe:	0a 9a       	mov	r10,r5
80002dc0:	08 9b       	mov	r11,r4
80002dc2:	fe 7c 40 00 	mov	r12,-49152
80002dc6:	f0 1f 00 0a 	mcall	80002dec <pal_trx_frame_write+0x5c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002dca:	0d 8b       	ld.ub	r11,r6[0x0]
80002dcc:	fe 7c 40 00 	mov	r12,-49152
80002dd0:	f0 1f 00 08 	mcall	80002df0 <pal_trx_frame_write+0x60>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002dd4:	e6 13 00 01 	andh	r3,0x1,COH
80002dd8:	c0 21       	brne	80002ddc <pal_trx_frame_write+0x4c>
80002dda:	d5 03       	csrf	0x10
}
80002ddc:	2f fd       	sub	sp,-4
80002dde:	e3 cd 80 78 	ldm	sp++,r3-r6,pc
80002de2:	00 00       	add	r0,r0
80002de4:	00 00       	add	r0,r0
80002de6:	00 08       	add	r8,r0
80002de8:	80 00       	ld.sh	r0,r0[0x0]
80002dea:	28 34       	sub	r4,-125
80002dec:	80 00       	ld.sh	r0,r0[0x0]
80002dee:	2f 6e       	sub	lr,-10
80002df0:	80 00       	ld.sh	r0,r0[0x0]
80002df2:	28 80       	sub	r0,-120

80002df4 <pal_trx_reg_write>:

	return register_value;
}

void pal_trx_reg_write(uint8_t addr, uint8_t data)
{
80002df4:	eb cd 40 c0 	pushm	r6-r7,lr
80002df8:	20 2d       	sub	sp,8
80002dfa:	ba cc       	st.b	sp[0x4],r12
80002dfc:	ba 8b       	st.b	sp[0x0],r11
	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002dfe:	e1 b6 00 00 	mfsr	r6,0x0
80002e02:	d3 03       	ssrf	0x10

	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;
80002e04:	1b c8       	ld.ub	r8,sp[0x4]
80002e06:	ea 18 ff ff 	orh	r8,0xffff
80002e0a:	e8 18 ff c0 	orl	r8,0xffc0
80002e0e:	ba c8       	st.b	sp[0x4],r8
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80002e10:	49 07       	lddpc	r7,80002e50 <pal_trx_reg_write+0x5c>
80002e12:	0f 8b       	ld.ub	r11,r7[0x0]
80002e14:	fe 7c 40 00 	mov	r12,-49152
80002e18:	f0 1f 00 0f 	mcall	80002e54 <pal_trx_reg_write+0x60>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Send the Read command byte */
	spi_write_packet(AT86RFX_SPI, &addr, 1);
80002e1c:	30 1a       	mov	r10,1
80002e1e:	fa cb ff fc 	sub	r11,sp,-4
80002e22:	fe 7c 40 00 	mov	r12,-49152
80002e26:	f0 1f 00 0d 	mcall	80002e58 <pal_trx_reg_write+0x64>

	/* Write the byte in the transceiver data register */
	spi_write_packet(AT86RFX_SPI, &data, 1);
80002e2a:	30 1a       	mov	r10,1
80002e2c:	1a 9b       	mov	r11,sp
80002e2e:	fe 7c 40 00 	mov	r12,-49152
80002e32:	f0 1f 00 0a 	mcall	80002e58 <pal_trx_reg_write+0x64>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002e36:	0f 8b       	ld.ub	r11,r7[0x0]
80002e38:	fe 7c 40 00 	mov	r12,-49152
80002e3c:	f0 1f 00 08 	mcall	80002e5c <pal_trx_reg_write+0x68>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002e40:	e6 16 00 01 	andh	r6,0x1,COH
80002e44:	c0 21       	brne	80002e48 <pal_trx_reg_write+0x54>
80002e46:	d5 03       	csrf	0x10
}
80002e48:	2f ed       	sub	sp,-8
80002e4a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002e4e:	00 00       	add	r0,r0
80002e50:	00 00       	add	r0,r0
80002e52:	00 08       	add	r8,r0
80002e54:	80 00       	ld.sh	r0,r0[0x0]
80002e56:	28 34       	sub	r4,-125
80002e58:	80 00       	ld.sh	r0,r0[0x0]
80002e5a:	2f 6e       	sub	lr,-10
80002e5c:	80 00       	ld.sh	r0,r0[0x0]
80002e5e:	28 80       	sub	r0,-120

80002e60 <pal_trx_reg_read>:
	/*Calling the interrupt routines */
	trx_irq_handler_cb();
}

uint8_t pal_trx_reg_read(uint8_t addr)
{
80002e60:	eb cd 40 c0 	pushm	r6-r7,lr
80002e64:	20 2d       	sub	sp,8
80002e66:	ba 8c       	st.b	sp[0x0],r12
	uint8_t register_value = 0;
80002e68:	30 08       	mov	r8,0
80002e6a:	ba f8       	st.b	sp[0x7],r8

	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002e6c:	e1 b6 00 00 	mfsr	r6,0x0
80002e70:	d3 03       	ssrf	0x10

	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;
80002e72:	1b 88       	ld.ub	r8,sp[0x0]
80002e74:	ea 18 ff ff 	orh	r8,0xffff
80002e78:	e8 18 ff 80 	orl	r8,0xff80
80002e7c:	ba 88       	st.b	sp[0x0],r8
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80002e7e:	49 17       	lddpc	r7,80002ec0 <pal_trx_reg_read+0x60>
80002e80:	0f 8b       	ld.ub	r11,r7[0x0]
80002e82:	fe 7c 40 00 	mov	r12,-49152
80002e86:	f0 1f 00 10 	mcall	80002ec4 <pal_trx_reg_read+0x64>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Send the Read command byte */
	spi_write_packet(AT86RFX_SPI, &addr, 1);
80002e8a:	30 1a       	mov	r10,1
80002e8c:	1a 9b       	mov	r11,sp
80002e8e:	fe 7c 40 00 	mov	r12,-49152
80002e92:	f0 1f 00 0e 	mcall	80002ec8 <pal_trx_reg_read+0x68>

	/* Do dummy read for initiating SPI read */
	spi_read_packet(AT86RFX_SPI, &register_value, 1);
80002e96:	30 1a       	mov	r10,1
80002e98:	fa cb ff f9 	sub	r11,sp,-7
80002e9c:	fe 7c 40 00 	mov	r12,-49152
80002ea0:	f0 1f 00 0b 	mcall	80002ecc <pal_trx_reg_read+0x6c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002ea4:	0f 8b       	ld.ub	r11,r7[0x0]
80002ea6:	fe 7c 40 00 	mov	r12,-49152
80002eaa:	f0 1f 00 0a 	mcall	80002ed0 <pal_trx_reg_read+0x70>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002eae:	e6 16 00 01 	andh	r6,0x1,COH
80002eb2:	c0 21       	brne	80002eb6 <pal_trx_reg_read+0x56>
80002eb4:	d5 03       	csrf	0x10

	return register_value;
}
80002eb6:	1b fc       	ld.ub	r12,sp[0x7]
80002eb8:	2f ed       	sub	sp,-8
80002eba:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002ebe:	00 00       	add	r0,r0
80002ec0:	00 00       	add	r0,r0
80002ec2:	00 08       	add	r8,r0
80002ec4:	80 00       	ld.sh	r0,r0[0x0]
80002ec6:	28 34       	sub	r4,-125
80002ec8:	80 00       	ld.sh	r0,r0[0x0]
80002eca:	2f 6e       	sub	lr,-10
80002ecc:	80 00       	ld.sh	r0,r0[0x0]
80002ece:	2f 1e       	sub	lr,-15
80002ed0:	80 00       	ld.sh	r0,r0[0x0]
80002ed2:	28 80       	sub	r0,-120

80002ed4 <sysclk_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002ed4:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80002ed8:	d3 03       	ssrf	0x10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002eda:	e6 18 00 01 	andh	r8,0x1,COH
80002ede:	c0 21       	brne	80002ee2 <sysclk_init+0xe>
      cpu_irq_enable();
80002ee0:	d5 03       	csrf	0x10

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80002ee2:	5e fc       	retal	r12

80002ee4 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80002ee4:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002ee6:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002eea:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80002eec:	a3 6c       	lsl	r12,0x2
80002eee:	fe 7a 14 20 	mov	r10,-60384
80002ef2:	f8 0a 00 08 	add	r8,r12,r10
80002ef6:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
80002ef8:	30 1e       	mov	lr,1
80002efa:	fc 0b 09 4b 	lsl	r11,lr,r11
80002efe:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80002f00:	32 0a       	mov	r10,32
80002f02:	ea 1a aa 00 	orh	r10,0xaa00
80002f06:	14 0c       	add	r12,r10
80002f08:	fe 7a 14 00 	mov	r10,-60416
80002f0c:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80002f10:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002f12:	12 98       	mov	r8,r9
80002f14:	e6 18 00 01 	andh	r8,0x1,COH
80002f18:	c0 21       	brne	80002f1c <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
80002f1a:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002f1c:	d8 02       	popm	pc

80002f1e <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
80002f1e:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80002f22:	58 0a       	cp.w	r10,0
80002f24:	c0 61       	brne	80002f30 <spi_read_packet+0x12>
80002f26:	c2 28       	rjmp	80002f6a <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002f28:	58 08       	cp.w	r8,0
80002f2a:	c1 d0       	breq	80002f64 <spi_read_packet+0x46>
80002f2c:	20 18       	sub	r8,1
80002f2e:	c0 68       	rjmp	80002f3a <spi_read_packet+0x1c>
80002f30:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002f34:	e0 67 00 ff 	mov	r7,255
80002f38:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002f3a:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002f3c:	e2 19 00 02 	andl	r9,0x2,COH
80002f40:	cf 40       	breq	80002f28 <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002f42:	99 37       	st.w	r12[0xc],r7
80002f44:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002f46:	c0 48       	rjmp	80002f4e <spi_read_packet+0x30>
			if (!timeout--) {
80002f48:	58 08       	cp.w	r8,0
80002f4a:	c0 d0       	breq	80002f64 <spi_read_packet+0x46>
80002f4c:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
80002f4e:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002f50:	e2 19 02 01 	andl	r9,0x201,COH
80002f54:	e0 49 02 01 	cp.w	r9,513
80002f58:	cf 81       	brne	80002f48 <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80002f5a:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
80002f5c:	16 c8       	st.b	r11++,r8
		i++;
		len--;
80002f5e:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80002f60:	ce c1       	brne	80002f38 <spi_read_packet+0x1a>
80002f62:	c0 48       	rjmp	80002f6a <spi_read_packet+0x4c>
80002f64:	3f dc       	mov	r12,-3
80002f66:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f6a:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

80002f6e <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
80002f6e:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002f70:	58 0a       	cp.w	r10,0
80002f72:	c0 81       	brne	80002f82 <spi_write_packet+0x14>
80002f74:	c1 28       	rjmp	80002f98 <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002f76:	58 08       	cp.w	r8,0
80002f78:	c0 31       	brne	80002f7e <spi_write_packet+0x10>
80002f7a:	3f dc       	mov	r12,-3
80002f7c:	d8 02       	popm	pc
80002f7e:	20 18       	sub	r8,1
80002f80:	c0 48       	rjmp	80002f88 <spi_write_packet+0x1a>
80002f82:	e0 6e 3a 98 	mov	lr,15000
80002f86:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002f88:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002f8a:	e2 19 00 02 	andl	r9,0x2,COH
80002f8e:	cf 40       	breq	80002f76 <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002f90:	17 38       	ld.ub	r8,r11++
80002f92:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
80002f94:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002f96:	cf 81       	brne	80002f86 <spi_write_packet+0x18>
80002f98:	d8 0a       	popm	pc,r12=0
80002f9a:	d7 03       	nop
	...

80002fa8 <getStateAT86RF212>:
	
	else
		sprintf(temps,"%s","X");
}
uint8_t getStateAT86RF212(void)
{
80002fa8:	d4 01       	pushm	lr
	return pal_trx_reg_read(RG_TRX_STATUS) & 0x1F;
80002faa:	30 1c       	mov	r12,1
80002fac:	f0 1f 00 03 	mcall	80002fb8 <getStateAT86RF212+0x10>
}
80002fb0:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
80002fb4:	d8 02       	popm	pc
80002fb6:	00 00       	add	r0,r0
80002fb8:	80 00       	ld.sh	r0,r0[0x0]
80002fba:	2e 60       	sub	r0,-26

80002fbc <tc_irq>:
__interrupt
#endif

// Existe la variable timer_eneable que controla la ejecucion de los procesos dentro de la interrupcion
static void tc_irq(void)
{
80002fbc:	d4 01       	pushm	lr
	// Clear the interrupt flag. This is a side effect of reading the TC SR.
	tc_read_sr(EXAMPLE_TC, EXAMPLE_TC_CHANNEL);
80002fbe:	30 0b       	mov	r11,0
80002fc0:	fe 7c 5c 00 	mov	r12,-41984
80002fc4:	f0 1f 00 17 	mcall	80003020 <tc_irq+0x64>

	tc_tick++;	// contador para controlar el tiempo de las interrupciones
80002fc8:	49 78       	lddpc	r8,80003024 <tc_irq+0x68>
80002fca:	70 09       	ld.w	r9,r8[0x0]
80002fcc:	2f f9       	sub	r9,-1
80002fce:	91 09       	st.w	r8[0x0],r9
	
	if (tc_tick < 20)
80002fd0:	70 08       	ld.w	r8,r8[0x0]
80002fd2:	59 38       	cp.w	r8,19
80002fd4:	e0 8b 00 0c 	brhi	80002fec <tc_irq+0x30>
	{
		// la funcion toggle pin (parece) que pone el pin en 1
		gpio_toggle_pin(AVR32_PIN_PB09); // PB09 = led 3
80002fd8:	32 9c       	mov	r12,41
80002fda:	f0 1f 00 14 	mcall	80003028 <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA04); // PA04 = led 1
80002fde:	30 4c       	mov	r12,4
80002fe0:	f0 1f 00 12 	mcall	80003028 <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA11); // PA11 = led 2 
80002fe4:	30 bc       	mov	r12,11
80002fe6:	f0 1f 00 11 	mcall	80003028 <tc_irq+0x6c>
		return;
80002fea:	c1 98       	rjmp	8000301c <tc_irq+0x60>
	}
	
	if (tc_tick == 21)	
80002fec:	48 e8       	lddpc	r8,80003024 <tc_irq+0x68>
80002fee:	70 08       	ld.w	r8,r8[0x0]
80002ff0:	59 58       	cp.w	r8,21
80002ff2:	c0 41       	brne	80002ffa <tc_irq+0x3e>
		gpio_toggle_pin(AVR32_PIN_PB09);
80002ff4:	32 9c       	mov	r12,41
80002ff6:	f0 1f 00 0d 	mcall	80003028 <tc_irq+0x6c>
		
	if (tc_tick == 22)
80002ffa:	48 b8       	lddpc	r8,80003024 <tc_irq+0x68>
80002ffc:	70 08       	ld.w	r8,r8[0x0]
80002ffe:	59 68       	cp.w	r8,22
80003000:	c0 41       	brne	80003008 <tc_irq+0x4c>
		gpio_toggle_pin(AVR32_PIN_PA04);
80003002:	30 4c       	mov	r12,4
80003004:	f0 1f 00 09 	mcall	80003028 <tc_irq+0x6c>
	
	if (tc_tick == 23)
80003008:	48 78       	lddpc	r8,80003024 <tc_irq+0x68>
8000300a:	70 08       	ld.w	r8,r8[0x0]
8000300c:	59 78       	cp.w	r8,23
8000300e:	c0 71       	brne	8000301c <tc_irq+0x60>
	{
		gpio_toggle_pin(AVR32_PIN_PA11);	
80003010:	30 bc       	mov	r12,11
80003012:	f0 1f 00 06 	mcall	80003028 <tc_irq+0x6c>
		tc_tick = 1;
80003016:	30 19       	mov	r9,1
80003018:	48 38       	lddpc	r8,80003024 <tc_irq+0x68>
8000301a:	91 09       	st.w	r8[0x0],r9
	}
}
8000301c:	d4 02       	popm	lr
8000301e:	d6 03       	rete
80003020:	80 00       	ld.sh	r0,r0[0x0]
80003022:	2a 26       	sub	r6,-94
80003024:	00 00       	add	r0,r0
80003026:	00 24       	rsub	r4,r0
80003028:	80 00       	ld.sh	r0,r0[0x0]
8000302a:	26 a0       	sub	r0,106

8000302c <usart_int_handler_RS232>:
#endif


// Manejo INTERRUPCION UART
static void usart_int_handler_RS232(void)
{
8000302c:	d4 01       	pushm	lr
8000302e:	20 1d       	sub	sp,4
	// TDW sensor de temperatura -> RX UART2 Pin 24 MCU
	tc_stop(tc,EXAMPLE_TC_CHANNEL);
80003030:	30 0b       	mov	r11,0
80003032:	49 b8       	lddpc	r8,8000309c <usart_int_handler_RS232+0x70>
80003034:	70 0c       	ld.w	r12,r8[0x0]
80003036:	f0 1f 00 1b 	mcall	800030a0 <usart_int_handler_RS232+0x74>
	
	uint8_t c=0;
8000303a:	fa cb ff fc 	sub	r11,sp,-4
8000303e:	30 08       	mov	r8,0
80003040:	16 f8       	st.b	--r11,r8
	 * as the call to usart_putchar will take enough time for this before
	 * the interrupt handler is left and the interrupt priority level is
	 * unmasked by the CPU.
	 */
		
	if (usart_read_char(&AVR32_USART2, &c) != USART_SUCCESS) //aqui lee el caracter por el puerto uart2
80003042:	fe 7c 38 00 	mov	r12,-51200
80003046:	f0 1f 00 18 	mcall	800030a4 <usart_int_handler_RS232+0x78>
8000304a:	c2 61       	brne	80003096 <usart_int_handler_RS232+0x6a>
		return;
	
	cola_PC[cola_PC_nw] = c;
8000304c:	49 78       	lddpc	r8,800030a8 <usart_int_handler_RS232+0x7c>
8000304e:	11 88       	ld.ub	r8,r8[0x0]
80003050:	1b b9       	ld.ub	r9,sp[0x3]
80003052:	49 7a       	lddpc	r10,800030ac <usart_int_handler_RS232+0x80>
80003054:	f4 08 0b 09 	st.b	r10[r8],r9
	
	if (cola_PC[cola_PC_nw] == 0x01)
80003058:	30 1a       	mov	r10,1
8000305a:	f4 09 18 00 	cp.b	r9,r10
8000305e:	c0 c1       	brne	80003076 <usart_int_handler_RS232+0x4a>
	{	
		if (!configuracion){
80003060:	49 49       	lddpc	r9,800030b0 <usart_int_handler_RS232+0x84>
80003062:	13 8a       	ld.ub	r10,r9[0x0]
80003064:	30 09       	mov	r9,0
80003066:	f2 0a 18 00 	cp.b	r10,r9
8000306a:	c0 31       	brne	80003070 <usart_int_handler_RS232+0x44>
			pConfiguracion = cola_PC_nw;
8000306c:	49 29       	lddpc	r9,800030b4 <usart_int_handler_RS232+0x88>
8000306e:	b2 88       	st.b	r9[0x0],r8
		}
		configuracion = true;
80003070:	30 1a       	mov	r10,1
80003072:	49 09       	lddpc	r9,800030b0 <usart_int_handler_RS232+0x84>
80003074:	b2 8a       	st.b	r9[0x0],r10
		
	}
	cola_PC_nw++;
80003076:	2f f8       	sub	r8,-1
80003078:	48 c9       	lddpc	r9,800030a8 <usart_int_handler_RS232+0x7c>
8000307a:	b2 88       	st.b	r9[0x0],r8
	
	if (cola_PC_nw >= tamano_cola)
8000307c:	3c 79       	mov	r9,-57
8000307e:	f2 08 18 00 	cp.b	r8,r9
80003082:	e0 88 00 05 	brls	8000308c <usart_int_handler_RS232+0x60>
	cola_PC_nw = 0;
80003086:	30 09       	mov	r9,0
80003088:	48 88       	lddpc	r8,800030a8 <usart_int_handler_RS232+0x7c>
8000308a:	b0 89       	st.b	r8[0x0],r9
	
	tc_start(tc,EXAMPLE_TC_CHANNEL);
8000308c:	30 0b       	mov	r11,0
8000308e:	48 48       	lddpc	r8,8000309c <usart_int_handler_RS232+0x70>
80003090:	70 0c       	ld.w	r12,r8[0x0]
80003092:	f0 1f 00 0a 	mcall	800030b8 <usart_int_handler_RS232+0x8c>
	return;

	
}
80003096:	2f fd       	sub	sp,-4
80003098:	d4 02       	popm	lr
8000309a:	d6 03       	rete
8000309c:	00 00       	add	r0,r0
8000309e:	00 20       	rsub	r0,r0
800030a0:	80 00       	ld.sh	r0,r0[0x0]
800030a2:	2a 14       	sub	r4,-95
800030a4:	80 00       	ld.sh	r0,r0[0x0]
800030a6:	2c 10       	sub	r0,-63
800030a8:	00 00       	add	r0,r0
800030aa:	06 3f       	cp.w	pc,r3
800030ac:	00 00       	add	r0,r0
800030ae:	06 88       	andn	r8,r3
800030b0:	00 00       	add	r0,r0
800030b2:	06 3c       	cp.w	r12,r3
800030b4:	00 00       	add	r0,r0
800030b6:	06 40       	or	r0,r3
800030b8:	80 00       	ld.sh	r0,r0[0x0]
800030ba:	2a 02       	sub	r2,-96

800030bc <promiscuous_mode>:
		pal_trx_frame_write(RG_TRX_STATE,CMD_RX_ON);
	}
	
}
void promiscuous_mode()
{
800030bc:	eb cd 40 e0 	pushm	r5-r7,lr
	for (address=0x20; address<0x2C; address++)
800030c0:	32 09       	mov	r9,32
800030c2:	4a f8       	lddpc	r8,8000317c <promiscuous_mode+0xc0>
800030c4:	b0 89       	st.b	r8[0x0],r9
800030c6:	32 0c       	mov	r12,32
	{
		pal_trx_reg_write(address, 0x00);
800030c8:	30 05       	mov	r5,0
	}
	
}
void promiscuous_mode()
{
	for (address=0x20; address<0x2C; address++)
800030ca:	10 97       	mov	r7,r8
800030cc:	32 b6       	mov	r6,43
	{
		pal_trx_reg_write(address, 0x00);
800030ce:	0a 9b       	mov	r11,r5
800030d0:	f0 1f 00 2c 	mcall	80003180 <promiscuous_mode+0xc4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800030d4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800030d8:	f0 ca fd c1 	sub	r10,r8,-575
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800030dc:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800030e0:	14 38       	cp.w	r8,r10
800030e2:	e0 88 00 08 	brls	800030f2 <promiscuous_mode+0x36>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800030e6:	12 38       	cp.w	r8,r9
800030e8:	fe 98 ff fa 	brls	800030dc <promiscuous_mode+0x20>
800030ec:	12 3a       	cp.w	r10,r9
800030ee:	c3 23       	brcs	80003152 <promiscuous_mode+0x96>
800030f0:	cf 6b       	rjmp	800030dc <promiscuous_mode+0x20>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800030f2:	12 38       	cp.w	r8,r9
800030f4:	e0 8b 00 2f 	brhi	80003152 <promiscuous_mode+0x96>
800030f8:	12 3a       	cp.w	r10,r9
800030fa:	c2 c3       	brcs	80003152 <promiscuous_mode+0x96>
800030fc:	cf 0b       	rjmp	800030dc <promiscuous_mode+0x20>
		delay_ms(5);
	}
	pal_trx_reg_write(RG_XAH_CTRL_1, 0x02);	// AACK_PROM_MODE Promiscuous mode is enabled
800030fe:	30 2b       	mov	r11,2
80003100:	31 7c       	mov	r12,23
80003102:	f0 1f 00 20 	mcall	80003180 <promiscuous_mode+0xc4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003106:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000310a:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000310e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003112:	14 38       	cp.w	r8,r10
80003114:	e0 88 00 08 	brls	80003124 <promiscuous_mode+0x68>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003118:	12 38       	cp.w	r8,r9
8000311a:	fe 98 ff fa 	brls	8000310e <promiscuous_mode+0x52>
8000311e:	12 3a       	cp.w	r10,r9
80003120:	c2 23       	brcs	80003164 <promiscuous_mode+0xa8>
80003122:	cf 6b       	rjmp	8000310e <promiscuous_mode+0x52>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003124:	12 38       	cp.w	r8,r9
80003126:	e0 8b 00 1f 	brhi	80003164 <promiscuous_mode+0xa8>
8000312a:	12 3a       	cp.w	r10,r9
8000312c:	c1 c3       	brcs	80003164 <promiscuous_mode+0xa8>
8000312e:	cf 0b       	rjmp	8000310e <promiscuous_mode+0x52>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003130:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003134:	14 38       	cp.w	r8,r10
80003136:	e0 88 00 08 	brls	80003146 <promiscuous_mode+0x8a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000313a:	12 38       	cp.w	r8,r9
8000313c:	fe 98 ff fa 	brls	80003130 <promiscuous_mode+0x74>
80003140:	12 3a       	cp.w	r10,r9
80003142:	c1 b3       	brcs	80003178 <promiscuous_mode+0xbc>
80003144:	cf 6b       	rjmp	80003130 <promiscuous_mode+0x74>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003146:	12 38       	cp.w	r8,r9
80003148:	e0 8b 00 18 	brhi	80003178 <promiscuous_mode+0xbc>
8000314c:	12 3a       	cp.w	r10,r9
8000314e:	c1 53       	brcs	80003178 <promiscuous_mode+0xbc>
80003150:	cf 0b       	rjmp	80003130 <promiscuous_mode+0x74>
	}
	
}
void promiscuous_mode()
{
	for (address=0x20; address<0x2C; address++)
80003152:	0f 8c       	ld.ub	r12,r7[0x0]
80003154:	2f fc       	sub	r12,-1
80003156:	5c 5c       	castu.b	r12
80003158:	ae 8c       	st.b	r7[0x0],r12
8000315a:	ec 0c 18 00 	cp.b	r12,r6
8000315e:	fe 98 ff b8 	brls	800030ce <promiscuous_mode+0x12>
80003162:	cc eb       	rjmp	800030fe <promiscuous_mode+0x42>
		pal_trx_reg_write(address, 0x00);
		delay_ms(5);
	}
	pal_trx_reg_write(RG_XAH_CTRL_1, 0x02);	// AACK_PROM_MODE Promiscuous mode is enabled
	PAL_WAIT_1_US();
	pal_trx_reg_write(RG_CSMA_SEED_1, 0xD2); // AACK_DIS_ACK = 1 && AACK_FVN_MODE = 3
80003164:	e0 6b 00 d2 	mov	r11,210
80003168:	32 ec       	mov	r12,46
8000316a:	f0 1f 00 06 	mcall	80003180 <promiscuous_mode+0xc4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000316e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003172:	f0 ca ff ff 	sub	r10,r8,-1
80003176:	cd db       	rjmp	80003130 <promiscuous_mode+0x74>
80003178:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000317c:	00 00       	add	r0,r0
8000317e:	06 7d       	tst	sp,r3
80003180:	80 00       	ld.sh	r0,r0[0x0]
80003182:	2d f4       	sub	r4,-33

80003184 <reset>:
	RST_HIGH();
	
	delay_ms(1);
}
void reset()
{
80003184:	d4 01       	pushm	lr
	SLP_TR_LOW();
80003186:	32 7c       	mov	r12,39
80003188:	f0 1f 00 1e 	mcall	80003200 <reset+0x7c>
	RST_HIGH();
8000318c:	32 8c       	mov	r12,40
8000318e:	f0 1f 00 1e 	mcall	80003204 <reset+0x80>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003192:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003196:	f0 ca ff d2 	sub	r10,r8,-46
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000319a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000319e:	14 38       	cp.w	r8,r10
800031a0:	e0 88 00 08 	brls	800031b0 <reset+0x2c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800031a4:	12 38       	cp.w	r8,r9
800031a6:	fe 98 ff fa 	brls	8000319a <reset+0x16>
800031aa:	12 3a       	cp.w	r10,r9
800031ac:	c1 93       	brcs	800031de <reset+0x5a>
800031ae:	cf 6b       	rjmp	8000319a <reset+0x16>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800031b0:	12 38       	cp.w	r8,r9
800031b2:	e0 8b 00 16 	brhi	800031de <reset+0x5a>
800031b6:	12 3a       	cp.w	r10,r9
800031b8:	c1 33       	brcs	800031de <reset+0x5a>
800031ba:	cf 0b       	rjmp	8000319a <reset+0x16>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800031bc:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800031c0:	14 38       	cp.w	r8,r10
800031c2:	e0 88 00 08 	brls	800031d2 <reset+0x4e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800031c6:	12 38       	cp.w	r8,r9
800031c8:	fe 98 ff fa 	brls	800031bc <reset+0x38>
800031cc:	12 3a       	cp.w	r10,r9
800031ce:	c1 03       	brcs	800031ee <reset+0x6a>
800031d0:	cf 6b       	rjmp	800031bc <reset+0x38>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800031d2:	12 38       	cp.w	r8,r9
800031d4:	e0 8b 00 0d 	brhi	800031ee <reset+0x6a>
800031d8:	12 3a       	cp.w	r10,r9
800031da:	c0 a3       	brcs	800031ee <reset+0x6a>
800031dc:	cf 0b       	rjmp	800031bc <reset+0x38>
	DELAY_US(400);
	RST_LOW();
800031de:	32 8c       	mov	r12,40
800031e0:	f0 1f 00 08 	mcall	80003200 <reset+0x7c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800031e4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800031e8:	f0 ca ff f8 	sub	r10,r8,-8
800031ec:	ce 8b       	rjmp	800031bc <reset+0x38>
	DELAY_US(63);
	RST_LOW();
800031ee:	32 8c       	mov	r12,40
800031f0:	f0 1f 00 04 	mcall	80003200 <reset+0x7c>
	pal_trx_reg_write(RG_TRX_CTRL_0,0x08);
800031f4:	30 8b       	mov	r11,8
800031f6:	30 3c       	mov	r12,3
800031f8:	f0 1f 00 04 	mcall	80003208 <reset+0x84>
	//pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_TRX_OFF);
	
}
800031fc:	d8 02       	popm	pc
800031fe:	00 00       	add	r0,r0
80003200:	80 00       	ld.sh	r0,r0[0x0]
80003202:	26 8a       	sub	r10,104
80003204:	80 00       	ld.sh	r0,r0[0x0]
80003206:	26 74       	sub	r4,103
80003208:	80 00       	ld.sh	r0,r0[0x0]
8000320a:	2d f4       	sub	r4,-33

8000320c <leer_temp>:
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
	return estado_usart2;
}

void leer_temp(char* temps)
{
8000320c:	eb cd 40 80 	pushm	r7,lr
80003210:	20 6d       	sub	sp,24
80003212:	18 97       	mov	r7,r12
	double temp = 0;
	twim_package_t packet_received;
	uint8_t read_data[2];
	float temperature = 0;
	
	read_data[0] = read_data[1] = 0;
80003214:	30 08       	mov	r8,0
80003216:	ba 98       	st.b	sp[0x1],r8
80003218:	ba 88       	st.b	sp[0x0],r8
	
	status_code_t status;
	// TWI chip address to communicate with
	packet_received.chip = TARGET_ADDRESS;
8000321a:	34 89       	mov	r9,72
8000321c:	50 19       	stdsp	sp[0x4],r9
	
	// Where to find the data to be written
	packet_received.buffer = read_data;
8000321e:	50 3d       	stdsp	sp[0xc],sp
	
	// How many bytes do we want to read
	packet_received.length = AT30TSE_TEMPERATURE_REG_SIZE;
80003220:	30 29       	mov	r9,2
80003222:	50 49       	stdsp	sp[0x10],r9
	
	//! Transfer direction
	//packet_received.read = true;
	
	// Registry Address
	packet_received.addr[0] = AT30TSE_TEMPERATURE_REG;
80003224:	fb 68 00 08 	st.b	sp[8],r8
	
	// # of BYTES for Address
	packet_received.addr_length = 1;
80003228:	30 18       	mov	r8,1
8000322a:	fb 68 00 0b 	st.b	sp[11],r8
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read (volatile avr32_twi_t *twim,
		const twi_package_t *package)
{
	return (twim_read_packet (twim, package));
8000322e:	fa cb ff fc 	sub	r11,sp,-4
80003232:	fe 7c 44 00 	mov	r12,-48128
80003236:	f0 1f 00 39 	mcall	80003318 <leer_temp+0x10c>
	//print_dbg ("Reading data from TARGET\r\n");
	// Read data from TARGET
	status = twi_master_read(&AVR32_TWIM0, &packet_received);
	
	
	if (status == STATUS_OK)
8000323a:	c6 61       	brne	80003306 <leer_temp+0xfa>
	{
		uint16_t data = (read_data[0] << 8) | read_data[1];
8000323c:	1b 89       	ld.ub	r9,sp[0x0]
8000323e:	1b 98       	ld.ub	r8,sp[0x1]
80003240:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80003244:	5c 88       	casts.h	r8
		int8_t sign = 1;

		//Check if negative and clear sign bit.
		if (data & (1 << 15)) {
80003246:	30 09       	mov	r9,0
80003248:	f2 08 19 00 	cp.h	r8,r9
8000324c:	c0 35       	brlt	80003252 <leer_temp+0x46>
8000324e:	30 1b       	mov	r11,1
80003250:	c0 58       	rjmp	8000325a <leer_temp+0x4e>
			sign *= -1;
			data &= ~(1 << 15);
80003252:	f1 d8 c0 0f 	bfextu	r8,r8,0x0,0xf
80003256:	e0 6b 00 ff 	mov	r11,255
		}
		
		
		// Convert to temperature.
		switch (resolution) {
8000325a:	4b 19       	lddpc	r9,8000331c <leer_temp+0x110>
8000325c:	13 89       	ld.ub	r9,r9[0x0]
8000325e:	30 1a       	mov	r10,1
80003260:	f4 09 18 00 	cp.b	r9,r10
80003264:	c1 c0       	breq	8000329c <leer_temp+0x90>
80003266:	58 09       	cp.w	r9,0
80003268:	c0 b0       	breq	8000327e <leer_temp+0x72>
8000326a:	30 2a       	mov	r10,2
8000326c:	f4 09 18 00 	cp.b	r9,r10
80003270:	c2 50       	breq	800032ba <leer_temp+0xae>
80003272:	30 3a       	mov	r10,3
80003274:	f4 09 18 00 	cp.b	r9,r10
80003278:	c3 00       	breq	800032d8 <leer_temp+0xcc>
8000327a:	30 0c       	mov	r12,0
8000327c:	c3 c8       	rjmp	800032f4 <leer_temp+0xe8>
			case AT30TSE_CONFIG_RES_9_bit:
			data = (data >> 7);
			temperature = data * sign * 0.5;
8000327e:	f1 d8 c0 e9 	bfextu	r8,r8,0x7,0x9
80003282:	5c 6b       	casts.b	r11
80003284:	f0 0b 02 4c 	mul	r12,r8,r11
80003288:	f0 1f 00 26 	mcall	80003320 <leer_temp+0x114>
8000328c:	30 08       	mov	r8,0
8000328e:	fc 19 3f e0 	movh	r9,0x3fe0
80003292:	f0 1f 00 25 	mcall	80003324 <leer_temp+0x118>
80003296:	f0 1f 00 25 	mcall	80003328 <leer_temp+0x11c>
			break;
8000329a:	c2 d8       	rjmp	800032f4 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_10_bit:
			data = (data >> 6);
			temperature = data * sign * 0.25;
8000329c:	f1 d8 c0 ca 	bfextu	r8,r8,0x6,0xa
800032a0:	5c 6b       	casts.b	r11
800032a2:	f0 0b 02 4c 	mul	r12,r8,r11
800032a6:	f0 1f 00 1f 	mcall	80003320 <leer_temp+0x114>
800032aa:	30 08       	mov	r8,0
800032ac:	fc 19 3f d0 	movh	r9,0x3fd0
800032b0:	f0 1f 00 1d 	mcall	80003324 <leer_temp+0x118>
800032b4:	f0 1f 00 1d 	mcall	80003328 <leer_temp+0x11c>
			break;
800032b8:	c1 e8       	rjmp	800032f4 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_11_bit:
			data = (data >> 5);
			temperature = data * sign * 0.125;
800032ba:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
800032be:	5c 6b       	casts.b	r11
800032c0:	f0 0b 02 4c 	mul	r12,r8,r11
800032c4:	f0 1f 00 17 	mcall	80003320 <leer_temp+0x114>
800032c8:	30 08       	mov	r8,0
800032ca:	fc 19 3f c0 	movh	r9,0x3fc0
800032ce:	f0 1f 00 16 	mcall	80003324 <leer_temp+0x118>
800032d2:	f0 1f 00 16 	mcall	80003328 <leer_temp+0x11c>
			break;
800032d6:	c0 f8       	rjmp	800032f4 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_12_bit:
			data = (data >> 4);
			temperature = data * sign * 0.0625;
800032d8:	f1 d8 c0 8c 	bfextu	r8,r8,0x4,0xc
800032dc:	5c 6b       	casts.b	r11
800032de:	f0 0b 02 4c 	mul	r12,r8,r11
800032e2:	f0 1f 00 10 	mcall	80003320 <leer_temp+0x114>
800032e6:	30 08       	mov	r8,0
800032e8:	fc 19 3f b0 	movh	r9,0x3fb0
800032ec:	f0 1f 00 0e 	mcall	80003324 <leer_temp+0x118>
800032f0:	f0 1f 00 0e 	mcall	80003328 <leer_temp+0x11c>
			default:
			break;
		}
		
		
		sprintf(temps,"%.1f",temperature);
800032f4:	f0 1f 00 0e 	mcall	8000332c <leer_temp+0x120>
800032f8:	bb 2b       	st.d	--sp,r10
800032fa:	48 eb       	lddpc	r11,80003330 <leer_temp+0x124>
800032fc:	0e 9c       	mov	r12,r7
800032fe:	f0 1f 00 0e 	mcall	80003334 <leer_temp+0x128>
80003302:	2f ed       	sub	sp,-8
80003304:	c0 68       	rjmp	80003310 <leer_temp+0x104>
		
	}
	
	else
		sprintf(temps,"%s","X");
80003306:	30 2a       	mov	r10,2
80003308:	48 cb       	lddpc	r11,80003338 <leer_temp+0x12c>
8000330a:	0e 9c       	mov	r12,r7
8000330c:	f0 1f 00 0c 	mcall	8000333c <leer_temp+0x130>
}
80003310:	2f ad       	sub	sp,-24
80003312:	e3 cd 80 80 	ldm	sp++,r7,pc
80003316:	00 00       	add	r0,r0
80003318:	80 00       	ld.sh	r0,r0[0x0]
8000331a:	22 30       	sub	r0,35
8000331c:	00 00       	add	r0,r0
8000331e:	00 2e       	rsub	lr,r0
80003320:	80 00       	ld.sh	r0,r0[0x0]
80003322:	3d 38       	mov	r8,-45
80003324:	80 00       	ld.sh	r0,r0[0x0]
80003326:	3b 5c       	mov	r12,-75
80003328:	80 00       	ld.sh	r0,r0[0x0]
8000332a:	3e 78       	mov	r8,-25
8000332c:	80 00       	ld.sh	r0,r0[0x0]
8000332e:	3e 18       	mov	r8,-31
80003330:	80 00       	ld.sh	r0,r0[0x0]
80003332:	99 ac       	st.w	r12[0x28],r12
80003334:	80 00       	ld.sh	r0,r0[0x0]
80003336:	40 58       	lddsp	r8,sp[0x14]
80003338:	80 00       	ld.sh	r0,r0[0x0]
8000333a:	99 b4       	st.w	r12[0x2c],r4
8000333c:	80 00       	ld.sh	r0,r0[0x0]
8000333e:	3f 02       	mov	r2,-16

80003340 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003340:	d4 01       	pushm	lr
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003342:	18 9b       	mov	r11,r12
80003344:	30 2c       	mov	r12,2
80003346:	f0 1f 00 02 	mcall	8000334c <sysclk_enable_pba_module+0xc>
}
8000334a:	d8 02       	popm	pc
8000334c:	80 00       	ld.sh	r0,r0[0x0]
8000334e:	2e e4       	sub	r4,-18

80003350 <rs_232_init_usart>:
	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
}


int rs_232_init_usart()
{
80003350:	d4 01       	pushm	lr
		case AVR32_USART1_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART1);
			break;

		case AVR32_USART2_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART2);
80003352:	30 bc       	mov	r12,11
80003354:	f0 1f 00 05 	mcall	80003368 <rs_232_init_usart+0x18>
	sysclk_enable_peripheral_clock(&AVR32_USART2);	
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
80003358:	e0 7a c1 38 	mov	r10,115000
8000335c:	48 4b       	lddpc	r11,8000336c <rs_232_init_usart+0x1c>
8000335e:	fe 7c 38 00 	mov	r12,-51200
80003362:	f0 1f 00 04 	mcall	80003370 <rs_232_init_usart+0x20>
	return estado_usart2;
}
80003366:	d8 02       	popm	pc
80003368:	80 00       	ld.sh	r0,r0[0x0]
8000336a:	33 40       	mov	r0,52
8000336c:	00 00       	add	r0,r0
8000336e:	00 0c       	add	r12,r0
80003370:	80 00       	ld.sh	r0,r0[0x0]
80003372:	2c 84       	sub	r4,-56

80003374 <rs_232_init_pins>:
	//

}

void rs_232_init_pins(void)
{
80003374:	d4 01       	pushm	lr
80003376:	20 4d       	sub	sp,16
	gpio_map_t COMPORT0_GPIO_MAP =
	{
		{ USART2_RX_PIN, USART2_RX_FUNCTION },
		{ USART2_TX_PIN, USART2_TX_FUNCTION }
	};
80003378:	48 88       	lddpc	r8,80003398 <rs_232_init_pins+0x24>
8000337a:	1a 9c       	mov	r12,sp
8000337c:	70 09       	ld.w	r9,r8[0x0]
8000337e:	50 09       	stdsp	sp[0x0],r9
80003380:	70 19       	ld.w	r9,r8[0x4]
80003382:	50 19       	stdsp	sp[0x4],r9
80003384:	70 29       	ld.w	r9,r8[0x8]
80003386:	50 29       	stdsp	sp[0x8],r9
80003388:	70 38       	ld.w	r8,r8[0xc]
8000338a:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
8000338c:	30 2b       	mov	r11,2
8000338e:	f0 1f 00 04 	mcall	8000339c <rs_232_init_pins+0x28>
}
80003392:	2f cd       	sub	sp,-16
80003394:	d8 02       	popm	pc
80003396:	00 00       	add	r0,r0
80003398:	80 00       	ld.sh	r0,r0[0x0]
8000339a:	9d 88       	st.w	lr[0x20],r8
8000339c:	80 00       	ld.sh	r0,r0[0x0]
8000339e:	25 8c       	sub	r12,88

800033a0 <init_i2c_pins>:
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
}

void init_i2c_pins(void)
{
800033a0:	d4 01       	pushm	lr
800033a2:	20 4d       	sub	sp,16
	const gpio_map_t TWI_GPIO_MAP = {
		{AVR32_TWIMS0_TWCK_0_3_PIN, AVR32_TWIMS0_TWCK_0_3_FUNCTION},
		{AVR32_TWIMS0_TWD_0_1_PIN, AVR32_TWIMS0_TWD_0_1_FUNCTION}
	};
800033a4:	48 88       	lddpc	r8,800033c4 <init_i2c_pins+0x24>
800033a6:	1a 9c       	mov	r12,sp
800033a8:	70 09       	ld.w	r9,r8[0x0]
800033aa:	50 09       	stdsp	sp[0x0],r9
800033ac:	70 19       	ld.w	r9,r8[0x4]
800033ae:	50 19       	stdsp	sp[0x4],r9
800033b0:	70 29       	ld.w	r9,r8[0x8]
800033b2:	50 29       	stdsp	sp[0x8],r9
800033b4:	70 38       	ld.w	r8,r8[0xc]
800033b6:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module (TWI_GPIO_MAP,
800033b8:	30 2b       	mov	r11,2
800033ba:	f0 1f 00 04 	mcall	800033c8 <init_i2c_pins+0x28>
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
800033be:	2f cd       	sub	sp,-16
800033c0:	d8 02       	popm	pc
800033c2:	00 00       	add	r0,r0
800033c4:	80 00       	ld.sh	r0,r0[0x0]
800033c6:	99 98       	st.w	r12[0x24],r8
800033c8:	80 00       	ld.sh	r0,r0[0x0]
800033ca:	25 8c       	sub	r12,88

800033cc <spi_init_pins>:
	tc_start(tc, EXAMPLE_TC_CHANNEL);
}


void spi_init_pins(void)
{
800033cc:	d4 01       	pushm	lr
800033ce:	20 8d       	sub	sp,32
	{
		{SPI_SCK_PIN,  SPI_SCK_FUNCTION },  // SPI Clock.
		{SPI_MISO_PIN, SPI_MISO_FUNCTION},  // MISO.
		{SPI_MOSI_PIN, SPI_MOSI_FUNCTION},  // MOSI.
		{SPI_CS_PIN, SPI_CS_FUNCTION}  // CS.
	};
800033d0:	48 d8       	lddpc	r8,80003404 <spi_init_pins+0x38>
800033d2:	1a 9c       	mov	r12,sp
800033d4:	70 09       	ld.w	r9,r8[0x0]
800033d6:	50 09       	stdsp	sp[0x0],r9
800033d8:	70 19       	ld.w	r9,r8[0x4]
800033da:	50 19       	stdsp	sp[0x4],r9
800033dc:	70 29       	ld.w	r9,r8[0x8]
800033de:	50 29       	stdsp	sp[0x8],r9
800033e0:	70 39       	ld.w	r9,r8[0xc]
800033e2:	50 39       	stdsp	sp[0xc],r9
800033e4:	fa c9 ff f0 	sub	r9,sp,-16
800033e8:	2f 08       	sub	r8,-16
800033ea:	70 0a       	ld.w	r10,r8[0x0]
800033ec:	93 0a       	st.w	r9[0x0],r10
800033ee:	70 1a       	ld.w	r10,r8[0x4]
800033f0:	93 1a       	st.w	r9[0x4],r10
800033f2:	70 2a       	ld.w	r10,r8[0x8]
800033f4:	93 2a       	st.w	r9[0x8],r10
800033f6:	70 38       	ld.w	r8,r8[0xc]
800033f8:	93 38       	st.w	r9[0xc],r8

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
800033fa:	30 4b       	mov	r11,4
800033fc:	f0 1f 00 03 	mcall	80003408 <spi_init_pins+0x3c>
}
80003400:	2f 8d       	sub	sp,-32
80003402:	d8 02       	popm	pc
80003404:	80 00       	ld.sh	r0,r0[0x0]
80003406:	9d 68       	st.w	lr[0x18],r8
80003408:	80 00       	ld.sh	r0,r0[0x0]
8000340a:	25 8c       	sub	r12,88

8000340c <led_init_pins>:
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
	spi_enable(AT86RFX_SPI);
}

void led_init_pins(void)
{
8000340c:	d4 01       	pushm	lr
		gpio_configure_pin(LED_1, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));	
8000340e:	30 5b       	mov	r11,5
80003410:	30 4c       	mov	r12,4
80003412:	f0 1f 00 06 	mcall	80003428 <led_init_pins+0x1c>
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
80003416:	30 5b       	mov	r11,5
80003418:	30 bc       	mov	r12,11
8000341a:	f0 1f 00 04 	mcall	80003428 <led_init_pins+0x1c>
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
8000341e:	30 5b       	mov	r11,5
80003420:	32 9c       	mov	r12,41
80003422:	f0 1f 00 02 	mcall	80003428 <led_init_pins+0x1c>
}
80003426:	d8 02       	popm	pc
80003428:	80 00       	ld.sh	r0,r0[0x0]
8000342a:	25 bc       	sub	r12,91

8000342c <init_rf_pins>:
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
	}
} 

void init_rf_pins(void)
{
8000342c:	d4 01       	pushm	lr
	//Configuracion de los pines para SPI
	spi_init_pins();
8000342e:	f0 1f 00 08 	mcall	8000344c <init_rf_pins+0x20>

	//PIN para interrupcion externa RF PA13-> IRQ2
	gpio_configure_pin (AVR32_PIN_PA13, (GPIO_DIR_INPUT | GPIO_PULL_UP)); // PA13 IRQ2
80003432:	30 4b       	mov	r11,4
80003434:	30 dc       	mov	r12,13
80003436:	f0 1f 00 07 	mcall	80003450 <init_rf_pins+0x24>
	gpio_enable_module_pin(AVR32_EIC_EXTINT_2_0_PIN, AVR32_EIC_EXTINT_2_0_FUNCTION); // Habilito interrupcion externa con este pin
8000343a:	30 6b       	mov	r11,6
8000343c:	30 dc       	mov	r12,13
8000343e:	f0 1f 00 06 	mcall	80003454 <init_rf_pins+0x28>
	//	gpio_enable_pin_interrupt(AT86RFX_IRQ_PIN, GPIO_RISING_EDGE);
	gpio_clear_pin_interrupt_flag(AT86RFX_IRQ_PIN);
80003442:	30 dc       	mov	r12,13
80003444:	f0 1f 00 05 	mcall	80003458 <init_rf_pins+0x2c>

	// 	gpio_configure_pin(AT86RFX_RST_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
	// 	gpio_configure_pin(AT86RFX_SLP_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
	//

}
80003448:	d8 02       	popm	pc
8000344a:	00 00       	add	r0,r0
8000344c:	80 00       	ld.sh	r0,r0[0x0]
8000344e:	33 cc       	mov	r12,60
80003450:	80 00       	ld.sh	r0,r0[0x0]
80003452:	25 bc       	sub	r12,91
80003454:	80 00       	ld.sh	r0,r0[0x0]
80003456:	24 f8       	sub	r8,79
80003458:	80 00       	ld.sh	r0,r0[0x0]
8000345a:	26 b6       	sub	r6,107

8000345c <escribir_linea_pc>:
}



void escribir_linea_pc (char *str)
{
8000345c:	d4 01       	pushm	lr
	usart_write_line(&AVR32_USART2,str);
8000345e:	18 9b       	mov	r11,r12
80003460:	fe 7c 38 00 	mov	r12,-51200
80003464:	f0 1f 00 02 	mcall	8000346c <escribir_linea_pc+0x10>
}
80003468:	d8 02       	popm	pc
8000346a:	00 00       	add	r0,r0
8000346c:	80 00       	ld.sh	r0,r0[0x0]
8000346e:	2c 34       	sub	r4,-61

80003470 <eic_int_handler2>:

// Manejo INTERRUPCION externa 2 (RF)

// PA13/GPIO 13/GLOC-OUT[0]/GLOC-IN[7]/TC0-A0/SCIF-GCLK[2]/PWMA-PWMA[13]/CAT-SMP/EIC-EXTINT[2]/CAT-CSA[0]/XIN32_2
static void eic_int_handler2(void)
{
80003470:	eb cd 40 80 	pushm	r7,lr
	IRQ_STATUS = pal_trx_reg_read(RG_IRQ_STATUS);
80003474:	30 fc       	mov	r12,15
80003476:	f0 1f 00 15 	mcall	800034c8 <eic_int_handler2+0x58>
	IRQ_STATUS &= 0x0C;
8000347a:	49 57       	lddpc	r7,800034cc <eic_int_handler2+0x5c>
8000347c:	e2 1c 00 0c 	andl	r12,0xc,COH
80003480:	ae 8c       	st.b	r7[0x0],r12
	//variable1=pal_trx_reg_read(RG_IRQ_STATUS);
	//variable2=pal_trx_reg_read(RG_IRQ_MASK);
		
		// Interrupt Line must be cleared to enable
		eic_clear_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);
80003482:	30 2b       	mov	r11,2
80003484:	fe 7c 24 00 	mov	r12,-56320
80003488:	f0 1f 00 12 	mcall	800034d0 <eic_int_handler2+0x60>
		//IRQ2 Pin 26 MCU --> Pin 24 T
		//IRQ_STATUS = pal_trx_reg_read(RG_IRQ_STATUS);
		//variable1=pal_trx_reg_read(RG_IRQ_STATUS);
		//variable2=pal_trx_reg_read(RG_IRQ_MASK);
		switch (IRQ_STATUS)
8000348c:	0f 88       	ld.ub	r8,r7[0x0]
8000348e:	30 49       	mov	r9,4
80003490:	f2 08 18 00 	cp.b	r8,r9
80003494:	c1 10       	breq	800034b6 <eic_int_handler2+0x46>
80003496:	30 89       	mov	r9,8
80003498:	f2 08 18 00 	cp.b	r8,r9
8000349c:	c1 21       	brne	800034c0 <eic_int_handler2+0x50>
		{
			case TRX_IRQ_TRX_END:
				escribir_linea_pc("\n\n --> Trama enviada :) :) \r\n");
8000349e:	48 ec       	lddpc	r12,800034d4 <eic_int_handler2+0x64>
800034a0:	f0 1f 00 0e 	mcall	800034d8 <eic_int_handler2+0x68>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
800034a4:	fe 78 40 00 	mov	r8,-49152
800034a8:	70 2c       	ld.w	r12,r8[0x8]
				spi = (uint8_t) spi_get(AT86RFX_SPI);
800034aa:	5c 5c       	castu.b	r12
800034ac:	48 c8       	lddpc	r8,800034dc <eic_int_handler2+0x6c>
800034ae:	b0 8c       	st.b	r8[0x0],r12
				escribir_linea_pc(spi);
800034b0:	f0 1f 00 0a 	mcall	800034d8 <eic_int_handler2+0x68>
				
			break;
800034b4:	c0 68       	rjmp	800034c0 <eic_int_handler2+0x50>
800034b6:	fe 78 40 00 	mov	r8,-49152
800034ba:	70 29       	ld.w	r9,r8[0x8]
			case TRX_IRQ_RX_START:
				spi = spi_get(AT86RFX_SPI);
800034bc:	48 88       	lddpc	r8,800034dc <eic_int_handler2+0x6c>
800034be:	b0 89       	st.b	r8[0x0],r9
				//escribir_linea_pc(rxTrama()); // creo q se tendria que leer la interrupcion de la SPI
			break;
		}
}
800034c0:	e3 cd 40 80 	ldm	sp++,r7,lr
800034c4:	d6 03       	rete
800034c6:	00 00       	add	r0,r0
800034c8:	80 00       	ld.sh	r0,r0[0x0]
800034ca:	2e 60       	sub	r0,-26
800034cc:	00 00       	add	r0,r0
800034ce:	07 52       	ld.sh	r2,--r3
800034d0:	80 00       	ld.sh	r0,r0[0x0]
800034d2:	24 dc       	sub	r12,77
800034d4:	80 00       	ld.sh	r0,r0[0x0]
800034d6:	99 b8       	st.w	r12[0x2c],r8
800034d8:	80 00       	ld.sh	r0,r0[0x0]
800034da:	34 5c       	mov	r12,69
800034dc:	00 00       	add	r0,r0
800034de:	07 51       	ld.sh	r1,--r3

800034e0 <modeConfig>:
	//cpu_irq_enable();
	Enable_global_interrupt();
	escribir_linea_pc("\n Terminando configuracion AT86RF212 \n\n");
}
void modeConfig()
{
800034e0:	d4 01       	pushm	lr
// cuando esta en modo de configuracion no hace nada, solo espera que le lleguen los datos

	while(cola_PC_nw < (pConfiguracion + 0x09));
800034e2:	49 48       	lddpc	r8,80003530 <modeConfig+0x50>
800034e4:	11 89       	ld.ub	r9,r8[0x0]
800034e6:	49 48       	lddpc	r8,80003534 <modeConfig+0x54>
800034e8:	11 8a       	ld.ub	r10,r8[0x0]
800034ea:	f2 c8 ff f7 	sub	r8,r9,-9
800034ee:	10 3a       	cp.w	r10,r8
800034f0:	c1 e5       	brlt	8000352c <modeConfig+0x4c>
	// comprobar CRC
	// solo si pasa el crc sigo la configuracion
	tramaConfiguracion.crc = cola_PC[pConfiguracion+8];
800034f2:	49 28       	lddpc	r8,80003538 <modeConfig+0x58>
800034f4:	49 2a       	lddpc	r10,8000353c <modeConfig+0x5c>
800034f6:	f4 09 00 09 	add	r9,r10,r9

	// fin comprobacion
	
	tramaConfiguracion.cmd = cola_PC[pConfiguracion+3];
800034fa:	13 ba       	ld.ub	r10,r9[0x3]
800034fc:	b0 9a       	st.b	r8[0x1],r10

	tramaConfiguracion.payload[0] = cola_PC[pConfiguracion+5];	
800034fe:	13 db       	ld.ub	r11,r9[0x5]
80003500:	b0 ab       	st.b	r8[0x2],r11
	tramaConfiguracion.payload[1] = cola_PC[pConfiguracion+6];
80003502:	13 eb       	ld.ub	r11,r9[0x6]
80003504:	b0 bb       	st.b	r8[0x3],r11
	tramaConfiguracion.payload[2] = cola_PC[pConfiguracion+7];
80003506:	13 f9       	ld.ub	r9,r9[0x7]
80003508:	b0 c9       	st.b	r8[0x4],r9

	switch (tramaConfiguracion.cmd){
8000350a:	33 18       	mov	r8,49
8000350c:	f0 0a 18 00 	cp.b	r10,r8
80003510:	c0 60       	breq	8000351c <modeConfig+0x3c>
80003512:	33 28       	mov	r8,50
80003514:	f0 0a 18 00 	cp.b	r10,r8
80003518:	c0 b1       	brne	8000352e <modeConfig+0x4e>
8000351a:	c0 58       	rjmp	80003524 <modeConfig+0x44>
		case BAUDRATE:
			escribir_linea_pc("\r\nConfiguracion del baud rate\n");
8000351c:	48 9c       	lddpc	r12,80003540 <modeConfig+0x60>
8000351e:	f0 1f 00 0a 	mcall	80003544 <modeConfig+0x64>
		break;
80003522:	d8 02       	popm	pc
		case TEMPERATURA:
			escribir_linea_pc("\r\nVeo la temperatura\n");
80003524:	48 9c       	lddpc	r12,80003548 <modeConfig+0x68>
80003526:	f0 1f 00 08 	mcall	80003544 <modeConfig+0x64>
8000352a:	d8 02       	popm	pc
8000352c:	c0 08       	rjmp	8000352c <modeConfig+0x4c>
8000352e:	d8 02       	popm	pc
80003530:	00 00       	add	r0,r0
80003532:	06 40       	or	r0,r3
80003534:	00 00       	add	r0,r0
80003536:	06 3f       	cp.w	pc,r3
80003538:	00 00       	add	r0,r0
8000353a:	06 80       	andn	r0,r3
8000353c:	00 00       	add	r0,r0
8000353e:	06 88       	andn	r8,r3
80003540:	80 00       	ld.sh	r0,r0[0x0]
80003542:	99 d8       	st.w	r12[0x34],r8
80003544:	80 00       	ld.sh	r0,r0[0x0]
80003546:	34 5c       	mov	r12,69
80003548:	80 00       	ld.sh	r0,r0[0x0]
8000354a:	99 f8       	st.w	r12[0x3c],r8

8000354c <init_AT86RF212>:
	}
	delay_ms(1);
}

uint8_t init_AT86RF212(void)
{
8000354c:	eb cd 40 80 	pushm	r7,lr
	escribir_linea_pc("\n Inicializando AT86RF212 \n\n");
80003550:	4a dc       	lddpc	r12,80003604 <init_AT86RF212+0xb8>
80003552:	f0 1f 00 2e 	mcall	80003608 <init_AT86RF212+0xbc>
	Disable_global_interrupt();
80003556:	d3 03       	ssrf	0x10
	
	//SLP_TR_LOW();
	
	
	//estadoPorPc();
	reset();
80003558:	f0 1f 00 2d 	mcall	8000360c <init_AT86RF212+0xc0>
	//PAL_WAIT_1_US();
	pal_trx_reg_write(RG_IRQ_MASK, 0x00);
8000355c:	30 0b       	mov	r11,0
8000355e:	30 ec       	mov	r12,14
80003560:	f0 1f 00 2c 	mcall	80003610 <init_AT86RF212+0xc4>
	pal_trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF); // Forzar el estado off
80003564:	30 3b       	mov	r11,3
80003566:	30 2c       	mov	r12,2
80003568:	f0 1f 00 2a 	mcall	80003610 <init_AT86RF212+0xc4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000356c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003570:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003574:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003578:	14 38       	cp.w	r8,r10
8000357a:	e0 88 00 08 	brls	8000358a <init_AT86RF212+0x3e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000357e:	12 38       	cp.w	r8,r9
80003580:	fe 98 ff fa 	brls	80003574 <init_AT86RF212+0x28>
80003584:	12 3a       	cp.w	r10,r9
80003586:	c0 73       	brcs	80003594 <init_AT86RF212+0x48>
80003588:	cf 6b       	rjmp	80003574 <init_AT86RF212+0x28>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000358a:	12 38       	cp.w	r8,r9
8000358c:	e0 8b 00 04 	brhi	80003594 <init_AT86RF212+0x48>
80003590:	12 3a       	cp.w	r10,r9
80003592:	cf 12       	brcc	80003574 <init_AT86RF212+0x28>
	DELAY_US(RST_PULSE_WIDTH_US); //tTR10
	
	//variable1=getStateAT86RF212();
	while(getStateAT86RF212()!= CMD_TRX_OFF); // espero el estado off
80003594:	30 87       	mov	r7,8
80003596:	f0 1f 00 20 	mcall	80003614 <init_AT86RF212+0xc8>
8000359a:	ee 0c 18 00 	cp.b	r12,r7
8000359e:	cf c1       	brne	80003596 <init_AT86RF212+0x4a>
	pal_trx_reg_write(RG_TRX_CTRL_0, 0x08);
800035a0:	30 8b       	mov	r11,8
800035a2:	30 3c       	mov	r12,3
800035a4:	f0 1f 00 1b 	mcall	80003610 <init_AT86RF212+0xc4>
	//pal_trx_reg_write(RG_PHY_CC_CCA,||SR_SUB_MODE); // 914Mhz set channel ->

	pal_trx_reg_write(RG_TRX_CTRL_1, 0x2E); // 1 -> TX AUTO_CRC && SPI_CMD_MODE -> 3 && 1-> IRQ_MASK_MODE
800035a8:	32 eb       	mov	r11,46
800035aa:	30 4c       	mov	r12,4
800035ac:	f0 1f 00 19 	mcall	80003610 <init_AT86RF212+0xc4>
	//PAL_WAIT_1_US();
	pal_trx_reg_write(RG_IRQ_MASK, 0x0C);
800035b0:	30 cb       	mov	r11,12
800035b2:	30 ec       	mov	r12,14
800035b4:	f0 1f 00 17 	mcall	80003610 <init_AT86RF212+0xc4>
	//pal_trx_reg_write(RG_TRX_CTRL_2, 0x00);
	//PAL_WAIT_1_US();
	//pal_trx_reg_write(RG_XOSC_CTRL, 0x40); // manejo del cristal externo y capacitores
	//PAL_WAIT_1_US();
	promiscuous_mode();
800035b8:	f0 1f 00 18 	mcall	80003618 <init_AT86RF212+0xcc>
	pal_trx_reg_write(RG_TRX_STATE, CMD_FORCE_PLL_ON);// seteo el tran en 
800035bc:	30 4b       	mov	r11,4
800035be:	30 2c       	mov	r12,2
800035c0:	f0 1f 00 14 	mcall	80003610 <init_AT86RF212+0xc4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800035c4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800035c8:	f0 ca ff f3 	sub	r10,r8,-13
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800035cc:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800035d0:	14 38       	cp.w	r8,r10
800035d2:	e0 88 00 08 	brls	800035e2 <init_AT86RF212+0x96>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800035d6:	12 38       	cp.w	r8,r9
800035d8:	fe 98 ff fa 	brls	800035cc <init_AT86RF212+0x80>
800035dc:	12 3a       	cp.w	r10,r9
800035de:	c0 73       	brcs	800035ec <init_AT86RF212+0xa0>
800035e0:	cf 6b       	rjmp	800035cc <init_AT86RF212+0x80>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800035e2:	12 38       	cp.w	r8,r9
800035e4:	e0 8b 00 04 	brhi	800035ec <init_AT86RF212+0xa0>
800035e8:	12 3a       	cp.w	r10,r9
800035ea:	cf 12       	brcc	800035cc <init_AT86RF212+0x80>
// 	variable1=getStateAT86RF212();
	DELAY_US(TIME_TRX_OFF_PLL_ON );
 	while (getStateAT86RF212()!=CMD_PLL_ON);
800035ec:	30 97       	mov	r7,9
800035ee:	f0 1f 00 0a 	mcall	80003614 <init_AT86RF212+0xc8>
800035f2:	ee 0c 18 00 	cp.b	r12,r7
800035f6:	cf c1       	brne	800035ee <init_AT86RF212+0xa2>
	//cpu_irq_enable();
	Enable_global_interrupt();
800035f8:	d5 03       	csrf	0x10
	escribir_linea_pc("\n Terminando configuracion AT86RF212 \n\n");
800035fa:	48 9c       	lddpc	r12,8000361c <init_AT86RF212+0xd0>
800035fc:	f0 1f 00 03 	mcall	80003608 <init_AT86RF212+0xbc>
}
80003600:	e3 cd 80 80 	ldm	sp++,r7,pc
80003604:	80 00       	ld.sh	r0,r0[0x0]
80003606:	9a 10       	ld.sh	r0,sp[0x2]
80003608:	80 00       	ld.sh	r0,r0[0x0]
8000360a:	34 5c       	mov	r12,69
8000360c:	80 00       	ld.sh	r0,r0[0x0]
8000360e:	31 84       	mov	r4,24
80003610:	80 00       	ld.sh	r0,r0[0x0]
80003612:	2d f4       	sub	r4,-33
80003614:	80 00       	ld.sh	r0,r0[0x0]
80003616:	2f a8       	sub	r8,-6
80003618:	80 00       	ld.sh	r0,r0[0x0]
8000361a:	30 bc       	mov	r12,11
8000361c:	80 00       	ld.sh	r0,r0[0x0]
8000361e:	9a 30       	ld.sh	r0,sp[0x6]

80003620 <estadoPorPc>:
	RST_LOW();
	pal_trx_reg_write(RG_TRX_CTRL_0,0x08);
	//pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_TRX_OFF);
	
}
void estadoPorPc(){
80003620:	d4 01       	pushm	lr
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003622:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003626:	f0 ca ff 8d 	sub	r10,r8,-115
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000362a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000362e:	14 38       	cp.w	r8,r10
80003630:	e0 88 00 08 	brls	80003640 <estadoPorPc+0x20>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003634:	12 38       	cp.w	r8,r9
80003636:	fe 98 ff fa 	brls	8000362a <estadoPorPc+0xa>
8000363a:	12 3a       	cp.w	r10,r9
8000363c:	c5 13       	brcs	800036de <estadoPorPc+0xbe>
8000363e:	cf 6b       	rjmp	8000362a <estadoPorPc+0xa>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003640:	12 38       	cp.w	r8,r9
80003642:	e0 8b 00 4e 	brhi	800036de <estadoPorPc+0xbe>
80003646:	12 3a       	cp.w	r10,r9
80003648:	c4 b3       	brcs	800036de <estadoPorPc+0xbe>
8000364a:	cf 0b       	rjmp	8000362a <estadoPorPc+0xa>
	delay_ms(1);
	switch (getStateAT86RF212()){
		case P_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado ON\n");
8000364c:	4a 9c       	lddpc	r12,800036f0 <estadoPorPc+0xd0>
8000364e:	f0 1f 00 2a 	mcall	800036f4 <estadoPorPc+0xd4>
		break;
80003652:	c3 18       	rjmp	800036b4 <estadoPorPc+0x94>
		case BUSY_RX:
		escribir_linea_pc("\r\n AT86RF212 en estado BUSY_RX\n");
80003654:	4a 9c       	lddpc	r12,800036f8 <estadoPorPc+0xd8>
80003656:	f0 1f 00 28 	mcall	800036f4 <estadoPorPc+0xd4>
		break;
8000365a:	c2 d8       	rjmp	800036b4 <estadoPorPc+0x94>
		case RX_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado RX\n");
8000365c:	4a 8c       	lddpc	r12,800036fc <estadoPorPc+0xdc>
8000365e:	f0 1f 00 26 	mcall	800036f4 <estadoPorPc+0xd4>
		break;
80003662:	c2 98       	rjmp	800036b4 <estadoPorPc+0x94>
		case TRX_OFF:
		escribir_linea_pc("\r\n AT86RF212 en estado TRX_OFF \n");
80003664:	4a 7c       	lddpc	r12,80003700 <estadoPorPc+0xe0>
80003666:	f0 1f 00 24 	mcall	800036f4 <estadoPorPc+0xd4>
		break;
8000366a:	c2 58       	rjmp	800036b4 <estadoPorPc+0x94>
		case PLL_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado PLL_ON\n");
8000366c:	4a 6c       	lddpc	r12,80003704 <estadoPorPc+0xe4>
8000366e:	f0 1f 00 22 	mcall	800036f4 <estadoPorPc+0xd4>
		break;
80003672:	c2 18       	rjmp	800036b4 <estadoPorPc+0x94>
		case TRX_SLEEP:
		escribir_linea_pc("\r\n AT86RF212 en estado TRX_SLEEP \n");
80003674:	4a 5c       	lddpc	r12,80003708 <estadoPorPc+0xe8>
80003676:	f0 1f 00 20 	mcall	800036f4 <estadoPorPc+0xd4>
		break;
8000367a:	c1 d8       	rjmp	800036b4 <estadoPorPc+0x94>
		case BUSY_RX_AACK:
		escribir_linea_pc("\r\n AT86RF212 en estado BUSY_RX_AACK\n");
8000367c:	4a 4c       	lddpc	r12,8000370c <estadoPorPc+0xec>
8000367e:	f0 1f 00 1e 	mcall	800036f4 <estadoPorPc+0xd4>
		break;
80003682:	c1 98       	rjmp	800036b4 <estadoPorPc+0x94>
		case BUSY_TX_ARET:
		escribir_linea_pc("\r\n AT86RF212 en estado BUSY_TX_ARET \n");
80003684:	4a 3c       	lddpc	r12,80003710 <estadoPorPc+0xf0>
80003686:	f0 1f 00 1c 	mcall	800036f4 <estadoPorPc+0xd4>
		break;
8000368a:	c1 58       	rjmp	800036b4 <estadoPorPc+0x94>
		case RX_AACK_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado RX_AACK_ON\n");
8000368c:	4a 2c       	lddpc	r12,80003714 <estadoPorPc+0xf4>
8000368e:	f0 1f 00 1a 	mcall	800036f4 <estadoPorPc+0xd4>
		break;
80003692:	c1 18       	rjmp	800036b4 <estadoPorPc+0x94>
		case CMD_TX_ARET_ON:
		escribir_linea_pc("\r\n AT86RF212 en estado TX_ARET_ON\n");
80003694:	4a 1c       	lddpc	r12,80003718 <estadoPorPc+0xf8>
80003696:	f0 1f 00 18 	mcall	800036f4 <estadoPorPc+0xd4>
		case RX_ON_NOCLK :
		escribir_linea_pc("\r\n AT86RF212 en estado RX_ON_NOCLK \n");
8000369a:	4a 1c       	lddpc	r12,8000371c <estadoPorPc+0xfc>
8000369c:	f0 1f 00 16 	mcall	800036f4 <estadoPorPc+0xd4>
		case RX_AACK_ON_NOCLK:
		escribir_linea_pc("\r\n AT86RF212 en estado RX_AACK_ON_NOCLK \n");
800036a0:	4a 0c       	lddpc	r12,80003720 <estadoPorPc+0x100>
800036a2:	f0 1f 00 15 	mcall	800036f4 <estadoPorPc+0xd4>
		case STATE_TRANSITION_IN_PROGRESS:
		escribir_linea_pc("\r\n :'(  STATE_TRANSITION_IN_PROGRESS ");
800036a6:	4a 0c       	lddpc	r12,80003724 <estadoPorPc+0x104>
800036a8:	f0 1f 00 13 	mcall	800036f4 <estadoPorPc+0xd4>
		break;
800036ac:	c0 48       	rjmp	800036b4 <estadoPorPc+0x94>
		
		default:
		escribir_linea_pc("\r\n estado no contemplado");
800036ae:	49 fc       	lddpc	r12,80003728 <estadoPorPc+0x108>
800036b0:	f0 1f 00 11 	mcall	800036f4 <estadoPorPc+0xd4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800036b4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800036b8:	f0 ca ff 8d 	sub	r10,r8,-115
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800036bc:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800036c0:	14 38       	cp.w	r8,r10
800036c2:	e0 88 00 08 	brls	800036d2 <estadoPorPc+0xb2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800036c6:	12 38       	cp.w	r8,r9
800036c8:	fe 98 ff fa 	brls	800036bc <estadoPorPc+0x9c>
800036cc:	12 3a       	cp.w	r10,r9
800036ce:	c1 03       	brcs	800036ee <estadoPorPc+0xce>
800036d0:	cf 6b       	rjmp	800036bc <estadoPorPc+0x9c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800036d2:	12 38       	cp.w	r8,r9
800036d4:	e0 8b 00 0d 	brhi	800036ee <estadoPorPc+0xce>
800036d8:	12 3a       	cp.w	r10,r9
800036da:	c0 a3       	brcs	800036ee <estadoPorPc+0xce>
800036dc:	cf 0b       	rjmp	800036bc <estadoPorPc+0x9c>
	//pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_TRX_OFF);
	
}
void estadoPorPc(){
	delay_ms(1);
	switch (getStateAT86RF212()){
800036de:	f0 1f 00 14 	mcall	8000372c <estadoPorPc+0x10c>
800036e2:	59 fc       	cp.w	r12,31
800036e4:	fe 9b ff e5 	brhi	800036ae <estadoPorPc+0x8e>
800036e8:	49 28       	lddpc	r8,80003730 <estadoPorPc+0x110>
800036ea:	f0 0c 03 2f 	ld.w	pc,r8[r12<<0x2]
800036ee:	d8 02       	popm	pc
800036f0:	80 00       	ld.sh	r0,r0[0x0]
800036f2:	9a 58       	ld.sh	r8,sp[0xa]
800036f4:	80 00       	ld.sh	r0,r0[0x0]
800036f6:	34 5c       	mov	r12,69
800036f8:	80 00       	ld.sh	r0,r0[0x0]
800036fa:	9a 74       	ld.sh	r4,sp[0xe]
800036fc:	80 00       	ld.sh	r0,r0[0x0]
800036fe:	9a 94       	ld.uh	r4,sp[0x2]
80003700:	80 00       	ld.sh	r0,r0[0x0]
80003702:	9a b0       	ld.uh	r0,sp[0x6]
80003704:	80 00       	ld.sh	r0,r0[0x0]
80003706:	9a d4       	ld.uh	r4,sp[0xa]
80003708:	80 00       	ld.sh	r0,r0[0x0]
8000370a:	9a f4       	ld.uh	r4,sp[0xe]
8000370c:	80 00       	ld.sh	r0,r0[0x0]
8000370e:	9b 18       	st.w	sp[0x4],r8
80003710:	80 00       	ld.sh	r0,r0[0x0]
80003712:	9b 40       	st.w	sp[0x10],r0
80003714:	80 00       	ld.sh	r0,r0[0x0]
80003716:	9b 68       	st.w	sp[0x18],r8
80003718:	80 00       	ld.sh	r0,r0[0x0]
8000371a:	9b 8c       	st.w	sp[0x20],r12
8000371c:	80 00       	ld.sh	r0,r0[0x0]
8000371e:	9b b0       	st.w	sp[0x2c],r0
80003720:	80 00       	ld.sh	r0,r0[0x0]
80003722:	9b d8       	st.w	sp[0x34],r8
80003724:	80 00       	ld.sh	r0,r0[0x0]
80003726:	9c 04       	ld.sh	r4,lr[0x0]
80003728:	80 00       	ld.sh	r0,r0[0x0]
8000372a:	9c 2c       	ld.sh	r12,lr[0x4]
8000372c:	80 00       	ld.sh	r0,r0[0x0]
8000372e:	2f a8       	sub	r8,-6
80003730:	80 00       	ld.sh	r0,r0[0x0]
80003732:	99 18       	st.w	r12[0x4],r8

80003734 <txTramaManual>:
	variable1=getStateAT86RF212();
	return variable1;
}

uint8_t txTramaManual(uint8_t *data)
{
80003734:	eb cd 40 c0 	pushm	r6-r7,lr
80003738:	18 96       	mov	r6,r12
	uint8_t state = getStateAT86RF212();
8000373a:	f0 1f 00 25 	mcall	800037cc <txTramaManual+0x98>
	//Set MAX_CSMA_RETRIES register 0x2C, XAH_CTRL_0
	//Set CSMA_SEED registers 0x2D, 0x2E
	//Set MAX_BE, MIN_BE register 0x2F, CSMA_BE
	//Configure CCA see Section 8.6
	
	if (state==CMD_RX_ON) {
8000373e:	30 68       	mov	r8,6
80003740:	f0 0c 18 00 	cp.b	r12,r8
80003744:	c3 41       	brne	800037ac <txTramaManual+0x78>
		//DISABLE_TRX_IRQ();
		
		//variable1=getStateAT86RF212();
		escribir_linea_pc("AT86RF por transmitir...\r\n");	
80003746:	4a 3c       	lddpc	r12,800037d0 <txTramaManual+0x9c>
80003748:	f0 1f 00 23 	mcall	800037d4 <txTramaManual+0xa0>
		//estadoPorPc();
		pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_PLL_ON); //pongo en PLL ON
8000374c:	30 4b       	mov	r11,4
8000374e:	30 2c       	mov	r12,2
80003750:	f0 1f 00 22 	mcall	800037d8 <txTramaManual+0xa4>
		while(getStateAT86RF212()!=CMD_PLL_ON);  //espero q se ponga en PLL ON
80003754:	30 97       	mov	r7,9
80003756:	f0 1f 00 1e 	mcall	800037cc <txTramaManual+0x98>
8000375a:	ee 0c 18 00 	cp.b	r12,r7
8000375e:	cf c1       	brne	80003756 <txTramaManual+0x22>
	//	estadoPorPc();
		pal_trx_reg_write(RG_IRQ_MASK,0x0C);
80003760:	30 cb       	mov	r11,12
80003762:	30 ec       	mov	r12,14
80003764:	f0 1f 00 1d 	mcall	800037d8 <txTramaManual+0xa4>
		variable1=pal_trx_reg_read(RG_IRQ_MASK);
80003768:	30 ec       	mov	r12,14
8000376a:	f0 1f 00 1d 	mcall	800037dc <txTramaManual+0xa8>
8000376e:	49 d8       	lddpc	r8,800037e0 <txTramaManual+0xac>
80003770:	b0 8c       	st.b	r8[0x0],r12
		pal_trx_frame_write(data,4);  //esto para mi hay q ponerlo arriba donde dije escribir trama
80003772:	30 4b       	mov	r11,4
80003774:	0c 9c       	mov	r12,r6
80003776:	f0 1f 00 1c 	mcall	800037e4 <txTramaManual+0xb0>
		//escribo la trama de datos en el buffer - segun pag 158
		pal_trx_reg_write(RG_TRX_STATE,CMD_TX_START); // inicio tx - segun manual: Write TRX_CMD = TX_START, or assert pin 11 (SLP_TR)
8000377a:	30 2b       	mov	r11,2
8000377c:	16 9c       	mov	r12,r11
8000377e:	f0 1f 00 17 	mcall	800037d8 <txTramaManual+0xa4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003782:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003786:	f0 ca ff b8 	sub	r10,r8,-72
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000378a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000378e:	14 38       	cp.w	r8,r10
80003790:	e0 88 00 08 	brls	800037a0 <txTramaManual+0x6c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003794:	12 38       	cp.w	r8,r9
80003796:	fe 98 ff fa 	brls	8000378a <txTramaManual+0x56>
8000379a:	12 3a       	cp.w	r10,r9
8000379c:	c1 33       	brcs	800037c2 <txTramaManual+0x8e>
8000379e:	cf 6b       	rjmp	8000378a <txTramaManual+0x56>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800037a0:	12 38       	cp.w	r8,r9
800037a2:	e0 8b 00 10 	brhi	800037c2 <txTramaManual+0x8e>
800037a6:	12 3a       	cp.w	r10,r9
800037a8:	c0 d3       	brcs	800037c2 <txTramaManual+0x8e>
800037aa:	cf 0b       	rjmp	8000378a <txTramaManual+0x56>
	//	estadoPorPc();
		variable1=getStateAT86RF212();
		
		
	} else {
		escribir_linea_pc(" no se puede enviar la trama \n");
800037ac:	48 fc       	lddpc	r12,800037e8 <txTramaManual+0xb4>
800037ae:	f0 1f 00 0a 	mcall	800037d4 <txTramaManual+0xa0>
	}
	pal_trx_reg_write(RG_TRX_STATE,CMD_RX_ON); //vuelvo a estador RX ON
800037b2:	30 6b       	mov	r11,6
800037b4:	30 2c       	mov	r12,2
800037b6:	f0 1f 00 09 	mcall	800037d8 <txTramaManual+0xa4>
	estadoPorPc();
800037ba:	f0 1f 00 0d 	mcall	800037ec <txTramaManual+0xb8>
}
800037be:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		
		// espero IRQ_3 (TRX_END) issued
		// Read IRQ_STATUS register, pin 24 (IRQ) deasserted
		//ENABLE_TRX_IRQ(); 
	//	estadoPorPc();
		variable1=getStateAT86RF212();
800037c2:	f0 1f 00 03 	mcall	800037cc <txTramaManual+0x98>
800037c6:	48 78       	lddpc	r8,800037e0 <txTramaManual+0xac>
800037c8:	b0 8c       	st.b	r8[0x0],r12
800037ca:	cf 4b       	rjmp	800037b2 <txTramaManual+0x7e>
800037cc:	80 00       	ld.sh	r0,r0[0x0]
800037ce:	2f a8       	sub	r8,-6
800037d0:	80 00       	ld.sh	r0,r0[0x0]
800037d2:	9c b0       	ld.uh	r0,lr[0x6]
800037d4:	80 00       	ld.sh	r0,r0[0x0]
800037d6:	34 5c       	mov	r12,69
800037d8:	80 00       	ld.sh	r0,r0[0x0]
800037da:	2d f4       	sub	r4,-33
800037dc:	80 00       	ld.sh	r0,r0[0x0]
800037de:	2e 60       	sub	r0,-26
800037e0:	00 00       	add	r0,r0
800037e2:	06 7e       	tst	lr,r3
800037e4:	80 00       	ld.sh	r0,r0[0x0]
800037e6:	2d 90       	sub	r0,-39
800037e8:	80 00       	ld.sh	r0,r0[0x0]
800037ea:	9c cc       	ld.uh	r12,lr[0x8]
800037ec:	80 00       	ld.sh	r0,r0[0x0]
800037ee:	36 20       	mov	r0,98

800037f0 <init_i2c_module>:
	gpio_enable_module (TWI_GPIO_MAP,
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
void init_i2c_module(void)
{
800037f0:	d4 01       	pushm	lr
800037f2:	20 4d       	sub	sp,16
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800037f4:	30 eb       	mov	r11,14
800037f6:	30 2c       	mov	r12,2
800037f8:	f0 1f 00 0e 	mcall	80003830 <init_i2c_module+0x40>
	{
		.pba_hz = sysclk_get_cpu_hz(),
		.speed = 10000,
		.chip = TARGET_ADDRESS,
		.smbus = 0,
	};
800037fc:	e0 78 c1 38 	mov	r8,115000
80003800:	50 08       	stdsp	sp[0x0],r8
80003802:	e0 68 27 10 	mov	r8,10000
80003806:	50 18       	stdsp	sp[0x4],r8
80003808:	34 88       	mov	r8,72
8000380a:	50 28       	stdsp	sp[0x8],r8
8000380c:	30 08       	mov	r8,0
8000380e:	fb 68 00 0c 	st.b	sp[12],r8
	
	// Initialize as master.
	int status = twim_master_init (&AVR32_TWIM0, &TWIM_OPTIONS);
80003812:	1a 9b       	mov	r11,sp
80003814:	fe 7c 44 00 	mov	r12,-48128
80003818:	f0 1f 00 07 	mcall	80003834 <init_i2c_module+0x44>
	
	// Check whether TARGET device is connected
	
	if (status == STATUS_OK) {
8000381c:	c0 51       	brne	80003826 <init_i2c_module+0x36>
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tPASS\r\n");
8000381e:	48 7c       	lddpc	r12,80003838 <init_i2c_module+0x48>
80003820:	f0 1f 00 07 	mcall	8000383c <init_i2c_module+0x4c>
80003824:	c0 48       	rjmp	8000382c <init_i2c_module+0x3c>
	} else {
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
80003826:	48 7c       	lddpc	r12,80003840 <init_i2c_module+0x50>
80003828:	f0 1f 00 05 	mcall	8000383c <init_i2c_module+0x4c>
	}
} 
8000382c:	2f cd       	sub	sp,-16
8000382e:	d8 02       	popm	pc
80003830:	80 00       	ld.sh	r0,r0[0x0]
80003832:	2e e4       	sub	r4,-18
80003834:	80 00       	ld.sh	r0,r0[0x0]
80003836:	23 40       	sub	r0,52
80003838:	80 00       	ld.sh	r0,r0[0x0]
8000383a:	9c ec       	ld.uh	r12,lr[0xc]
8000383c:	80 00       	ld.sh	r0,r0[0x0]
8000383e:	34 5c       	mov	r12,69
80003840:	80 00       	ld.sh	r0,r0[0x0]
80003842:	9d 00       	st.w	lr[0x0],r0

80003844 <spi_init_module>:
	};

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
}
void spi_init_module(void)
{
80003844:	eb cd 40 e0 	pushm	r5-r7,lr
80003848:	20 4d       	sub	sp,16
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 0
	};
8000384a:	4a 48       	lddpc	r8,800038d8 <spi_init_module+0x94>
8000384c:	1a 95       	mov	r5,sp
8000384e:	70 09       	ld.w	r9,r8[0x0]
80003850:	50 09       	stdsp	sp[0x0],r9
80003852:	70 19       	ld.w	r9,r8[0x4]
80003854:	50 19       	stdsp	sp[0x4],r9
80003856:	70 29       	ld.w	r9,r8[0x8]
80003858:	50 29       	stdsp	sp[0x8],r9
8000385a:	70 38       	ld.w	r8,r8[0xc]
8000385c:	50 38       	stdsp	sp[0xc],r8
8000385e:	30 db       	mov	r11,13
80003860:	30 2c       	mov	r12,2
80003862:	f0 1f 00 1f 	mcall	800038dc <spi_init_module+0x98>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80003866:	fe 77 40 00 	mov	r7,-49152
8000386a:	e0 68 00 80 	mov	r8,128
8000386e:	8f 08       	st.w	r7[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
80003870:	6e 18       	ld.w	r8,r7[0x4]
80003872:	30 19       	mov	r9,1
80003874:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
80003878:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
8000387a:	6e 18       	ld.w	r8,r7[0x4]
8000387c:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
80003880:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
80003882:	6e 18       	ld.w	r8,r7[0x4]
80003884:	30 06       	mov	r6,0
80003886:	f1 d6 d0 e1 	bfins	r8,r6,0x7,0x1
8000388a:	8f 18       	st.w	r7[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
8000388c:	6e 18       	ld.w	r8,r7[0x4]
8000388e:	30 f9       	mov	r9,15
80003890:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
80003894:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
80003896:	6e 18       	ld.w	r8,r7[0x4]
80003898:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
8000389c:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
8000389e:	6e 18       	ld.w	r8,r7[0x4]
800038a0:	f1 d6 d0 41 	bfins	r8,r6,0x2,0x1
800038a4:	8f 18       	st.w	r7[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
800038a6:	6e 18       	ld.w	r8,r7[0x4]
800038a8:	f1 d6 d3 08 	bfins	r8,r6,0x18,0x8
800038ac:	8f 18       	st.w	r7[0x4],r8

	spi_master_init(AT86RFX_SPI);
	
	spiOptions.reg= SPI_CS;
800038ae:	30 38       	mov	r8,3
800038b0:	ba 88       	st.b	sp[0x0],r8
	spi_setupChipReg(AT86RFX_SPI, &spiOptions, sysclk_get_peripheral_bus_hz(&AVR32_SPI));
800038b2:	e0 7a c1 38 	mov	r10,115000
800038b6:	1a 9b       	mov	r11,sp
800038b8:	0e 9c       	mov	r12,r7
800038ba:	f0 1f 00 0a 	mcall	800038e0 <spi_init_module+0x9c>
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
800038be:	0c 99       	mov	r9,r6
800038c0:	0c 9a       	mov	r10,r6
800038c2:	0c 9b       	mov	r11,r6
800038c4:	0e 9c       	mov	r12,r7
800038c6:	f0 1f 00 08 	mcall	800038e4 <spi_init_module+0xa0>
	spi_enable(AT86RFX_SPI);
800038ca:	0e 9c       	mov	r12,r7
800038cc:	f0 1f 00 07 	mcall	800038e8 <spi_init_module+0xa4>
}
800038d0:	2f cd       	sub	sp,-16
800038d2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800038d6:	00 00       	add	r0,r0
800038d8:	80 00       	ld.sh	r0,r0[0x0]
800038da:	9d 98       	st.w	lr[0x24],r8
800038dc:	80 00       	ld.sh	r0,r0[0x0]
800038de:	2e e4       	sub	r4,-18
800038e0:	80 00       	ld.sh	r0,r0[0x0]
800038e2:	28 a8       	sub	r8,-118
800038e4:	80 00       	ld.sh	r0,r0[0x0]
800038e6:	28 08       	sub	r8,-128
800038e8:	80 00       	ld.sh	r0,r0[0x0]
800038ea:	29 60       	sub	r0,-106

800038ec <main>:
	}
	return;
}

int main (void)
{
800038ec:	d4 31       	pushm	r0-r7,lr
800038ee:	20 3d       	sub	sp,12
	char temps[10] = "\0";
800038f0:	4e e8       	lddpc	r8,80003aa8 <main+0x1bc>
800038f2:	90 08       	ld.sh	r8,r8[0x0]
800038f4:	ba 08       	st.h	sp[0x0],r8
800038f6:	30 8a       	mov	r10,8
800038f8:	30 0b       	mov	r11,0
800038fa:	fa cc ff fe 	sub	r12,sp,-2
800038fe:	f0 1f 00 6c 	mcall	80003aac <main+0x1c0>
	int i=0;
	
	//board_init();
	// configuracion del clock del sistema ver archivo "conf_clock.h"	
	sysclk_init();	
80003902:	f0 1f 00 6c 	mcall	80003ab0 <main+0x1c4>
	
	//Configuracion de los pines para los LEDS 
	led_init_pins();
80003906:	f0 1f 00 6c 	mcall	80003ab4 <main+0x1c8>

	//Configuracion de los pines para el RS-232
	rs_232_init_pins();
8000390a:	f0 1f 00 6c 	mcall	80003ab8 <main+0x1cc>
	
	//Configuracion pins para RF
	init_rf_pins();
8000390e:	f0 1f 00 6c 	mcall	80003abc <main+0x1d0>
	
	//Inicializacion del SPI
	spi_init_module();
80003912:	f0 1f 00 6c 	mcall	80003ac0 <main+0x1d4>
	
	//Inicializacion de la USART	
	int estado_rs_232 = rs_232_init_usart();
80003916:	f0 1f 00 6c 	mcall	80003ac4 <main+0x1d8>


static void inicializar_interrupciones()
{
	// Disable all interrupts.
	Disable_global_interrupt();
8000391a:	d3 03       	ssrf	0x10
	// Initialize interrupt vectors.
	INTC_init_interrupts();
8000391c:	f0 1f 00 6b 	mcall	80003ac8 <main+0x1dc>
	 * EXAMPLE_USART_IRQ is the IRQ of the interrupt handler to register.
	 * AVR32_INTC_INT0 is the interrupt priority level to assign to the
	 * group of this IRQ.
	 */
	
	INTC_register_interrupt(&usart_int_handler_RS232, AVR32_USART2_IRQ, AVR32_INTC_INT0);
80003920:	30 0a       	mov	r10,0
80003922:	e0 6b 02 20 	mov	r11,544
80003926:	4e ac       	lddpc	r12,80003acc <main+0x1e0>
80003928:	f0 1f 00 6a 	mcall	80003ad0 <main+0x1e4>

	INTC_register_interrupt(&eic_int_handler2, AVR32_EIC_IRQ_2, AVR32_INTC_INT2);
8000392c:	30 2a       	mov	r10,2
8000392e:	e0 6b 01 61 	mov	r11,353
80003932:	4e 9c       	lddpc	r12,80003ad4 <main+0x1e8>
80003934:	f0 1f 00 67 	mcall	80003ad0 <main+0x1e4>
	
	// Register the TC interrupt handler to the interrupt controller.
	INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, EXAMPLE_TC_IRQ_PRIORITY);
80003938:	30 3a       	mov	r10,3
8000393a:	e0 6b 03 40 	mov	r11,832
8000393e:	4e 7c       	lddpc	r12,80003ad8 <main+0x1ec>
80003940:	f0 1f 00 64 	mcall	80003ad0 <main+0x1e4>
	
	// INTERRUPCIONES EXTERNAS (#2)
	eic_init(&AVR32_EIC, &eic_options2,1);
80003944:	30 1a       	mov	r10,1
80003946:	4e 6b       	lddpc	r11,80003adc <main+0x1f0>
80003948:	fe 7c 24 00 	mov	r12,-56320
8000394c:	f0 1f 00 65 	mcall	80003ae0 <main+0x1f4>

	// Enable External Interrupt Controller Line
	eic_enable_line(&AVR32_EIC, AVR32_EIC_INT2);
80003950:	30 2b       	mov	r11,2
80003952:	fe 7c 24 00 	mov	r12,-56320
80003956:	f0 1f 00 64 	mcall	80003ae4 <main+0x1f8>
	eic_enable_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);	
8000395a:	30 2b       	mov	r11,2
8000395c:	fe 7c 24 00 	mov	r12,-56320
80003960:	f0 1f 00 62 	mcall	80003ae8 <main+0x1fc>
	
	// Enable USART Rx interrupt.
	(&AVR32_USART2)->ier = AVR32_USART_IER_RXRDY_MASK;
80003964:	30 19       	mov	r9,1
80003966:	fe 78 38 00 	mov	r8,-51200
8000396a:	91 29       	st.w	r8[0x8],r9
	
	// Enable all interrupts.
	Enable_global_interrupt();
8000396c:	d5 03       	csrf	0x10
		
	//Inicializacion de las interrupciones
	inicializar_interrupciones();
	
	// Inicializacion del timer
	tc_init(tc);
8000396e:	4e 08       	lddpc	r8,80003aec <main+0x200>
80003970:	70 07       	ld.w	r7,r8[0x0]
		.lovrs = 0,
		.covfs = 0
	};
	
	// Initialize the timer/counter.
	tc_init_waveform(tc, &waveform_opt);
80003972:	4e 0b       	lddpc	r11,80003af0 <main+0x204>
80003974:	0e 9c       	mov	r12,r7
80003976:	f0 1f 00 60 	mcall	80003af4 <main+0x208>
	 * We want: (1 / (fPBA / 128)) * RC = 200 ms, hence RC = (fPBA / 128) / 5
	 * to get an interrupt every 10 ms.
	 */
	
		
	tc_write_rc(tc, EXAMPLE_TC_CHANNEL,((sysclk_get_pba_hz() / 128) /5));
8000397a:	e0 6a 00 b3 	mov	r10,179
8000397e:	30 0b       	mov	r11,0
80003980:	0e 9c       	mov	r12,r7
80003982:	f0 1f 00 5e 	mcall	80003af8 <main+0x20c>
	// configure the timer interrupt
	tc_configure_interrupts(tc, EXAMPLE_TC_CHANNEL, &tc_interrupt);
80003986:	4d ea       	lddpc	r10,80003afc <main+0x210>
80003988:	30 0b       	mov	r11,0
8000398a:	0e 9c       	mov	r12,r7
8000398c:	f0 1f 00 5d 	mcall	80003b00 <main+0x214>
	// Start the timer/counter.
	tc_start(tc, EXAMPLE_TC_CHANNEL);
80003990:	30 0b       	mov	r11,0
80003992:	0e 9c       	mov	r12,r7
80003994:	f0 1f 00 5c 	mcall	80003b04 <main+0x218>
// 	while (at86rfx_init() != AT86RFX_SUCCESS) {
//  	 		escribir_linea_pc("Modulo RF:\tFAILED\r\n");
//  	 	}
//  		escribir_linea_pc("Modulo RF:\tPASS\r\n");
 
	register_value = pal_trx_reg_read(RG_PART_NUM);//pedido de identificacion del modulo. Debe devolver 0x07
80003998:	31 cc       	mov	r12,28
8000399a:	f0 1f 00 5c 	mcall	80003b08 <main+0x21c>
8000399e:	4d c8       	lddpc	r8,80003b0c <main+0x220>
800039a0:	b0 8c       	st.b	r8[0x0],r12
	
	if (register_value == PART_NUM_AT86RF212) 
800039a2:	30 78       	mov	r8,7
800039a4:	f0 0c 18 00 	cp.b	r12,r8
800039a8:	c0 51       	brne	800039b2 <main+0xc6>
 		escribir_linea_pc("Modulo RF:\tPASS\r\n");
800039aa:	4d ac       	lddpc	r12,80003b10 <main+0x224>
800039ac:	f0 1f 00 5a 	mcall	80003b14 <main+0x228>
800039b0:	c0 48       	rjmp	800039b8 <main+0xcc>
	else
		escribir_linea_pc("Modulo RF:\tFAILED\r\n"); 			
800039b2:	4d ac       	lddpc	r12,80003b18 <main+0x22c>
800039b4:	f0 1f 00 58 	mcall	80003b14 <main+0x228>
	escribir_linea_pc(register_value);
800039b8:	4d 58       	lddpc	r8,80003b0c <main+0x220>
800039ba:	11 8c       	ld.ub	r12,r8[0x0]
800039bc:	f0 1f 00 56 	mcall	80003b14 <main+0x228>
	
	//Inicializacion del sensor de temp
	
	init_i2c_pins();
800039c0:	f0 1f 00 57 	mcall	80003b1c <main+0x230>
	init_i2c_module();
800039c4:	f0 1f 00 57 	mcall	80003b20 <main+0x234>
	// inicializacion del tran
	//pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_PLL_ON);

	

	init_AT86RF212();
800039c8:	f0 1f 00 57 	mcall	80003b24 <main+0x238>
	//------------------Fin de conguracion
	
	escribir_linea_pc("TESIS TUCUMAN 2015\n\r\n");
800039cc:	4d 7c       	lddpc	r12,80003b28 <main+0x23c>
800039ce:	f0 1f 00 52 	mcall	80003b14 <main+0x228>
	
	pal_trx_reg_write(RG_TRX_STATE, CMD_RX_ON);// seteo el tran en RX
800039d2:	30 6b       	mov	r11,6
800039d4:	30 2c       	mov	r12,2
800039d6:	f0 1f 00 56 	mcall	80003b2c <main+0x240>
	while(true)
	{
		if (cola_PC_nr != cola_PC_nw )
800039da:	4d 67       	lddpc	r7,80003b30 <main+0x244>
800039dc:	4d 64       	lddpc	r4,80003b34 <main+0x248>
		{
			if (cola_PC[cola_PC_nr] == 't')
800039de:	4d 71       	lddpc	r1,80003b38 <main+0x24c>
800039e0:	37 40       	mov	r0,116
				escribir_linea_pc(temps);
				escribir_linea_pc("*C\r\n");
			}
			cola_PC_nr++;
			
			if (cola_PC_nr >= tamano_cola)
800039e2:	3c 73       	mov	r3,-57
				cola_PC_nr = 0;
				
			if (configuracion && (cola_PC_nr >= pConfiguracion + 4))
800039e4:	4d 62       	lddpc	r2,80003b3c <main+0x250>
800039e6:	30 05       	mov	r5,0
	escribir_linea_pc("TESIS TUCUMAN 2015\n\r\n");
	
	pal_trx_reg_write(RG_TRX_STATE, CMD_RX_ON);// seteo el tran en RX
	while(true)
	{
		if (cola_PC_nr != cola_PC_nw )
800039e8:	0f 88       	ld.ub	r8,r7[0x0]
800039ea:	09 89       	ld.ub	r9,r4[0x0]
800039ec:	f0 09 18 00 	cp.b	r9,r8
800039f0:	c3 b0       	breq	80003a66 <main+0x17a>
		{
			if (cola_PC[cola_PC_nr] == 't')
800039f2:	e2 08 07 08 	ld.ub	r8,r1[r8]
800039f6:	e0 08 18 00 	cp.b	r8,r0
800039fa:	c0 d1       	brne	80003a14 <main+0x128>
			{
				leer_temp(temps);
800039fc:	1a 9c       	mov	r12,sp
800039fe:	f0 1f 00 51 	mcall	80003b40 <main+0x254>
				escribir_linea_pc("Temp: ");
80003a02:	4d 1c       	lddpc	r12,80003b44 <main+0x258>
80003a04:	f0 1f 00 44 	mcall	80003b14 <main+0x228>
				escribir_linea_pc(temps);
80003a08:	1a 9c       	mov	r12,sp
80003a0a:	f0 1f 00 43 	mcall	80003b14 <main+0x228>
				escribir_linea_pc("*C\r\n");
80003a0e:	4c fc       	lddpc	r12,80003b48 <main+0x25c>
80003a10:	f0 1f 00 41 	mcall	80003b14 <main+0x228>
			}
			cola_PC_nr++;
80003a14:	0f 88       	ld.ub	r8,r7[0x0]
80003a16:	2f f8       	sub	r8,-1
			
			if (cola_PC_nr >= tamano_cola)
				cola_PC_nr = 0;
80003a18:	f0 03 18 00 	cp.b	r3,r8
80003a1c:	ea 08 17 30 	movlo	r8,r5
80003a20:	ae 88       	st.b	r7[0x0],r8
				
			if (configuracion && (cola_PC_nr >= pConfiguracion + 4))
80003a22:	05 88       	ld.ub	r8,r2[0x0]
80003a24:	ea 08 18 00 	cp.b	r8,r5
80003a28:	c1 f0       	breq	80003a66 <main+0x17a>
80003a2a:	4c 9a       	lddpc	r10,80003b4c <main+0x260>
80003a2c:	15 88       	ld.ub	r8,r10[0x0]
80003a2e:	0f 8a       	ld.ub	r10,r7[0x0]
80003a30:	f0 c9 ff fc 	sub	r9,r8,-4
80003a34:	12 3a       	cp.w	r10,r9
80003a36:	c1 85       	brlt	80003a66 <main+0x17a>
			{
				if ((cola_PC[pConfiguracion] & cola_PC[pConfiguracion+1] & cola_PC[pConfiguracion+2]) == 0x01)
80003a38:	e2 08 00 09 	add	r9,r1,r8
80003a3c:	13 9a       	ld.ub	r10,r9[0x1]
80003a3e:	13 a9       	ld.ub	r9,r9[0x2]
80003a40:	12 6a       	and	r10,r9
80003a42:	e2 08 07 09 	ld.ub	r9,r1[r8]
80003a46:	f5 e9 00 09 	and	r9,r10,r9
80003a4a:	30 1a       	mov	r10,1
80003a4c:	f4 09 18 00 	cp.b	r9,r10
80003a50:	c0 a1       	brne	80003a64 <main+0x178>
				{
					if (cola_PC[pConfiguracion+3] == ADDRESS)
80003a52:	e2 08 00 08 	add	r8,r1,r8
80003a56:	11 b9       	ld.ub	r9,r8[0x3]
80003a58:	33 18       	mov	r8,49
80003a5a:	f0 09 18 00 	cp.b	r9,r8
80003a5e:	c0 31       	brne	80003a64 <main+0x178>
					{
						modeConfig();
80003a60:	f0 1f 00 3c 	mcall	80003b50 <main+0x264>
					}
					
				}
				configuracion = false;
80003a64:	a4 85       	st.b	r2[0x0],r5
			}
		}
		//at86rfx_tx_frame(tx_buffer);
		for(i=0;i<3;i++){
			txTramaManual(tx_buffer);
80003a66:	4b c6       	lddpc	r6,80003b54 <main+0x268>
80003a68:	0c 9c       	mov	r12,r6
80003a6a:	f0 1f 00 3c 	mcall	80003b58 <main+0x26c>
80003a6e:	0c 9c       	mov	r12,r6
80003a70:	f0 1f 00 3a 	mcall	80003b58 <main+0x26c>
80003a74:	0c 9c       	mov	r12,r6
80003a76:	f0 1f 00 39 	mcall	80003b58 <main+0x26c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003a7a:	e1 b9 00 42 	mfsr	r9,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003a7e:	e0 68 e0 9c 	mov	r8,57500
80003a82:	f2 08 00 0a 	add	r10,r9,r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003a86:	e1 b8 00 42 	mfsr	r8,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003a8a:	14 39       	cp.w	r9,r10
80003a8c:	e0 88 00 08 	brls	80003a9c <main+0x1b0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003a90:	10 39       	cp.w	r9,r8
80003a92:	fe 98 ff fa 	brls	80003a86 <main+0x19a>
80003a96:	10 3a       	cp.w	r10,r8
80003a98:	ca 83       	brcs	800039e8 <main+0xfc>
80003a9a:	cf 6b       	rjmp	80003a86 <main+0x19a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003a9c:	10 39       	cp.w	r9,r8
80003a9e:	fe 9b ff a5 	brhi	800039e8 <main+0xfc>
80003aa2:	10 3a       	cp.w	r10,r8
80003aa4:	ca 23       	brcs	800039e8 <main+0xfc>
80003aa6:	cf 0b       	rjmp	80003a86 <main+0x19a>
80003aa8:	80 00       	ld.sh	r0,r0[0x0]
80003aaa:	2f 9c       	sub	r12,-7
80003aac:	80 00       	ld.sh	r0,r0[0x0]
80003aae:	40 4a       	lddsp	r10,sp[0x10]
80003ab0:	80 00       	ld.sh	r0,r0[0x0]
80003ab2:	2e d4       	sub	r4,-19
80003ab4:	80 00       	ld.sh	r0,r0[0x0]
80003ab6:	34 0c       	mov	r12,64
80003ab8:	80 00       	ld.sh	r0,r0[0x0]
80003aba:	33 74       	mov	r4,55
80003abc:	80 00       	ld.sh	r0,r0[0x0]
80003abe:	34 2c       	mov	r12,66
80003ac0:	80 00       	ld.sh	r0,r0[0x0]
80003ac2:	38 44       	mov	r4,-124
80003ac4:	80 00       	ld.sh	r0,r0[0x0]
80003ac6:	33 50       	mov	r0,53
80003ac8:	80 00       	ld.sh	r0,r0[0x0]
80003aca:	27 5c       	sub	r12,117
80003acc:	80 00       	ld.sh	r0,r0[0x0]
80003ace:	30 2c       	mov	r12,2
80003ad0:	80 00       	ld.sh	r0,r0[0x0]
80003ad2:	26 dc       	sub	r12,109
80003ad4:	80 00       	ld.sh	r0,r0[0x0]
80003ad6:	34 70       	mov	r0,71
80003ad8:	80 00       	ld.sh	r0,r0[0x0]
80003ada:	2f bc       	sub	r12,-5
80003adc:	00 00       	add	r0,r0
80003ade:	00 28       	rsub	r8,r0
80003ae0:	80 00       	ld.sh	r0,r0[0x0]
80003ae2:	23 f8       	sub	r8,63
80003ae4:	80 00       	ld.sh	r0,r0[0x0]
80003ae6:	24 c8       	sub	r8,76
80003ae8:	80 00       	ld.sh	r0,r0[0x0]
80003aea:	24 d2       	sub	r2,77
80003aec:	00 00       	add	r0,r0
80003aee:	00 20       	rsub	r0,r0
80003af0:	80 00       	ld.sh	r0,r0[0x0]
80003af2:	9d a8       	st.w	lr[0x28],r8
80003af4:	80 00       	ld.sh	r0,r0[0x0]
80003af6:	29 66       	sub	r6,-106
80003af8:	80 00       	ld.sh	r0,r0[0x0]
80003afa:	2a 38       	sub	r8,-93
80003afc:	80 00       	ld.sh	r0,r0[0x0]
80003afe:	99 a8       	st.w	r12[0x28],r8
80003b00:	80 00       	ld.sh	r0,r0[0x0]
80003b02:	2a 6c       	sub	r12,-90
80003b04:	80 00       	ld.sh	r0,r0[0x0]
80003b06:	2a 02       	sub	r2,-96
80003b08:	80 00       	ld.sh	r0,r0[0x0]
80003b0a:	2e 60       	sub	r0,-26
80003b0c:	00 00       	add	r0,r0
80003b0e:	06 3d       	cp.w	sp,r3
80003b10:	80 00       	ld.sh	r0,r0[0x0]
80003b12:	9d 18       	st.w	lr[0x4],r8
80003b14:	80 00       	ld.sh	r0,r0[0x0]
80003b16:	34 5c       	mov	r12,69
80003b18:	80 00       	ld.sh	r0,r0[0x0]
80003b1a:	9d 2c       	st.w	lr[0x8],r12
80003b1c:	80 00       	ld.sh	r0,r0[0x0]
80003b1e:	33 a0       	mov	r0,58
80003b20:	80 00       	ld.sh	r0,r0[0x0]
80003b22:	37 f0       	mov	r0,127
80003b24:	80 00       	ld.sh	r0,r0[0x0]
80003b26:	35 4c       	mov	r12,84
80003b28:	80 00       	ld.sh	r0,r0[0x0]
80003b2a:	9d 40       	st.w	lr[0x10],r0
80003b2c:	80 00       	ld.sh	r0,r0[0x0]
80003b2e:	2d f4       	sub	r4,-33
80003b30:	00 00       	add	r0,r0
80003b32:	06 3e       	cp.w	lr,r3
80003b34:	00 00       	add	r0,r0
80003b36:	06 3f       	cp.w	pc,r3
80003b38:	00 00       	add	r0,r0
80003b3a:	06 88       	andn	r8,r3
80003b3c:	00 00       	add	r0,r0
80003b3e:	06 3c       	cp.w	r12,r3
80003b40:	80 00       	ld.sh	r0,r0[0x0]
80003b42:	32 0c       	mov	r12,32
80003b44:	80 00       	ld.sh	r0,r0[0x0]
80003b46:	9d 58       	st.w	lr[0x14],r8
80003b48:	80 00       	ld.sh	r0,r0[0x0]
80003b4a:	9d 60       	st.w	lr[0x18],r0
80003b4c:	00 00       	add	r0,r0
80003b4e:	06 40       	or	r0,r3
80003b50:	80 00       	ld.sh	r0,r0[0x0]
80003b52:	34 e0       	mov	r0,78
80003b54:	00 00       	add	r0,r0
80003b56:	00 18       	sub	r8,r0
80003b58:	80 00       	ld.sh	r0,r0[0x0]
80003b5a:	37 34       	mov	r4,115

80003b5c <__avr32_f64_mul>:
80003b5c:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80003b60:	e0 80 00 dc 	breq	80003d18 <__avr32_f64_mul_op1_zero>
80003b64:	d4 21       	pushm	r4-r7,lr
80003b66:	f7 e9 20 0e 	eor	lr,r11,r9
80003b6a:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80003b6e:	30 15       	mov	r5,1
80003b70:	c4 30       	breq	80003bf6 <__avr32_f64_mul_op1_subnormal>
80003b72:	ab 6b       	lsl	r11,0xa
80003b74:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80003b78:	ab 6a       	lsl	r10,0xa
80003b7a:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
80003b7e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80003b82:	c5 c0       	breq	80003c3a <__avr32_f64_mul_op2_subnormal>
80003b84:	a1 78       	lsl	r8,0x1
80003b86:	5c f9       	rol	r9
80003b88:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80003b8c:	e0 47 07 ff 	cp.w	r7,2047
80003b90:	c7 70       	breq	80003c7e <__avr32_f64_mul_op_nan_or_inf>
80003b92:	e0 46 07 ff 	cp.w	r6,2047
80003b96:	c7 40       	breq	80003c7e <__avr32_f64_mul_op_nan_or_inf>
80003b98:	ee 06 00 0c 	add	r12,r7,r6
80003b9c:	e0 2c 03 fe 	sub	r12,1022
80003ba0:	f6 08 06 44 	mulu.d	r4,r11,r8
80003ba4:	f4 09 07 44 	macu.d	r4,r10,r9
80003ba8:	f4 08 06 46 	mulu.d	r6,r10,r8
80003bac:	f6 09 06 4a 	mulu.d	r10,r11,r9
80003bb0:	08 07       	add	r7,r4
80003bb2:	f4 05 00 4a 	adc	r10,r10,r5
80003bb6:	5c 0b       	acr	r11
80003bb8:	ed bb 00 14 	bld	r11,0x14
80003bbc:	c0 50       	breq	80003bc6 <__avr32_f64_mul+0x6a>
80003bbe:	a1 77       	lsl	r7,0x1
80003bc0:	5c fa       	rol	r10
80003bc2:	5c fb       	rol	r11
80003bc4:	20 1c       	sub	r12,1
80003bc6:	58 0c       	cp.w	r12,0
80003bc8:	e0 8a 00 6f 	brle	80003ca6 <__avr32_f64_mul_res_subnormal>
80003bcc:	e0 4c 07 ff 	cp.w	r12,2047
80003bd0:	e0 84 00 9c 	brge	80003d08 <__avr32_f64_mul_res_inf>
80003bd4:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80003bd8:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80003bdc:	ef e6 12 17 	or	r7,r7,r6>>0x1
80003be0:	ee 17 80 00 	eorh	r7,0x8000
80003be4:	f1 b7 04 20 	satu	r7,0x1
80003be8:	0e 0a       	add	r10,r7
80003bea:	5c 0b       	acr	r11
80003bec:	ed be 00 1f 	bld	lr,0x1f
80003bf0:	ef bb 00 1f 	bst	r11,0x1f
80003bf4:	d8 22       	popm	r4-r7,pc

80003bf6 <__avr32_f64_mul_op1_subnormal>:
80003bf6:	e4 1b 00 0f 	andh	r11,0xf
80003bfa:	f4 0c 12 00 	clz	r12,r10
80003bfe:	f6 06 12 00 	clz	r6,r11
80003c02:	f7 bc 03 e1 	sublo	r12,-31
80003c06:	f8 06 17 30 	movlo	r6,r12
80003c0a:	f7 b6 02 01 	subhs	r6,1
80003c0e:	e0 46 00 20 	cp.w	r6,32
80003c12:	c0 d4       	brge	80003c2c <__avr32_f64_mul_op1_subnormal+0x36>
80003c14:	ec 0c 11 20 	rsub	r12,r6,32
80003c18:	f6 06 09 4b 	lsl	r11,r11,r6
80003c1c:	f4 0c 0a 4c 	lsr	r12,r10,r12
80003c20:	18 4b       	or	r11,r12
80003c22:	f4 06 09 4a 	lsl	r10,r10,r6
80003c26:	20 b6       	sub	r6,11
80003c28:	0c 17       	sub	r7,r6
80003c2a:	ca ab       	rjmp	80003b7e <__avr32_f64_mul+0x22>
80003c2c:	f4 06 09 4b 	lsl	r11,r10,r6
80003c30:	c6 40       	breq	80003cf8 <__avr32_f64_mul_res_zero>
80003c32:	30 0a       	mov	r10,0
80003c34:	20 b6       	sub	r6,11
80003c36:	0c 17       	sub	r7,r6
80003c38:	ca 3b       	rjmp	80003b7e <__avr32_f64_mul+0x22>

80003c3a <__avr32_f64_mul_op2_subnormal>:
80003c3a:	e4 19 00 0f 	andh	r9,0xf
80003c3e:	f0 0c 12 00 	clz	r12,r8
80003c42:	f2 05 12 00 	clz	r5,r9
80003c46:	f7 bc 03 ea 	sublo	r12,-22
80003c4a:	f8 05 17 30 	movlo	r5,r12
80003c4e:	f7 b5 02 0a 	subhs	r5,10
80003c52:	e0 45 00 20 	cp.w	r5,32
80003c56:	c0 d4       	brge	80003c70 <__avr32_f64_mul_op2_subnormal+0x36>
80003c58:	ea 0c 11 20 	rsub	r12,r5,32
80003c5c:	f2 05 09 49 	lsl	r9,r9,r5
80003c60:	f0 0c 0a 4c 	lsr	r12,r8,r12
80003c64:	18 49       	or	r9,r12
80003c66:	f0 05 09 48 	lsl	r8,r8,r5
80003c6a:	20 25       	sub	r5,2
80003c6c:	0a 16       	sub	r6,r5
80003c6e:	c8 fb       	rjmp	80003b8c <__avr32_f64_mul+0x30>
80003c70:	f0 05 09 49 	lsl	r9,r8,r5
80003c74:	c4 20       	breq	80003cf8 <__avr32_f64_mul_res_zero>
80003c76:	30 08       	mov	r8,0
80003c78:	20 25       	sub	r5,2
80003c7a:	0a 16       	sub	r6,r5
80003c7c:	c8 8b       	rjmp	80003b8c <__avr32_f64_mul+0x30>

80003c7e <__avr32_f64_mul_op_nan_or_inf>:
80003c7e:	e4 19 00 0f 	andh	r9,0xf
80003c82:	e4 1b 00 0f 	andh	r11,0xf
80003c86:	14 4b       	or	r11,r10
80003c88:	10 49       	or	r9,r8
80003c8a:	e0 47 07 ff 	cp.w	r7,2047
80003c8e:	c0 91       	brne	80003ca0 <__avr32_f64_mul_op1_not_naninf>
80003c90:	58 0b       	cp.w	r11,0
80003c92:	c3 81       	brne	80003d02 <__avr32_f64_mul_res_nan>
80003c94:	e0 46 07 ff 	cp.w	r6,2047
80003c98:	c3 81       	brne	80003d08 <__avr32_f64_mul_res_inf>
80003c9a:	58 09       	cp.w	r9,0
80003c9c:	c3 60       	breq	80003d08 <__avr32_f64_mul_res_inf>
80003c9e:	c3 28       	rjmp	80003d02 <__avr32_f64_mul_res_nan>

80003ca0 <__avr32_f64_mul_op1_not_naninf>:
80003ca0:	58 09       	cp.w	r9,0
80003ca2:	c3 30       	breq	80003d08 <__avr32_f64_mul_res_inf>
80003ca4:	c2 f8       	rjmp	80003d02 <__avr32_f64_mul_res_nan>

80003ca6 <__avr32_f64_mul_res_subnormal>:
80003ca6:	5c 3c       	neg	r12
80003ca8:	2f fc       	sub	r12,-1
80003caa:	f1 bc 04 c0 	satu	r12,0x6
80003cae:	e0 4c 00 20 	cp.w	r12,32
80003cb2:	c1 14       	brge	80003cd4 <__avr32_f64_mul_res_subnormal+0x2e>
80003cb4:	f8 08 11 20 	rsub	r8,r12,32
80003cb8:	0e 46       	or	r6,r7
80003cba:	ee 0c 0a 47 	lsr	r7,r7,r12
80003cbe:	f4 08 09 49 	lsl	r9,r10,r8
80003cc2:	12 47       	or	r7,r9
80003cc4:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003cc8:	f6 08 09 49 	lsl	r9,r11,r8
80003ccc:	12 4a       	or	r10,r9
80003cce:	f6 0c 0a 4b 	lsr	r11,r11,r12
80003cd2:	c8 3b       	rjmp	80003bd8 <__avr32_f64_mul+0x7c>
80003cd4:	f8 08 11 20 	rsub	r8,r12,32
80003cd8:	f9 b9 00 00 	moveq	r9,0
80003cdc:	c0 30       	breq	80003ce2 <__avr32_f64_mul_res_subnormal+0x3c>
80003cde:	f6 08 09 49 	lsl	r9,r11,r8
80003ce2:	0e 46       	or	r6,r7
80003ce4:	ed ea 10 16 	or	r6,r6,r10<<0x1
80003ce8:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003cec:	f3 ea 10 07 	or	r7,r9,r10
80003cf0:	f6 0c 0a 4a 	lsr	r10,r11,r12
80003cf4:	30 0b       	mov	r11,0
80003cf6:	c7 1b       	rjmp	80003bd8 <__avr32_f64_mul+0x7c>

80003cf8 <__avr32_f64_mul_res_zero>:
80003cf8:	1c 9b       	mov	r11,lr
80003cfa:	e6 1b 80 00 	andh	r11,0x8000,COH
80003cfe:	30 0a       	mov	r10,0
80003d00:	d8 22       	popm	r4-r7,pc

80003d02 <__avr32_f64_mul_res_nan>:
80003d02:	3f fb       	mov	r11,-1
80003d04:	3f fa       	mov	r10,-1
80003d06:	d8 22       	popm	r4-r7,pc

80003d08 <__avr32_f64_mul_res_inf>:
80003d08:	f0 6b 00 00 	mov	r11,-1048576
80003d0c:	ed be 00 1f 	bld	lr,0x1f
80003d10:	ef bb 00 1f 	bst	r11,0x1f
80003d14:	30 0a       	mov	r10,0
80003d16:	d8 22       	popm	r4-r7,pc

80003d18 <__avr32_f64_mul_op1_zero>:
80003d18:	f7 e9 20 0b 	eor	r11,r11,r9
80003d1c:	e6 1b 80 00 	andh	r11,0x8000,COH
80003d20:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80003d24:	e0 4c 07 ff 	cp.w	r12,2047
80003d28:	5e 1c       	retne	r12
80003d2a:	3f fa       	mov	r10,-1
80003d2c:	3f fb       	mov	r11,-1
80003d2e:	5e fc       	retal	r12

80003d30 <__avr32_u32_to_f64>:
80003d30:	f8 cb 00 00 	sub	r11,r12,0
80003d34:	30 0c       	mov	r12,0
80003d36:	c0 38       	rjmp	80003d3c <__avr32_s32_to_f64+0x4>

80003d38 <__avr32_s32_to_f64>:
80003d38:	18 9b       	mov	r11,r12
80003d3a:	5c 4b       	abs	r11
80003d3c:	30 0a       	mov	r10,0
80003d3e:	5e 0b       	reteq	r11
80003d40:	d4 01       	pushm	lr
80003d42:	e0 69 04 1e 	mov	r9,1054
80003d46:	f6 08 12 00 	clz	r8,r11
80003d4a:	c1 70       	breq	80003d78 <__avr32_s32_to_f64+0x40>
80003d4c:	c0 c3       	brcs	80003d64 <__avr32_s32_to_f64+0x2c>
80003d4e:	f0 0e 11 20 	rsub	lr,r8,32
80003d52:	f6 08 09 4b 	lsl	r11,r11,r8
80003d56:	f4 0e 0a 4e 	lsr	lr,r10,lr
80003d5a:	1c 4b       	or	r11,lr
80003d5c:	f4 08 09 4a 	lsl	r10,r10,r8
80003d60:	10 19       	sub	r9,r8
80003d62:	c0 b8       	rjmp	80003d78 <__avr32_s32_to_f64+0x40>
80003d64:	f4 08 12 00 	clz	r8,r10
80003d68:	f9 b8 03 00 	movlo	r8,0
80003d6c:	f7 b8 02 e0 	subhs	r8,-32
80003d70:	f4 08 09 4b 	lsl	r11,r10,r8
80003d74:	30 0a       	mov	r10,0
80003d76:	10 19       	sub	r9,r8
80003d78:	58 09       	cp.w	r9,0
80003d7a:	e0 89 00 30 	brgt	80003dda <__avr32_s32_to_f64+0xa2>
80003d7e:	5c 39       	neg	r9
80003d80:	2f f9       	sub	r9,-1
80003d82:	e0 49 00 36 	cp.w	r9,54
80003d86:	c0 43       	brcs	80003d8e <__avr32_s32_to_f64+0x56>
80003d88:	30 0b       	mov	r11,0
80003d8a:	30 0a       	mov	r10,0
80003d8c:	c2 68       	rjmp	80003dd8 <__avr32_s32_to_f64+0xa0>
80003d8e:	2f 69       	sub	r9,-10
80003d90:	f2 08 11 20 	rsub	r8,r9,32
80003d94:	e0 49 00 20 	cp.w	r9,32
80003d98:	c0 b2       	brcc	80003dae <__avr32_s32_to_f64+0x76>
80003d9a:	f4 08 09 4e 	lsl	lr,r10,r8
80003d9e:	f6 08 09 48 	lsl	r8,r11,r8
80003da2:	f4 09 0a 4a 	lsr	r10,r10,r9
80003da6:	f6 09 0a 4b 	lsr	r11,r11,r9
80003daa:	10 4b       	or	r11,r8
80003dac:	c0 88       	rjmp	80003dbc <__avr32_s32_to_f64+0x84>
80003dae:	f6 08 09 4e 	lsl	lr,r11,r8
80003db2:	14 4e       	or	lr,r10
80003db4:	16 9a       	mov	r10,r11
80003db6:	30 0b       	mov	r11,0
80003db8:	f4 09 0a 4a 	lsr	r10,r10,r9
80003dbc:	ed ba 00 00 	bld	r10,0x0
80003dc0:	c0 92       	brcc	80003dd2 <__avr32_s32_to_f64+0x9a>
80003dc2:	1c 7e       	tst	lr,lr
80003dc4:	c0 41       	brne	80003dcc <__avr32_s32_to_f64+0x94>
80003dc6:	ed ba 00 01 	bld	r10,0x1
80003dca:	c0 42       	brcc	80003dd2 <__avr32_s32_to_f64+0x9a>
80003dcc:	2f fa       	sub	r10,-1
80003dce:	f7 bb 02 ff 	subhs	r11,-1
80003dd2:	5c fc       	rol	r12
80003dd4:	5d 0b       	ror	r11
80003dd6:	5d 0a       	ror	r10
80003dd8:	d8 02       	popm	pc
80003dda:	e0 68 03 ff 	mov	r8,1023
80003dde:	ed ba 00 0b 	bld	r10,0xb
80003de2:	f7 b8 00 ff 	subeq	r8,-1
80003de6:	10 0a       	add	r10,r8
80003de8:	5c 0b       	acr	r11
80003dea:	f7 b9 03 fe 	sublo	r9,-2
80003dee:	e0 49 07 ff 	cp.w	r9,2047
80003df2:	c0 55       	brlt	80003dfc <__avr32_s32_to_f64+0xc4>
80003df4:	30 0a       	mov	r10,0
80003df6:	fc 1b ff e0 	movh	r11,0xffe0
80003dfa:	c0 c8       	rjmp	80003e12 <__floatsidf_return_op1>
80003dfc:	ed bb 00 1f 	bld	r11,0x1f
80003e00:	f7 b9 01 01 	subne	r9,1
80003e04:	ab 9a       	lsr	r10,0xb
80003e06:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80003e0a:	a1 7b       	lsl	r11,0x1
80003e0c:	ab 9b       	lsr	r11,0xb
80003e0e:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80003e12 <__floatsidf_return_op1>:
80003e12:	a1 7c       	lsl	r12,0x1
80003e14:	5d 0b       	ror	r11
80003e16:	d8 02       	popm	pc

80003e18 <__avr32_f32_to_f64>:
80003e18:	f8 0b 15 01 	lsl	r11,r12,0x1
80003e1c:	f9 ba 00 00 	moveq	r10,0
80003e20:	5e 0b       	reteq	r11
80003e22:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
80003e26:	e0 49 00 ff 	cp.w	r9,255
80003e2a:	c1 e0       	breq	80003e66 <__extendsfdf_return_op1+0x6>
80003e2c:	a7 7b       	lsl	r11,0x7
80003e2e:	30 0a       	mov	r10,0
80003e30:	58 09       	cp.w	r9,0
80003e32:	f7 b9 00 ff 	subeq	r9,-1
80003e36:	5f 18       	srne	r8
80003e38:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
80003e3c:	fe 39 fc 80 	sub	r9,-896
80003e40:	f6 08 12 00 	clz	r8,r11
80003e44:	10 19       	sub	r9,r8
80003e46:	f6 08 09 4b 	lsl	r11,r11,r8
80003e4a:	ed bb 00 1f 	bld	r11,0x1f
80003e4e:	f7 b9 01 01 	subne	r9,1
80003e52:	ab 9a       	lsr	r10,0xb
80003e54:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80003e58:	a1 7b       	lsl	r11,0x1
80003e5a:	ab 9b       	lsr	r11,0xb
80003e5c:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80003e60 <__extendsfdf_return_op1>:
80003e60:	a1 7c       	lsl	r12,0x1
80003e62:	5d 0b       	ror	r11
80003e64:	5e fb       	retal	r11
80003e66:	fc 1a ff e0 	movh	r10,0xffe0
80003e6a:	a9 6b       	lsl	r11,0x8
80003e6c:	f9 bb 01 ff 	movne	r11,-1
80003e70:	f4 0b 17 00 	moveq	r11,r10
80003e74:	30 0a       	mov	r10,0
80003e76:	cf 5b       	rjmp	80003e60 <__extendsfdf_return_op1>

80003e78 <__avr32_f64_to_f32>:
80003e78:	f6 09 15 01 	lsl	r9,r11,0x1
80003e7c:	b5 99       	lsr	r9,0x15
80003e7e:	5e 0d       	reteq	0
80003e80:	f6 08 15 0a 	lsl	r8,r11,0xa
80003e84:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
80003e88:	ab 6a       	lsl	r10,0xa
80003e8a:	5c 3a       	neg	r10
80003e8c:	5c fc       	rol	r12
80003e8e:	e0 49 07 ff 	cp.w	r9,2047
80003e92:	c1 a0       	breq	80003ec6 <__truncdfsf_return_op1+0x6>
80003e94:	e0 29 03 80 	sub	r9,896
80003e98:	bf bc       	sbr	r12,0x1f
80003e9a:	58 09       	cp.w	r9,0
80003e9c:	e0 8a 00 1a 	brle	80003ed0 <__truncdfsf_return_op1+0x10>
80003ea0:	37 fa       	mov	r10,127
80003ea2:	ed bc 00 08 	bld	r12,0x8
80003ea6:	f7 ba 00 ff 	subeq	r10,-1
80003eaa:	14 0c       	add	r12,r10
80003eac:	f7 b9 03 fe 	sublo	r9,-2
80003eb0:	ed bc 00 1f 	bld	r12,0x1f
80003eb4:	f7 b9 01 01 	subne	r9,1
80003eb8:	f8 0c 16 07 	lsr	r12,r12,0x7
80003ebc:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

80003ec0 <__truncdfsf_return_op1>:
80003ec0:	a1 7b       	lsl	r11,0x1
80003ec2:	5d 0c       	ror	r12
80003ec4:	5e fc       	retal	r12
80003ec6:	bf dc       	cbr	r12,0x1f
80003ec8:	5e 1e       	retne	-1
80003eca:	fc 1c 7f 80 	movh	r12,0x7f80
80003ece:	5e fc       	retal	r12
80003ed0:	f2 09 11 01 	rsub	r9,r9,1
80003ed4:	59 99       	cp.w	r9,25
80003ed6:	f9 bc 02 00 	movhs	r12,0
80003eda:	c1 32       	brcc	80003f00 <__truncdfsf_return_op1+0x40>
80003edc:	f2 0a 11 20 	rsub	r10,r9,32
80003ee0:	f8 0a 09 4a 	lsl	r10,r12,r10
80003ee4:	5f 1a       	srne	r10
80003ee6:	f8 09 0a 4c 	lsr	r12,r12,r9
80003eea:	14 4c       	or	r12,r10
80003eec:	37 fa       	mov	r10,127
80003eee:	ed bc 00 08 	bld	r12,0x8
80003ef2:	f7 ba 00 ff 	subeq	r10,-1
80003ef6:	14 0c       	add	r12,r10
80003ef8:	f8 0c 16 07 	lsr	r12,r12,0x7
80003efc:	a1 7b       	lsl	r11,0x1
80003efe:	5d 0c       	ror	r12
80003f00:	5e fc       	retal	r12

80003f02 <memcpy>:
80003f02:	58 8a       	cp.w	r10,8
80003f04:	c2 f5       	brlt	80003f62 <memcpy+0x60>
80003f06:	f9 eb 10 09 	or	r9,r12,r11
80003f0a:	e2 19 00 03 	andl	r9,0x3,COH
80003f0e:	e0 81 00 97 	brne	8000403c <memcpy+0x13a>
80003f12:	e0 4a 00 20 	cp.w	r10,32
80003f16:	c3 b4       	brge	80003f8c <memcpy+0x8a>
80003f18:	f4 08 14 02 	asr	r8,r10,0x2
80003f1c:	f0 09 11 08 	rsub	r9,r8,8
80003f20:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80003f24:	76 69       	ld.w	r9,r11[0x18]
80003f26:	99 69       	st.w	r12[0x18],r9
80003f28:	76 59       	ld.w	r9,r11[0x14]
80003f2a:	99 59       	st.w	r12[0x14],r9
80003f2c:	76 49       	ld.w	r9,r11[0x10]
80003f2e:	99 49       	st.w	r12[0x10],r9
80003f30:	76 39       	ld.w	r9,r11[0xc]
80003f32:	99 39       	st.w	r12[0xc],r9
80003f34:	76 29       	ld.w	r9,r11[0x8]
80003f36:	99 29       	st.w	r12[0x8],r9
80003f38:	76 19       	ld.w	r9,r11[0x4]
80003f3a:	99 19       	st.w	r12[0x4],r9
80003f3c:	76 09       	ld.w	r9,r11[0x0]
80003f3e:	99 09       	st.w	r12[0x0],r9
80003f40:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80003f44:	f8 08 00 28 	add	r8,r12,r8<<0x2
80003f48:	e0 1a 00 03 	andl	r10,0x3
80003f4c:	f4 0a 11 04 	rsub	r10,r10,4
80003f50:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003f54:	17 a9       	ld.ub	r9,r11[0x2]
80003f56:	b0 a9       	st.b	r8[0x2],r9
80003f58:	17 99       	ld.ub	r9,r11[0x1]
80003f5a:	b0 99       	st.b	r8[0x1],r9
80003f5c:	17 89       	ld.ub	r9,r11[0x0]
80003f5e:	b0 89       	st.b	r8[0x0],r9
80003f60:	5e fc       	retal	r12
80003f62:	f4 0a 11 09 	rsub	r10,r10,9
80003f66:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003f6a:	17 f9       	ld.ub	r9,r11[0x7]
80003f6c:	b8 f9       	st.b	r12[0x7],r9
80003f6e:	17 e9       	ld.ub	r9,r11[0x6]
80003f70:	b8 e9       	st.b	r12[0x6],r9
80003f72:	17 d9       	ld.ub	r9,r11[0x5]
80003f74:	b8 d9       	st.b	r12[0x5],r9
80003f76:	17 c9       	ld.ub	r9,r11[0x4]
80003f78:	b8 c9       	st.b	r12[0x4],r9
80003f7a:	17 b9       	ld.ub	r9,r11[0x3]
80003f7c:	b8 b9       	st.b	r12[0x3],r9
80003f7e:	17 a9       	ld.ub	r9,r11[0x2]
80003f80:	b8 a9       	st.b	r12[0x2],r9
80003f82:	17 99       	ld.ub	r9,r11[0x1]
80003f84:	b8 99       	st.b	r12[0x1],r9
80003f86:	17 89       	ld.ub	r9,r11[0x0]
80003f88:	b8 89       	st.b	r12[0x0],r9
80003f8a:	5e fc       	retal	r12
80003f8c:	eb cd 40 c0 	pushm	r6-r7,lr
80003f90:	18 99       	mov	r9,r12
80003f92:	22 0a       	sub	r10,32
80003f94:	b7 07       	ld.d	r6,r11++
80003f96:	b3 26       	st.d	r9++,r6
80003f98:	b7 07       	ld.d	r6,r11++
80003f9a:	b3 26       	st.d	r9++,r6
80003f9c:	b7 07       	ld.d	r6,r11++
80003f9e:	b3 26       	st.d	r9++,r6
80003fa0:	b7 07       	ld.d	r6,r11++
80003fa2:	b3 26       	st.d	r9++,r6
80003fa4:	22 0a       	sub	r10,32
80003fa6:	cf 74       	brge	80003f94 <memcpy+0x92>
80003fa8:	2f 0a       	sub	r10,-16
80003faa:	c0 65       	brlt	80003fb6 <memcpy+0xb4>
80003fac:	b7 07       	ld.d	r6,r11++
80003fae:	b3 26       	st.d	r9++,r6
80003fb0:	b7 07       	ld.d	r6,r11++
80003fb2:	b3 26       	st.d	r9++,r6
80003fb4:	21 0a       	sub	r10,16
80003fb6:	5c 3a       	neg	r10
80003fb8:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80003fbc:	d7 03       	nop
80003fbe:	d7 03       	nop
80003fc0:	f7 36 00 0e 	ld.ub	r6,r11[14]
80003fc4:	f3 66 00 0e 	st.b	r9[14],r6
80003fc8:	f7 36 00 0d 	ld.ub	r6,r11[13]
80003fcc:	f3 66 00 0d 	st.b	r9[13],r6
80003fd0:	f7 36 00 0c 	ld.ub	r6,r11[12]
80003fd4:	f3 66 00 0c 	st.b	r9[12],r6
80003fd8:	f7 36 00 0b 	ld.ub	r6,r11[11]
80003fdc:	f3 66 00 0b 	st.b	r9[11],r6
80003fe0:	f7 36 00 0a 	ld.ub	r6,r11[10]
80003fe4:	f3 66 00 0a 	st.b	r9[10],r6
80003fe8:	f7 36 00 09 	ld.ub	r6,r11[9]
80003fec:	f3 66 00 09 	st.b	r9[9],r6
80003ff0:	f7 36 00 08 	ld.ub	r6,r11[8]
80003ff4:	f3 66 00 08 	st.b	r9[8],r6
80003ff8:	f7 36 00 07 	ld.ub	r6,r11[7]
80003ffc:	f3 66 00 07 	st.b	r9[7],r6
80004000:	f7 36 00 06 	ld.ub	r6,r11[6]
80004004:	f3 66 00 06 	st.b	r9[6],r6
80004008:	f7 36 00 05 	ld.ub	r6,r11[5]
8000400c:	f3 66 00 05 	st.b	r9[5],r6
80004010:	f7 36 00 04 	ld.ub	r6,r11[4]
80004014:	f3 66 00 04 	st.b	r9[4],r6
80004018:	f7 36 00 03 	ld.ub	r6,r11[3]
8000401c:	f3 66 00 03 	st.b	r9[3],r6
80004020:	f7 36 00 02 	ld.ub	r6,r11[2]
80004024:	f3 66 00 02 	st.b	r9[2],r6
80004028:	f7 36 00 01 	ld.ub	r6,r11[1]
8000402c:	f3 66 00 01 	st.b	r9[1],r6
80004030:	f7 36 00 00 	ld.ub	r6,r11[0]
80004034:	f3 66 00 00 	st.b	r9[0],r6
80004038:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000403c:	20 1a       	sub	r10,1
8000403e:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80004042:	f8 0a 0b 09 	st.b	r12[r10],r9
80004046:	cf b1       	brne	8000403c <memcpy+0x13a>
80004048:	5e fc       	retal	r12

8000404a <memset>:
8000404a:	18 98       	mov	r8,r12
8000404c:	c0 38       	rjmp	80004052 <memset+0x8>
8000404e:	10 cb       	st.b	r8++,r11
80004050:	20 1a       	sub	r10,1
80004052:	58 0a       	cp.w	r10,0
80004054:	cf d1       	brne	8000404e <memset+0x4>
80004056:	5e fc       	retal	r12

80004058 <sprintf>:
80004058:	d4 01       	pushm	lr
8000405a:	21 7d       	sub	sp,92
8000405c:	e0 68 ff ff 	mov	r8,65535
80004060:	ea 18 7f ff 	orh	r8,0x7fff
80004064:	50 58       	stdsp	sp[0x14],r8
80004066:	50 28       	stdsp	sp[0x8],r8
80004068:	e0 68 02 08 	mov	r8,520
8000406c:	ba 68       	st.h	sp[0xc],r8
8000406e:	3f f8       	mov	r8,-1
80004070:	ba 78       	st.h	sp[0xe],r8
80004072:	e0 68 01 20 	mov	r8,288
80004076:	50 4c       	stdsp	sp[0x10],r12
80004078:	16 9a       	mov	r10,r11
8000407a:	50 0c       	stdsp	sp[0x0],r12
8000407c:	fa c9 ff a0 	sub	r9,sp,-96
80004080:	70 0c       	ld.w	r12,r8[0x0]
80004082:	1a 9b       	mov	r11,sp
80004084:	c9 cd       	rcall	800043bc <_vfprintf_r>
80004086:	30 09       	mov	r9,0
80004088:	40 08       	lddsp	r8,sp[0x0]
8000408a:	b0 89       	st.b	r8[0x0],r9
8000408c:	2e 9d       	sub	sp,-92
8000408e:	d8 02       	popm	pc

80004090 <get_arg>:
80004090:	d4 31       	pushm	r0-r7,lr
80004092:	20 8d       	sub	sp,32
80004094:	fa c4 ff bc 	sub	r4,sp,-68
80004098:	50 4b       	stdsp	sp[0x10],r11
8000409a:	68 2e       	ld.w	lr,r4[0x8]
8000409c:	50 58       	stdsp	sp[0x14],r8
8000409e:	12 96       	mov	r6,r9
800040a0:	7c 0b       	ld.w	r11,lr[0x0]
800040a2:	70 05       	ld.w	r5,r8[0x0]
800040a4:	50 6e       	stdsp	sp[0x18],lr
800040a6:	58 0b       	cp.w	r11,0
800040a8:	f4 0b 17 00 	moveq	r11,r10
800040ac:	68 03       	ld.w	r3,r4[0x0]
800040ae:	68 11       	ld.w	r1,r4[0x4]
800040b0:	40 49       	lddsp	r9,sp[0x10]
800040b2:	30 08       	mov	r8,0
800040b4:	c2 69       	rjmp	80004300 <get_arg+0x270>
800040b6:	2f fb       	sub	r11,-1
800040b8:	32 5c       	mov	r12,37
800040ba:	17 8a       	ld.ub	r10,r11[0x0]
800040bc:	f8 0a 18 00 	cp.b	r10,r12
800040c0:	5f 1e       	srne	lr
800040c2:	f0 0a 18 00 	cp.b	r10,r8
800040c6:	5f 1c       	srne	r12
800040c8:	fd ec 00 0c 	and	r12,lr,r12
800040cc:	f0 0c 18 00 	cp.b	r12,r8
800040d0:	cf 31       	brne	800040b6 <get_arg+0x26>
800040d2:	58 0a       	cp.w	r10,0
800040d4:	e0 80 01 23 	breq	8000431a <get_arg+0x28a>
800040d8:	30 0c       	mov	r12,0
800040da:	3f fa       	mov	r10,-1
800040dc:	18 90       	mov	r0,r12
800040de:	50 3a       	stdsp	sp[0xc],r10
800040e0:	18 94       	mov	r4,r12
800040e2:	18 92       	mov	r2,r12
800040e4:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
800040e8:	16 97       	mov	r7,r11
800040ea:	50 7c       	stdsp	sp[0x1c],r12
800040ec:	fe cc a0 68 	sub	r12,pc,-24472
800040f0:	0f 3a       	ld.ub	r10,r7++
800040f2:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
800040f6:	40 7c       	lddsp	r12,sp[0x1c]
800040f8:	1c 0c       	add	r12,lr
800040fa:	fe ce a1 3e 	sub	lr,pc,-24258
800040fe:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80004102:	20 1e       	sub	lr,1
80004104:	50 0e       	stdsp	sp[0x0],lr
80004106:	fe ce a1 b6 	sub	lr,pc,-24138
8000410a:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
8000410e:	50 7c       	stdsp	sp[0x1c],r12
80004110:	40 0c       	lddsp	r12,sp[0x0]
80004112:	58 7c       	cp.w	r12,7
80004114:	e0 8b 00 ef 	brhi	800042f2 <get_arg+0x262>
80004118:	fe ce a3 68 	sub	lr,pc,-23704
8000411c:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80004120:	36 8b       	mov	r11,104
80004122:	f6 0a 18 00 	cp.b	r10,r11
80004126:	e0 80 00 e6 	breq	800042f2 <get_arg+0x262>
8000412a:	37 1b       	mov	r11,113
8000412c:	f6 0a 18 00 	cp.b	r10,r11
80004130:	c0 70       	breq	8000413e <get_arg+0xae>
80004132:	34 cb       	mov	r11,76
80004134:	f6 0a 18 00 	cp.b	r10,r11
80004138:	c0 51       	brne	80004142 <get_arg+0xb2>
8000413a:	a3 b4       	sbr	r4,0x3
8000413c:	cd b8       	rjmp	800042f2 <get_arg+0x262>
8000413e:	a5 b4       	sbr	r4,0x5
80004140:	cd 98       	rjmp	800042f2 <get_arg+0x262>
80004142:	08 9a       	mov	r10,r4
80004144:	0e 9b       	mov	r11,r7
80004146:	a5 aa       	sbr	r10,0x4
80004148:	17 3c       	ld.ub	r12,r11++
8000414a:	a5 b4       	sbr	r4,0x5
8000414c:	36 ce       	mov	lr,108
8000414e:	fc 0c 18 00 	cp.b	r12,lr
80004152:	e0 80 00 d1 	breq	800042f4 <get_arg+0x264>
80004156:	14 94       	mov	r4,r10
80004158:	cc d8       	rjmp	800042f2 <get_arg+0x262>
8000415a:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
8000415e:	36 7c       	mov	r12,103
80004160:	f8 0a 18 00 	cp.b	r10,r12
80004164:	e0 8b 00 27 	brhi	800041b2 <get_arg+0x122>
80004168:	36 5b       	mov	r11,101
8000416a:	f6 0a 18 00 	cp.b	r10,r11
8000416e:	c4 82       	brcc	800041fe <get_arg+0x16e>
80004170:	34 fb       	mov	r11,79
80004172:	f6 0a 18 00 	cp.b	r10,r11
80004176:	c4 80       	breq	80004206 <get_arg+0x176>
80004178:	e0 8b 00 0c 	brhi	80004190 <get_arg+0x100>
8000417c:	34 5b       	mov	r11,69
8000417e:	f6 0a 18 00 	cp.b	r10,r11
80004182:	c3 e0       	breq	800041fe <get_arg+0x16e>
80004184:	34 7b       	mov	r11,71
80004186:	f6 0a 18 00 	cp.b	r10,r11
8000418a:	c3 a0       	breq	800041fe <get_arg+0x16e>
8000418c:	34 4b       	mov	r11,68
8000418e:	c0 88       	rjmp	8000419e <get_arg+0x10e>
80004190:	35 8b       	mov	r11,88
80004192:	f6 0a 18 00 	cp.b	r10,r11
80004196:	c2 c0       	breq	800041ee <get_arg+0x15e>
80004198:	e0 8b 00 07 	brhi	800041a6 <get_arg+0x116>
8000419c:	35 5b       	mov	r11,85
8000419e:	f6 0a 18 00 	cp.b	r10,r11
800041a2:	c3 51       	brne	8000420c <get_arg+0x17c>
800041a4:	c3 18       	rjmp	80004206 <get_arg+0x176>
800041a6:	36 3b       	mov	r11,99
800041a8:	f6 0a 18 00 	cp.b	r10,r11
800041ac:	c2 f0       	breq	8000420a <get_arg+0x17a>
800041ae:	36 4b       	mov	r11,100
800041b0:	c0 e8       	rjmp	800041cc <get_arg+0x13c>
800041b2:	37 0b       	mov	r11,112
800041b4:	f6 0a 18 00 	cp.b	r10,r11
800041b8:	c2 50       	breq	80004202 <get_arg+0x172>
800041ba:	e0 8b 00 0d 	brhi	800041d4 <get_arg+0x144>
800041be:	36 eb       	mov	r11,110
800041c0:	f6 0a 18 00 	cp.b	r10,r11
800041c4:	c1 f0       	breq	80004202 <get_arg+0x172>
800041c6:	e0 8b 00 14 	brhi	800041ee <get_arg+0x15e>
800041ca:	36 9b       	mov	r11,105
800041cc:	f6 0a 18 00 	cp.b	r10,r11
800041d0:	c1 e1       	brne	8000420c <get_arg+0x17c>
800041d2:	c0 e8       	rjmp	800041ee <get_arg+0x15e>
800041d4:	37 5b       	mov	r11,117
800041d6:	f6 0a 18 00 	cp.b	r10,r11
800041da:	c0 a0       	breq	800041ee <get_arg+0x15e>
800041dc:	37 8b       	mov	r11,120
800041de:	f6 0a 18 00 	cp.b	r10,r11
800041e2:	c0 60       	breq	800041ee <get_arg+0x15e>
800041e4:	37 3b       	mov	r11,115
800041e6:	f6 0a 18 00 	cp.b	r10,r11
800041ea:	c1 11       	brne	8000420c <get_arg+0x17c>
800041ec:	c0 b8       	rjmp	80004202 <get_arg+0x172>
800041ee:	ed b4 00 04 	bld	r4,0x4
800041f2:	c0 a0       	breq	80004206 <get_arg+0x176>
800041f4:	ed b4 00 05 	bld	r4,0x5
800041f8:	c0 91       	brne	8000420a <get_arg+0x17a>
800041fa:	30 20       	mov	r0,2
800041fc:	c0 88       	rjmp	8000420c <get_arg+0x17c>
800041fe:	30 40       	mov	r0,4
80004200:	c0 68       	rjmp	8000420c <get_arg+0x17c>
80004202:	30 30       	mov	r0,3
80004204:	c0 48       	rjmp	8000420c <get_arg+0x17c>
80004206:	30 10       	mov	r0,1
80004208:	c0 28       	rjmp	8000420c <get_arg+0x17c>
8000420a:	30 00       	mov	r0,0
8000420c:	40 3b       	lddsp	r11,sp[0xc]
8000420e:	5b fb       	cp.w	r11,-1
80004210:	c0 40       	breq	80004218 <get_arg+0x188>
80004212:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80004216:	c6 e8       	rjmp	800042f2 <get_arg+0x262>
80004218:	58 60       	cp.w	r0,6
8000421a:	e0 8b 00 6c 	brhi	800042f2 <get_arg+0x262>
8000421e:	6c 0a       	ld.w	r10,r6[0x0]
80004220:	ea cc ff ff 	sub	r12,r5,-1
80004224:	fe ce a4 54 	sub	lr,pc,-23468
80004228:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
8000422c:	f4 cb ff f8 	sub	r11,r10,-8
80004230:	8d 0b       	st.w	r6[0x0],r11
80004232:	f4 ea 00 00 	ld.d	r10,r10[0]
80004236:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000423a:	c0 f8       	rjmp	80004258 <get_arg+0x1c8>
8000423c:	f4 cb ff fc 	sub	r11,r10,-4
80004240:	8d 0b       	st.w	r6[0x0],r11
80004242:	74 0a       	ld.w	r10,r10[0x0]
80004244:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80004248:	c0 88       	rjmp	80004258 <get_arg+0x1c8>
8000424a:	f4 cb ff f8 	sub	r11,r10,-8
8000424e:	8d 0b       	st.w	r6[0x0],r11
80004250:	f4 ea 00 00 	ld.d	r10,r10[0]
80004254:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80004258:	0e 9b       	mov	r11,r7
8000425a:	18 95       	mov	r5,r12
8000425c:	c4 c8       	rjmp	800042f4 <get_arg+0x264>
8000425e:	62 0a       	ld.w	r10,r1[0x0]
80004260:	5b fa       	cp.w	r10,-1
80004262:	c0 a1       	brne	80004276 <get_arg+0x1e6>
80004264:	50 19       	stdsp	sp[0x4],r9
80004266:	50 28       	stdsp	sp[0x8],r8
80004268:	e0 6a 00 80 	mov	r10,128
8000426c:	30 0b       	mov	r11,0
8000426e:	02 9c       	mov	r12,r1
80004270:	ce de       	rcall	8000404a <memset>
80004272:	40 28       	lddsp	r8,sp[0x8]
80004274:	40 19       	lddsp	r9,sp[0x4]
80004276:	e4 cc 00 01 	sub	r12,r2,1
8000427a:	0e 9b       	mov	r11,r7
8000427c:	50 3c       	stdsp	sp[0xc],r12
8000427e:	f2 0c 0c 49 	max	r9,r9,r12
80004282:	c3 98       	rjmp	800042f4 <get_arg+0x264>
80004284:	62 0a       	ld.w	r10,r1[0x0]
80004286:	5b fa       	cp.w	r10,-1
80004288:	c0 a1       	brne	8000429c <get_arg+0x20c>
8000428a:	50 19       	stdsp	sp[0x4],r9
8000428c:	50 28       	stdsp	sp[0x8],r8
8000428e:	e0 6a 00 80 	mov	r10,128
80004292:	30 0b       	mov	r11,0
80004294:	02 9c       	mov	r12,r1
80004296:	cd ae       	rcall	8000404a <memset>
80004298:	40 28       	lddsp	r8,sp[0x8]
8000429a:	40 19       	lddsp	r9,sp[0x4]
8000429c:	20 12       	sub	r2,1
8000429e:	30 0a       	mov	r10,0
800042a0:	0e 9b       	mov	r11,r7
800042a2:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
800042a6:	f2 02 0c 49 	max	r9,r9,r2
800042aa:	c2 58       	rjmp	800042f4 <get_arg+0x264>
800042ac:	16 97       	mov	r7,r11
800042ae:	6c 0a       	ld.w	r10,r6[0x0]
800042b0:	f4 cb ff fc 	sub	r11,r10,-4
800042b4:	8d 0b       	st.w	r6[0x0],r11
800042b6:	74 0a       	ld.w	r10,r10[0x0]
800042b8:	0e 9b       	mov	r11,r7
800042ba:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800042be:	2f f5       	sub	r5,-1
800042c0:	c1 a8       	rjmp	800042f4 <get_arg+0x264>
800042c2:	f4 c2 00 30 	sub	r2,r10,48
800042c6:	c0 68       	rjmp	800042d2 <get_arg+0x242>
800042c8:	e4 02 00 22 	add	r2,r2,r2<<0x2
800042cc:	2f f7       	sub	r7,-1
800042ce:	f4 02 00 12 	add	r2,r10,r2<<0x1
800042d2:	0f 8a       	ld.ub	r10,r7[0x0]
800042d4:	58 0a       	cp.w	r10,0
800042d6:	c0 e0       	breq	800042f2 <get_arg+0x262>
800042d8:	23 0a       	sub	r10,48
800042da:	58 9a       	cp.w	r10,9
800042dc:	fe 98 ff f6 	brls	800042c8 <get_arg+0x238>
800042e0:	c0 98       	rjmp	800042f2 <get_arg+0x262>
800042e2:	2f f7       	sub	r7,-1
800042e4:	0f 8a       	ld.ub	r10,r7[0x0]
800042e6:	58 0a       	cp.w	r10,0
800042e8:	c0 50       	breq	800042f2 <get_arg+0x262>
800042ea:	23 0a       	sub	r10,48
800042ec:	58 9a       	cp.w	r10,9
800042ee:	fe 98 ff fa 	brls	800042e2 <get_arg+0x252>
800042f2:	0e 9b       	mov	r11,r7
800042f4:	40 7c       	lddsp	r12,sp[0x1c]
800042f6:	30 ba       	mov	r10,11
800042f8:	f4 0c 18 00 	cp.b	r12,r10
800042fc:	fe 91 fe f4 	brne	800040e4 <get_arg+0x54>
80004300:	40 42       	lddsp	r2,sp[0x10]
80004302:	17 8c       	ld.ub	r12,r11[0x0]
80004304:	0a 32       	cp.w	r2,r5
80004306:	5f 4a       	srge	r10
80004308:	f0 0c 18 00 	cp.b	r12,r8
8000430c:	5f 1c       	srne	r12
8000430e:	f9 ea 00 0a 	and	r10,r12,r10
80004312:	f0 0a 18 00 	cp.b	r10,r8
80004316:	fe 91 fe d1 	brne	800040b8 <get_arg+0x28>
8000431a:	30 08       	mov	r8,0
8000431c:	40 4e       	lddsp	lr,sp[0x10]
8000431e:	17 8a       	ld.ub	r10,r11[0x0]
80004320:	e2 05 00 21 	add	r1,r1,r5<<0x2
80004324:	f0 0a 18 00 	cp.b	r10,r8
80004328:	fc 09 17 10 	movne	r9,lr
8000432c:	e6 05 00 38 	add	r8,r3,r5<<0x3
80004330:	06 9e       	mov	lr,r3
80004332:	c2 a8       	rjmp	80004386 <get_arg+0x2f6>
80004334:	62 0a       	ld.w	r10,r1[0x0]
80004336:	58 3a       	cp.w	r10,3
80004338:	c1 e0       	breq	80004374 <get_arg+0x2e4>
8000433a:	e0 89 00 07 	brgt	80004348 <get_arg+0x2b8>
8000433e:	58 1a       	cp.w	r10,1
80004340:	c1 a0       	breq	80004374 <get_arg+0x2e4>
80004342:	58 2a       	cp.w	r10,2
80004344:	c1 81       	brne	80004374 <get_arg+0x2e4>
80004346:	c0 58       	rjmp	80004350 <get_arg+0x2c0>
80004348:	58 5a       	cp.w	r10,5
8000434a:	c0 c0       	breq	80004362 <get_arg+0x2d2>
8000434c:	c0 b5       	brlt	80004362 <get_arg+0x2d2>
8000434e:	c1 38       	rjmp	80004374 <get_arg+0x2e4>
80004350:	6c 0a       	ld.w	r10,r6[0x0]
80004352:	f4 cc ff f8 	sub	r12,r10,-8
80004356:	8d 0c       	st.w	r6[0x0],r12
80004358:	f4 e2 00 00 	ld.d	r2,r10[0]
8000435c:	f0 e3 00 00 	st.d	r8[0],r2
80004360:	c1 08       	rjmp	80004380 <get_arg+0x2f0>
80004362:	6c 0a       	ld.w	r10,r6[0x0]
80004364:	f4 cc ff f8 	sub	r12,r10,-8
80004368:	8d 0c       	st.w	r6[0x0],r12
8000436a:	f4 e2 00 00 	ld.d	r2,r10[0]
8000436e:	f0 e3 00 00 	st.d	r8[0],r2
80004372:	c0 78       	rjmp	80004380 <get_arg+0x2f0>
80004374:	6c 0a       	ld.w	r10,r6[0x0]
80004376:	f4 cc ff fc 	sub	r12,r10,-4
8000437a:	8d 0c       	st.w	r6[0x0],r12
8000437c:	74 0a       	ld.w	r10,r10[0x0]
8000437e:	91 0a       	st.w	r8[0x0],r10
80004380:	2f f5       	sub	r5,-1
80004382:	2f 88       	sub	r8,-8
80004384:	2f c1       	sub	r1,-4
80004386:	12 35       	cp.w	r5,r9
80004388:	fe 9a ff d6 	brle	80004334 <get_arg+0x2a4>
8000438c:	1c 93       	mov	r3,lr
8000438e:	40 52       	lddsp	r2,sp[0x14]
80004390:	40 6e       	lddsp	lr,sp[0x18]
80004392:	85 05       	st.w	r2[0x0],r5
80004394:	9d 0b       	st.w	lr[0x0],r11
80004396:	40 4b       	lddsp	r11,sp[0x10]
80004398:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
8000439c:	2f 8d       	sub	sp,-32
8000439e:	d8 32       	popm	r0-r7,pc

800043a0 <__sprint_r>:
800043a0:	d4 21       	pushm	r4-r7,lr
800043a2:	14 97       	mov	r7,r10
800043a4:	74 28       	ld.w	r8,r10[0x8]
800043a6:	58 08       	cp.w	r8,0
800043a8:	c0 41       	brne	800043b0 <__sprint_r+0x10>
800043aa:	95 18       	st.w	r10[0x4],r8
800043ac:	10 9c       	mov	r12,r8
800043ae:	d8 22       	popm	r4-r7,pc
800043b0:	e0 a0 18 b4 	rcall	80007518 <__sfvwrite_r>
800043b4:	30 08       	mov	r8,0
800043b6:	8f 18       	st.w	r7[0x4],r8
800043b8:	8f 28       	st.w	r7[0x8],r8
800043ba:	d8 22       	popm	r4-r7,pc

800043bc <_vfprintf_r>:
800043bc:	d4 31       	pushm	r0-r7,lr
800043be:	fa cd 06 bc 	sub	sp,sp,1724
800043c2:	51 09       	stdsp	sp[0x40],r9
800043c4:	16 91       	mov	r1,r11
800043c6:	14 97       	mov	r7,r10
800043c8:	18 95       	mov	r5,r12
800043ca:	e0 a0 1a 1d 	rcall	80007804 <_localeconv_r>
800043ce:	78 0c       	ld.w	r12,r12[0x0]
800043d0:	50 cc       	stdsp	sp[0x30],r12
800043d2:	58 05       	cp.w	r5,0
800043d4:	c0 70       	breq	800043e2 <_vfprintf_r+0x26>
800043d6:	6a 68       	ld.w	r8,r5[0x18]
800043d8:	58 08       	cp.w	r8,0
800043da:	c0 41       	brne	800043e2 <_vfprintf_r+0x26>
800043dc:	0a 9c       	mov	r12,r5
800043de:	e0 a0 17 3d 	rcall	80007258 <__sinit>
800043e2:	fe c8 a2 4e 	sub	r8,pc,-23986
800043e6:	10 31       	cp.w	r1,r8
800043e8:	c0 31       	brne	800043ee <_vfprintf_r+0x32>
800043ea:	6a 01       	ld.w	r1,r5[0x0]
800043ec:	c0 c8       	rjmp	80004404 <_vfprintf_r+0x48>
800043ee:	fe c8 a2 3a 	sub	r8,pc,-24006
800043f2:	10 31       	cp.w	r1,r8
800043f4:	c0 31       	brne	800043fa <_vfprintf_r+0x3e>
800043f6:	6a 11       	ld.w	r1,r5[0x4]
800043f8:	c0 68       	rjmp	80004404 <_vfprintf_r+0x48>
800043fa:	fe c8 a2 26 	sub	r8,pc,-24026
800043fe:	10 31       	cp.w	r1,r8
80004400:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80004404:	82 68       	ld.sh	r8,r1[0xc]
80004406:	ed b8 00 03 	bld	r8,0x3
8000440a:	c0 41       	brne	80004412 <_vfprintf_r+0x56>
8000440c:	62 48       	ld.w	r8,r1[0x10]
8000440e:	58 08       	cp.w	r8,0
80004410:	c0 71       	brne	8000441e <_vfprintf_r+0x62>
80004412:	02 9b       	mov	r11,r1
80004414:	0a 9c       	mov	r12,r5
80004416:	e0 a0 0f 5d 	rcall	800062d0 <__swsetup_r>
8000441a:	e0 81 0f 54 	brne	800062c2 <_vfprintf_r+0x1f06>
8000441e:	82 68       	ld.sh	r8,r1[0xc]
80004420:	10 99       	mov	r9,r8
80004422:	e2 19 00 1a 	andl	r9,0x1a,COH
80004426:	58 a9       	cp.w	r9,10
80004428:	c3 c1       	brne	800044a0 <_vfprintf_r+0xe4>
8000442a:	82 79       	ld.sh	r9,r1[0xe]
8000442c:	30 0a       	mov	r10,0
8000442e:	f4 09 19 00 	cp.h	r9,r10
80004432:	c3 75       	brlt	800044a0 <_vfprintf_r+0xe4>
80004434:	a1 d8       	cbr	r8,0x1
80004436:	fb 58 05 d0 	st.h	sp[1488],r8
8000443a:	62 88       	ld.w	r8,r1[0x20]
8000443c:	fb 48 05 e4 	st.w	sp[1508],r8
80004440:	62 a8       	ld.w	r8,r1[0x28]
80004442:	fb 48 05 ec 	st.w	sp[1516],r8
80004446:	fa c8 ff bc 	sub	r8,sp,-68
8000444a:	fb 48 05 d4 	st.w	sp[1492],r8
8000444e:	fb 48 05 c4 	st.w	sp[1476],r8
80004452:	e0 68 04 00 	mov	r8,1024
80004456:	fb 48 05 d8 	st.w	sp[1496],r8
8000445a:	fb 48 05 cc 	st.w	sp[1484],r8
8000445e:	30 08       	mov	r8,0
80004460:	fb 59 05 d2 	st.h	sp[1490],r9
80004464:	0e 9a       	mov	r10,r7
80004466:	41 09       	lddsp	r9,sp[0x40]
80004468:	fa c7 fa 3c 	sub	r7,sp,-1476
8000446c:	fb 48 05 dc 	st.w	sp[1500],r8
80004470:	0a 9c       	mov	r12,r5
80004472:	0e 9b       	mov	r11,r7
80004474:	ca 4f       	rcall	800043bc <_vfprintf_r>
80004476:	50 bc       	stdsp	sp[0x2c],r12
80004478:	c0 95       	brlt	8000448a <_vfprintf_r+0xce>
8000447a:	0e 9b       	mov	r11,r7
8000447c:	0a 9c       	mov	r12,r5
8000447e:	e0 a0 16 15 	rcall	800070a8 <_fflush_r>
80004482:	40 be       	lddsp	lr,sp[0x2c]
80004484:	f9 be 01 ff 	movne	lr,-1
80004488:	50 be       	stdsp	sp[0x2c],lr
8000448a:	fb 08 05 d0 	ld.sh	r8,sp[1488]
8000448e:	ed b8 00 06 	bld	r8,0x6
80004492:	e0 81 0f 1a 	brne	800062c6 <_vfprintf_r+0x1f0a>
80004496:	82 68       	ld.sh	r8,r1[0xc]
80004498:	a7 a8       	sbr	r8,0x6
8000449a:	a2 68       	st.h	r1[0xc],r8
8000449c:	e0 8f 0f 15 	bral	800062c6 <_vfprintf_r+0x1f0a>
800044a0:	30 08       	mov	r8,0
800044a2:	fb 48 06 b4 	st.w	sp[1716],r8
800044a6:	fb 48 06 90 	st.w	sp[1680],r8
800044aa:	fb 48 06 8c 	st.w	sp[1676],r8
800044ae:	fb 48 06 b0 	st.w	sp[1712],r8
800044b2:	30 08       	mov	r8,0
800044b4:	30 09       	mov	r9,0
800044b6:	50 a7       	stdsp	sp[0x28],r7
800044b8:	50 78       	stdsp	sp[0x1c],r8
800044ba:	fa c3 f9 e0 	sub	r3,sp,-1568
800044be:	3f f8       	mov	r8,-1
800044c0:	50 59       	stdsp	sp[0x14],r9
800044c2:	fb 43 06 88 	st.w	sp[1672],r3
800044c6:	fb 48 05 44 	st.w	sp[1348],r8
800044ca:	12 9c       	mov	r12,r9
800044cc:	50 69       	stdsp	sp[0x18],r9
800044ce:	50 d9       	stdsp	sp[0x34],r9
800044d0:	50 e9       	stdsp	sp[0x38],r9
800044d2:	50 b9       	stdsp	sp[0x2c],r9
800044d4:	12 97       	mov	r7,r9
800044d6:	0a 94       	mov	r4,r5
800044d8:	40 a2       	lddsp	r2,sp[0x28]
800044da:	32 5a       	mov	r10,37
800044dc:	30 08       	mov	r8,0
800044de:	c0 28       	rjmp	800044e2 <_vfprintf_r+0x126>
800044e0:	2f f2       	sub	r2,-1
800044e2:	05 89       	ld.ub	r9,r2[0x0]
800044e4:	f0 09 18 00 	cp.b	r9,r8
800044e8:	5f 1b       	srne	r11
800044ea:	f4 09 18 00 	cp.b	r9,r10
800044ee:	5f 19       	srne	r9
800044f0:	f3 eb 00 0b 	and	r11,r9,r11
800044f4:	f0 0b 18 00 	cp.b	r11,r8
800044f8:	cf 41       	brne	800044e0 <_vfprintf_r+0x124>
800044fa:	40 ab       	lddsp	r11,sp[0x28]
800044fc:	e4 0b 01 06 	sub	r6,r2,r11
80004500:	c1 e0       	breq	8000453c <_vfprintf_r+0x180>
80004502:	fa f8 06 90 	ld.w	r8,sp[1680]
80004506:	0c 08       	add	r8,r6
80004508:	87 0b       	st.w	r3[0x0],r11
8000450a:	fb 48 06 90 	st.w	sp[1680],r8
8000450e:	87 16       	st.w	r3[0x4],r6
80004510:	fa f8 06 8c 	ld.w	r8,sp[1676]
80004514:	2f f8       	sub	r8,-1
80004516:	fb 48 06 8c 	st.w	sp[1676],r8
8000451a:	58 78       	cp.w	r8,7
8000451c:	e0 89 00 04 	brgt	80004524 <_vfprintf_r+0x168>
80004520:	2f 83       	sub	r3,-8
80004522:	c0 a8       	rjmp	80004536 <_vfprintf_r+0x17a>
80004524:	fa ca f9 78 	sub	r10,sp,-1672
80004528:	02 9b       	mov	r11,r1
8000452a:	08 9c       	mov	r12,r4
8000452c:	c3 af       	rcall	800043a0 <__sprint_r>
8000452e:	e0 81 0e c6 	brne	800062ba <_vfprintf_r+0x1efe>
80004532:	fa c3 f9 e0 	sub	r3,sp,-1568
80004536:	40 ba       	lddsp	r10,sp[0x2c]
80004538:	0c 0a       	add	r10,r6
8000453a:	50 ba       	stdsp	sp[0x2c],r10
8000453c:	05 89       	ld.ub	r9,r2[0x0]
8000453e:	30 08       	mov	r8,0
80004540:	f0 09 18 00 	cp.b	r9,r8
80004544:	e0 80 0e aa 	breq	80006298 <_vfprintf_r+0x1edc>
80004548:	30 09       	mov	r9,0
8000454a:	fb 68 06 bb 	st.b	sp[1723],r8
8000454e:	0e 96       	mov	r6,r7
80004550:	e4 c8 ff ff 	sub	r8,r2,-1
80004554:	3f fe       	mov	lr,-1
80004556:	50 93       	stdsp	sp[0x24],r3
80004558:	50 41       	stdsp	sp[0x10],r1
8000455a:	0e 93       	mov	r3,r7
8000455c:	04 91       	mov	r1,r2
8000455e:	50 89       	stdsp	sp[0x20],r9
80004560:	50 a8       	stdsp	sp[0x28],r8
80004562:	50 2e       	stdsp	sp[0x8],lr
80004564:	50 39       	stdsp	sp[0xc],r9
80004566:	12 95       	mov	r5,r9
80004568:	12 90       	mov	r0,r9
8000456a:	10 97       	mov	r7,r8
8000456c:	08 92       	mov	r2,r4
8000456e:	c0 78       	rjmp	8000457c <_vfprintf_r+0x1c0>
80004570:	3f fc       	mov	r12,-1
80004572:	08 97       	mov	r7,r4
80004574:	50 2c       	stdsp	sp[0x8],r12
80004576:	c0 38       	rjmp	8000457c <_vfprintf_r+0x1c0>
80004578:	30 0b       	mov	r11,0
8000457a:	50 3b       	stdsp	sp[0xc],r11
8000457c:	0f 38       	ld.ub	r8,r7++
8000457e:	c0 28       	rjmp	80004582 <_vfprintf_r+0x1c6>
80004580:	12 90       	mov	r0,r9
80004582:	f0 c9 00 20 	sub	r9,r8,32
80004586:	e0 49 00 58 	cp.w	r9,88
8000458a:	e0 8b 0a 30 	brhi	800059ea <_vfprintf_r+0x162e>
8000458e:	fe ca a7 a2 	sub	r10,pc,-22622
80004592:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80004596:	50 a7       	stdsp	sp[0x28],r7
80004598:	50 80       	stdsp	sp[0x20],r0
8000459a:	0c 97       	mov	r7,r6
8000459c:	04 94       	mov	r4,r2
8000459e:	06 96       	mov	r6,r3
800045a0:	02 92       	mov	r2,r1
800045a2:	fe c9 a5 7a 	sub	r9,pc,-23174
800045a6:	40 93       	lddsp	r3,sp[0x24]
800045a8:	10 90       	mov	r0,r8
800045aa:	40 41       	lddsp	r1,sp[0x10]
800045ac:	50 d9       	stdsp	sp[0x34],r9
800045ae:	e0 8f 08 8e 	bral	800056ca <_vfprintf_r+0x130e>
800045b2:	30 08       	mov	r8,0
800045b4:	fb 39 06 bb 	ld.ub	r9,sp[1723]
800045b8:	f0 09 18 00 	cp.b	r9,r8
800045bc:	ce 01       	brne	8000457c <_vfprintf_r+0x1c0>
800045be:	32 08       	mov	r8,32
800045c0:	c6 e8       	rjmp	8000469c <_vfprintf_r+0x2e0>
800045c2:	a1 a5       	sbr	r5,0x0
800045c4:	cd cb       	rjmp	8000457c <_vfprintf_r+0x1c0>
800045c6:	0f 89       	ld.ub	r9,r7[0x0]
800045c8:	f2 c8 00 30 	sub	r8,r9,48
800045cc:	58 98       	cp.w	r8,9
800045ce:	e0 8b 00 1d 	brhi	80004608 <_vfprintf_r+0x24c>
800045d2:	ee c8 ff ff 	sub	r8,r7,-1
800045d6:	30 0b       	mov	r11,0
800045d8:	23 09       	sub	r9,48
800045da:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800045de:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
800045e2:	11 39       	ld.ub	r9,r8++
800045e4:	f2 ca 00 30 	sub	r10,r9,48
800045e8:	58 9a       	cp.w	r10,9
800045ea:	fe 98 ff f7 	brls	800045d8 <_vfprintf_r+0x21c>
800045ee:	e0 49 00 24 	cp.w	r9,36
800045f2:	cc 31       	brne	80004578 <_vfprintf_r+0x1bc>
800045f4:	e0 4b 00 20 	cp.w	r11,32
800045f8:	e0 89 0e 60 	brgt	800062b8 <_vfprintf_r+0x1efc>
800045fc:	20 1b       	sub	r11,1
800045fe:	fa f9 06 b4 	ld.w	r9,sp[1716]
80004602:	12 3b       	cp.w	r11,r9
80004604:	c0 95       	brlt	80004616 <_vfprintf_r+0x25a>
80004606:	c1 08       	rjmp	80004626 <_vfprintf_r+0x26a>
80004608:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000460c:	ec ca ff ff 	sub	r10,r6,-1
80004610:	12 36       	cp.w	r6,r9
80004612:	c1 f5       	brlt	80004650 <_vfprintf_r+0x294>
80004614:	c2 68       	rjmp	80004660 <_vfprintf_r+0x2a4>
80004616:	fa ce f9 44 	sub	lr,sp,-1724
8000461a:	10 97       	mov	r7,r8
8000461c:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80004620:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80004624:	c3 58       	rjmp	8000468e <_vfprintf_r+0x2d2>
80004626:	10 97       	mov	r7,r8
80004628:	fa c8 f9 50 	sub	r8,sp,-1712
8000462c:	1a d8       	st.w	--sp,r8
8000462e:	fa c8 fa b8 	sub	r8,sp,-1352
80004632:	1a d8       	st.w	--sp,r8
80004634:	fa c8 fb b4 	sub	r8,sp,-1100
80004638:	02 9a       	mov	r10,r1
8000463a:	1a d8       	st.w	--sp,r8
8000463c:	04 9c       	mov	r12,r2
8000463e:	fa c8 f9 40 	sub	r8,sp,-1728
80004642:	fa c9 ff b4 	sub	r9,sp,-76
80004646:	fe b0 fd 25 	rcall	80004090 <get_arg>
8000464a:	2f dd       	sub	sp,-12
8000464c:	78 00       	ld.w	r0,r12[0x0]
8000464e:	c2 08       	rjmp	8000468e <_vfprintf_r+0x2d2>
80004650:	fa cc f9 44 	sub	r12,sp,-1724
80004654:	14 96       	mov	r6,r10
80004656:	f8 03 00 38 	add	r8,r12,r3<<0x3
8000465a:	f0 f0 fd 88 	ld.w	r0,r8[-632]
8000465e:	c1 88       	rjmp	8000468e <_vfprintf_r+0x2d2>
80004660:	41 08       	lddsp	r8,sp[0x40]
80004662:	59 f9       	cp.w	r9,31
80004664:	e0 89 00 11 	brgt	80004686 <_vfprintf_r+0x2ca>
80004668:	f0 cb ff fc 	sub	r11,r8,-4
8000466c:	51 0b       	stdsp	sp[0x40],r11
8000466e:	70 00       	ld.w	r0,r8[0x0]
80004670:	fa cb f9 44 	sub	r11,sp,-1724
80004674:	f6 09 00 38 	add	r8,r11,r9<<0x3
80004678:	f1 40 fd 88 	st.w	r8[-632],r0
8000467c:	2f f9       	sub	r9,-1
8000467e:	14 96       	mov	r6,r10
80004680:	fb 49 06 b4 	st.w	sp[1716],r9
80004684:	c0 58       	rjmp	8000468e <_vfprintf_r+0x2d2>
80004686:	70 00       	ld.w	r0,r8[0x0]
80004688:	14 96       	mov	r6,r10
8000468a:	2f c8       	sub	r8,-4
8000468c:	51 08       	stdsp	sp[0x40],r8
8000468e:	58 00       	cp.w	r0,0
80004690:	fe 94 ff 76 	brge	8000457c <_vfprintf_r+0x1c0>
80004694:	5c 30       	neg	r0
80004696:	a3 a5       	sbr	r5,0x2
80004698:	c7 2b       	rjmp	8000457c <_vfprintf_r+0x1c0>
8000469a:	32 b8       	mov	r8,43
8000469c:	fb 68 06 bb 	st.b	sp[1723],r8
800046a0:	c6 eb       	rjmp	8000457c <_vfprintf_r+0x1c0>
800046a2:	0f 38       	ld.ub	r8,r7++
800046a4:	e0 48 00 2a 	cp.w	r8,42
800046a8:	c0 30       	breq	800046ae <_vfprintf_r+0x2f2>
800046aa:	30 09       	mov	r9,0
800046ac:	c7 98       	rjmp	8000479e <_vfprintf_r+0x3e2>
800046ae:	0f 88       	ld.ub	r8,r7[0x0]
800046b0:	f0 c9 00 30 	sub	r9,r8,48
800046b4:	58 99       	cp.w	r9,9
800046b6:	e0 8b 00 1f 	brhi	800046f4 <_vfprintf_r+0x338>
800046ba:	ee c4 ff ff 	sub	r4,r7,-1
800046be:	30 0b       	mov	r11,0
800046c0:	23 08       	sub	r8,48
800046c2:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800046c6:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
800046ca:	09 38       	ld.ub	r8,r4++
800046cc:	f0 c9 00 30 	sub	r9,r8,48
800046d0:	58 99       	cp.w	r9,9
800046d2:	fe 98 ff f7 	brls	800046c0 <_vfprintf_r+0x304>
800046d6:	e0 48 00 24 	cp.w	r8,36
800046da:	fe 91 ff 4f 	brne	80004578 <_vfprintf_r+0x1bc>
800046de:	e0 4b 00 20 	cp.w	r11,32
800046e2:	e0 89 0d eb 	brgt	800062b8 <_vfprintf_r+0x1efc>
800046e6:	20 1b       	sub	r11,1
800046e8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800046ec:	10 3b       	cp.w	r11,r8
800046ee:	c0 a5       	brlt	80004702 <_vfprintf_r+0x346>
800046f0:	c1 18       	rjmp	80004712 <_vfprintf_r+0x356>
800046f2:	d7 03       	nop
800046f4:	fa fa 06 b4 	ld.w	r10,sp[1716]
800046f8:	ec c9 ff ff 	sub	r9,r6,-1
800046fc:	14 36       	cp.w	r6,r10
800046fe:	c1 f5       	brlt	8000473c <_vfprintf_r+0x380>
80004700:	c2 88       	rjmp	80004750 <_vfprintf_r+0x394>
80004702:	fa ca f9 44 	sub	r10,sp,-1724
80004706:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
8000470a:	f6 fb fd 88 	ld.w	r11,r11[-632]
8000470e:	50 2b       	stdsp	sp[0x8],r11
80004710:	c3 c8       	rjmp	80004788 <_vfprintf_r+0x3cc>
80004712:	fa c8 f9 50 	sub	r8,sp,-1712
80004716:	1a d8       	st.w	--sp,r8
80004718:	fa c8 fa b8 	sub	r8,sp,-1352
8000471c:	1a d8       	st.w	--sp,r8
8000471e:	fa c8 fb b4 	sub	r8,sp,-1100
80004722:	02 9a       	mov	r10,r1
80004724:	1a d8       	st.w	--sp,r8
80004726:	04 9c       	mov	r12,r2
80004728:	fa c8 f9 40 	sub	r8,sp,-1728
8000472c:	fa c9 ff b4 	sub	r9,sp,-76
80004730:	fe b0 fc b0 	rcall	80004090 <get_arg>
80004734:	2f dd       	sub	sp,-12
80004736:	78 0c       	ld.w	r12,r12[0x0]
80004738:	50 2c       	stdsp	sp[0x8],r12
8000473a:	c2 78       	rjmp	80004788 <_vfprintf_r+0x3cc>
8000473c:	12 96       	mov	r6,r9
8000473e:	0e 94       	mov	r4,r7
80004740:	fa c9 f9 44 	sub	r9,sp,-1724
80004744:	f2 03 00 38 	add	r8,r9,r3<<0x3
80004748:	f0 f8 fd 88 	ld.w	r8,r8[-632]
8000474c:	50 28       	stdsp	sp[0x8],r8
8000474e:	c1 d8       	rjmp	80004788 <_vfprintf_r+0x3cc>
80004750:	41 08       	lddsp	r8,sp[0x40]
80004752:	59 fa       	cp.w	r10,31
80004754:	e0 89 00 14 	brgt	8000477c <_vfprintf_r+0x3c0>
80004758:	f0 cb ff fc 	sub	r11,r8,-4
8000475c:	70 08       	ld.w	r8,r8[0x0]
8000475e:	51 0b       	stdsp	sp[0x40],r11
80004760:	50 28       	stdsp	sp[0x8],r8
80004762:	fa c6 f9 44 	sub	r6,sp,-1724
80004766:	40 2e       	lddsp	lr,sp[0x8]
80004768:	ec 0a 00 38 	add	r8,r6,r10<<0x3
8000476c:	f1 4e fd 88 	st.w	r8[-632],lr
80004770:	2f fa       	sub	r10,-1
80004772:	0e 94       	mov	r4,r7
80004774:	fb 4a 06 b4 	st.w	sp[1716],r10
80004778:	12 96       	mov	r6,r9
8000477a:	c0 78       	rjmp	80004788 <_vfprintf_r+0x3cc>
8000477c:	70 0c       	ld.w	r12,r8[0x0]
8000477e:	0e 94       	mov	r4,r7
80004780:	2f c8       	sub	r8,-4
80004782:	50 2c       	stdsp	sp[0x8],r12
80004784:	12 96       	mov	r6,r9
80004786:	51 08       	stdsp	sp[0x40],r8
80004788:	40 2b       	lddsp	r11,sp[0x8]
8000478a:	58 0b       	cp.w	r11,0
8000478c:	fe 95 fe f2 	brlt	80004570 <_vfprintf_r+0x1b4>
80004790:	08 97       	mov	r7,r4
80004792:	cf 5a       	rjmp	8000457c <_vfprintf_r+0x1c0>
80004794:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004798:	0f 38       	ld.ub	r8,r7++
8000479a:	f4 09 00 19 	add	r9,r10,r9<<0x1
8000479e:	f0 ca 00 30 	sub	r10,r8,48
800047a2:	58 9a       	cp.w	r10,9
800047a4:	fe 98 ff f8 	brls	80004794 <_vfprintf_r+0x3d8>
800047a8:	3f fa       	mov	r10,-1
800047aa:	f2 0a 0c 49 	max	r9,r9,r10
800047ae:	50 29       	stdsp	sp[0x8],r9
800047b0:	ce 9a       	rjmp	80004582 <_vfprintf_r+0x1c6>
800047b2:	a7 b5       	sbr	r5,0x7
800047b4:	ce 4a       	rjmp	8000457c <_vfprintf_r+0x1c0>
800047b6:	30 09       	mov	r9,0
800047b8:	23 08       	sub	r8,48
800047ba:	f2 09 00 29 	add	r9,r9,r9<<0x2
800047be:	f0 09 00 19 	add	r9,r8,r9<<0x1
800047c2:	0f 38       	ld.ub	r8,r7++
800047c4:	f0 ca 00 30 	sub	r10,r8,48
800047c8:	58 9a       	cp.w	r10,9
800047ca:	fe 98 ff f7 	brls	800047b8 <_vfprintf_r+0x3fc>
800047ce:	e0 48 00 24 	cp.w	r8,36
800047d2:	fe 91 fe d7 	brne	80004580 <_vfprintf_r+0x1c4>
800047d6:	e0 49 00 20 	cp.w	r9,32
800047da:	e0 89 0d 6f 	brgt	800062b8 <_vfprintf_r+0x1efc>
800047de:	f2 c3 00 01 	sub	r3,r9,1
800047e2:	30 19       	mov	r9,1
800047e4:	50 39       	stdsp	sp[0xc],r9
800047e6:	cc ba       	rjmp	8000457c <_vfprintf_r+0x1c0>
800047e8:	a3 b5       	sbr	r5,0x3
800047ea:	cc 9a       	rjmp	8000457c <_vfprintf_r+0x1c0>
800047ec:	a7 a5       	sbr	r5,0x6
800047ee:	cc 7a       	rjmp	8000457c <_vfprintf_r+0x1c0>
800047f0:	0a 98       	mov	r8,r5
800047f2:	a5 b5       	sbr	r5,0x5
800047f4:	a5 a8       	sbr	r8,0x4
800047f6:	0f 89       	ld.ub	r9,r7[0x0]
800047f8:	36 ce       	mov	lr,108
800047fa:	fc 09 18 00 	cp.b	r9,lr
800047fe:	f7 b7 00 ff 	subeq	r7,-1
80004802:	f0 05 17 10 	movne	r5,r8
80004806:	cb ba       	rjmp	8000457c <_vfprintf_r+0x1c0>
80004808:	a5 b5       	sbr	r5,0x5
8000480a:	cb 9a       	rjmp	8000457c <_vfprintf_r+0x1c0>
8000480c:	50 a7       	stdsp	sp[0x28],r7
8000480e:	50 80       	stdsp	sp[0x20],r0
80004810:	0c 97       	mov	r7,r6
80004812:	10 90       	mov	r0,r8
80004814:	06 96       	mov	r6,r3
80004816:	04 94       	mov	r4,r2
80004818:	40 93       	lddsp	r3,sp[0x24]
8000481a:	02 92       	mov	r2,r1
8000481c:	0e 99       	mov	r9,r7
8000481e:	40 41       	lddsp	r1,sp[0x10]
80004820:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004824:	40 3c       	lddsp	r12,sp[0xc]
80004826:	58 0c       	cp.w	r12,0
80004828:	c1 d0       	breq	80004862 <_vfprintf_r+0x4a6>
8000482a:	10 36       	cp.w	r6,r8
8000482c:	c0 64       	brge	80004838 <_vfprintf_r+0x47c>
8000482e:	fa cb f9 44 	sub	r11,sp,-1724
80004832:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004836:	c1 d8       	rjmp	80004870 <_vfprintf_r+0x4b4>
80004838:	fa c8 f9 50 	sub	r8,sp,-1712
8000483c:	1a d8       	st.w	--sp,r8
8000483e:	fa c8 fa b8 	sub	r8,sp,-1352
80004842:	1a d8       	st.w	--sp,r8
80004844:	fa c8 fb b4 	sub	r8,sp,-1100
80004848:	1a d8       	st.w	--sp,r8
8000484a:	fa c8 f9 40 	sub	r8,sp,-1728
8000484e:	fa c9 ff b4 	sub	r9,sp,-76
80004852:	04 9a       	mov	r10,r2
80004854:	0c 9b       	mov	r11,r6
80004856:	08 9c       	mov	r12,r4
80004858:	fe b0 fc 1c 	rcall	80004090 <get_arg>
8000485c:	2f dd       	sub	sp,-12
8000485e:	19 b8       	ld.ub	r8,r12[0x3]
80004860:	c2 28       	rjmp	800048a4 <_vfprintf_r+0x4e8>
80004862:	2f f7       	sub	r7,-1
80004864:	10 39       	cp.w	r9,r8
80004866:	c0 84       	brge	80004876 <_vfprintf_r+0x4ba>
80004868:	fa ca f9 44 	sub	r10,sp,-1724
8000486c:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004870:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80004874:	c1 88       	rjmp	800048a4 <_vfprintf_r+0x4e8>
80004876:	41 09       	lddsp	r9,sp[0x40]
80004878:	59 f8       	cp.w	r8,31
8000487a:	e0 89 00 12 	brgt	8000489e <_vfprintf_r+0x4e2>
8000487e:	f2 ca ff fc 	sub	r10,r9,-4
80004882:	51 0a       	stdsp	sp[0x40],r10
80004884:	72 09       	ld.w	r9,r9[0x0]
80004886:	fa c6 f9 44 	sub	r6,sp,-1724
8000488a:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000488e:	2f f8       	sub	r8,-1
80004890:	f5 49 fd 88 	st.w	r10[-632],r9
80004894:	fb 48 06 b4 	st.w	sp[1716],r8
80004898:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
8000489c:	c0 48       	rjmp	800048a4 <_vfprintf_r+0x4e8>
8000489e:	13 b8       	ld.ub	r8,r9[0x3]
800048a0:	2f c9       	sub	r9,-4
800048a2:	51 09       	stdsp	sp[0x40],r9
800048a4:	fb 68 06 60 	st.b	sp[1632],r8
800048a8:	30 0e       	mov	lr,0
800048aa:	30 08       	mov	r8,0
800048ac:	30 12       	mov	r2,1
800048ae:	fb 68 06 bb 	st.b	sp[1723],r8
800048b2:	50 2e       	stdsp	sp[0x8],lr
800048b4:	e0 8f 08 ad 	bral	80005a0e <_vfprintf_r+0x1652>
800048b8:	50 a7       	stdsp	sp[0x28],r7
800048ba:	50 80       	stdsp	sp[0x20],r0
800048bc:	0c 97       	mov	r7,r6
800048be:	04 94       	mov	r4,r2
800048c0:	06 96       	mov	r6,r3
800048c2:	02 92       	mov	r2,r1
800048c4:	40 93       	lddsp	r3,sp[0x24]
800048c6:	10 90       	mov	r0,r8
800048c8:	40 41       	lddsp	r1,sp[0x10]
800048ca:	a5 a5       	sbr	r5,0x4
800048cc:	c0 a8       	rjmp	800048e0 <_vfprintf_r+0x524>
800048ce:	50 a7       	stdsp	sp[0x28],r7
800048d0:	50 80       	stdsp	sp[0x20],r0
800048d2:	0c 97       	mov	r7,r6
800048d4:	04 94       	mov	r4,r2
800048d6:	06 96       	mov	r6,r3
800048d8:	02 92       	mov	r2,r1
800048da:	40 93       	lddsp	r3,sp[0x24]
800048dc:	10 90       	mov	r0,r8
800048de:	40 41       	lddsp	r1,sp[0x10]
800048e0:	ed b5 00 05 	bld	r5,0x5
800048e4:	c5 11       	brne	80004986 <_vfprintf_r+0x5ca>
800048e6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800048ea:	40 3c       	lddsp	r12,sp[0xc]
800048ec:	58 0c       	cp.w	r12,0
800048ee:	c1 e0       	breq	8000492a <_vfprintf_r+0x56e>
800048f0:	10 36       	cp.w	r6,r8
800048f2:	c0 64       	brge	800048fe <_vfprintf_r+0x542>
800048f4:	fa cb f9 44 	sub	r11,sp,-1724
800048f8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800048fc:	c2 08       	rjmp	8000493c <_vfprintf_r+0x580>
800048fe:	fa c8 f9 50 	sub	r8,sp,-1712
80004902:	1a d8       	st.w	--sp,r8
80004904:	fa c8 fa b8 	sub	r8,sp,-1352
80004908:	0c 9b       	mov	r11,r6
8000490a:	1a d8       	st.w	--sp,r8
8000490c:	fa c8 fb b4 	sub	r8,sp,-1100
80004910:	1a d8       	st.w	--sp,r8
80004912:	fa c9 ff b4 	sub	r9,sp,-76
80004916:	fa c8 f9 40 	sub	r8,sp,-1728
8000491a:	04 9a       	mov	r10,r2
8000491c:	08 9c       	mov	r12,r4
8000491e:	fe b0 fb b9 	rcall	80004090 <get_arg>
80004922:	2f dd       	sub	sp,-12
80004924:	78 1b       	ld.w	r11,r12[0x4]
80004926:	78 09       	ld.w	r9,r12[0x0]
80004928:	c2 b8       	rjmp	8000497e <_vfprintf_r+0x5c2>
8000492a:	ee ca ff ff 	sub	r10,r7,-1
8000492e:	10 37       	cp.w	r7,r8
80004930:	c0 b4       	brge	80004946 <_vfprintf_r+0x58a>
80004932:	fa c9 f9 44 	sub	r9,sp,-1724
80004936:	14 97       	mov	r7,r10
80004938:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000493c:	ec fb fd 8c 	ld.w	r11,r6[-628]
80004940:	ec f9 fd 88 	ld.w	r9,r6[-632]
80004944:	c1 d8       	rjmp	8000497e <_vfprintf_r+0x5c2>
80004946:	41 09       	lddsp	r9,sp[0x40]
80004948:	59 f8       	cp.w	r8,31
8000494a:	e0 89 00 14 	brgt	80004972 <_vfprintf_r+0x5b6>
8000494e:	f2 cb ff f8 	sub	r11,r9,-8
80004952:	51 0b       	stdsp	sp[0x40],r11
80004954:	fa c6 f9 44 	sub	r6,sp,-1724
80004958:	72 1b       	ld.w	r11,r9[0x4]
8000495a:	ec 08 00 3c 	add	r12,r6,r8<<0x3
8000495e:	72 09       	ld.w	r9,r9[0x0]
80004960:	f9 4b fd 8c 	st.w	r12[-628],r11
80004964:	f9 49 fd 88 	st.w	r12[-632],r9
80004968:	2f f8       	sub	r8,-1
8000496a:	14 97       	mov	r7,r10
8000496c:	fb 48 06 b4 	st.w	sp[1716],r8
80004970:	c0 78       	rjmp	8000497e <_vfprintf_r+0x5c2>
80004972:	f2 c8 ff f8 	sub	r8,r9,-8
80004976:	72 1b       	ld.w	r11,r9[0x4]
80004978:	14 97       	mov	r7,r10
8000497a:	51 08       	stdsp	sp[0x40],r8
8000497c:	72 09       	ld.w	r9,r9[0x0]
8000497e:	16 98       	mov	r8,r11
80004980:	fa e9 00 00 	st.d	sp[0],r8
80004984:	ca e8       	rjmp	80004ae0 <_vfprintf_r+0x724>
80004986:	ed b5 00 04 	bld	r5,0x4
8000498a:	c1 71       	brne	800049b8 <_vfprintf_r+0x5fc>
8000498c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004990:	40 3e       	lddsp	lr,sp[0xc]
80004992:	58 0e       	cp.w	lr,0
80004994:	c0 80       	breq	800049a4 <_vfprintf_r+0x5e8>
80004996:	10 36       	cp.w	r6,r8
80004998:	c6 94       	brge	80004a6a <_vfprintf_r+0x6ae>
8000499a:	fa cc f9 44 	sub	r12,sp,-1724
8000499e:	f8 06 00 36 	add	r6,r12,r6<<0x3
800049a2:	c8 28       	rjmp	80004aa6 <_vfprintf_r+0x6ea>
800049a4:	ee ca ff ff 	sub	r10,r7,-1
800049a8:	10 37       	cp.w	r7,r8
800049aa:	e0 84 00 81 	brge	80004aac <_vfprintf_r+0x6f0>
800049ae:	fa cb f9 44 	sub	r11,sp,-1724
800049b2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800049b6:	c7 78       	rjmp	80004aa4 <_vfprintf_r+0x6e8>
800049b8:	ed b5 00 06 	bld	r5,0x6
800049bc:	c4 b1       	brne	80004a52 <_vfprintf_r+0x696>
800049be:	fa f8 06 b4 	ld.w	r8,sp[1716]
800049c2:	40 3c       	lddsp	r12,sp[0xc]
800049c4:	58 0c       	cp.w	r12,0
800049c6:	c1 d0       	breq	80004a00 <_vfprintf_r+0x644>
800049c8:	10 36       	cp.w	r6,r8
800049ca:	c0 64       	brge	800049d6 <_vfprintf_r+0x61a>
800049cc:	fa cb f9 44 	sub	r11,sp,-1724
800049d0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800049d4:	c1 f8       	rjmp	80004a12 <_vfprintf_r+0x656>
800049d6:	fa c8 f9 50 	sub	r8,sp,-1712
800049da:	1a d8       	st.w	--sp,r8
800049dc:	fa c8 fa b8 	sub	r8,sp,-1352
800049e0:	1a d8       	st.w	--sp,r8
800049e2:	fa c8 fb b4 	sub	r8,sp,-1100
800049e6:	1a d8       	st.w	--sp,r8
800049e8:	fa c8 f9 40 	sub	r8,sp,-1728
800049ec:	fa c9 ff b4 	sub	r9,sp,-76
800049f0:	04 9a       	mov	r10,r2
800049f2:	0c 9b       	mov	r11,r6
800049f4:	08 9c       	mov	r12,r4
800049f6:	fe b0 fb 4d 	rcall	80004090 <get_arg>
800049fa:	2f dd       	sub	sp,-12
800049fc:	98 18       	ld.sh	r8,r12[0x2]
800049fe:	c2 68       	rjmp	80004a4a <_vfprintf_r+0x68e>
80004a00:	ee ca ff ff 	sub	r10,r7,-1
80004a04:	10 37       	cp.w	r7,r8
80004a06:	c0 94       	brge	80004a18 <_vfprintf_r+0x65c>
80004a08:	fa c9 f9 44 	sub	r9,sp,-1724
80004a0c:	14 97       	mov	r7,r10
80004a0e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004a12:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80004a16:	c1 a8       	rjmp	80004a4a <_vfprintf_r+0x68e>
80004a18:	41 09       	lddsp	r9,sp[0x40]
80004a1a:	59 f8       	cp.w	r8,31
80004a1c:	e0 89 00 13 	brgt	80004a42 <_vfprintf_r+0x686>
80004a20:	f2 cb ff fc 	sub	r11,r9,-4
80004a24:	51 0b       	stdsp	sp[0x40],r11
80004a26:	72 09       	ld.w	r9,r9[0x0]
80004a28:	fa c6 f9 44 	sub	r6,sp,-1724
80004a2c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80004a30:	2f f8       	sub	r8,-1
80004a32:	f7 49 fd 88 	st.w	r11[-632],r9
80004a36:	fb 48 06 b4 	st.w	sp[1716],r8
80004a3a:	14 97       	mov	r7,r10
80004a3c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80004a40:	c0 58       	rjmp	80004a4a <_vfprintf_r+0x68e>
80004a42:	92 18       	ld.sh	r8,r9[0x2]
80004a44:	14 97       	mov	r7,r10
80004a46:	2f c9       	sub	r9,-4
80004a48:	51 09       	stdsp	sp[0x40],r9
80004a4a:	50 18       	stdsp	sp[0x4],r8
80004a4c:	bf 58       	asr	r8,0x1f
80004a4e:	50 08       	stdsp	sp[0x0],r8
80004a50:	c4 88       	rjmp	80004ae0 <_vfprintf_r+0x724>
80004a52:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004a56:	40 3c       	lddsp	r12,sp[0xc]
80004a58:	58 0c       	cp.w	r12,0
80004a5a:	c1 d0       	breq	80004a94 <_vfprintf_r+0x6d8>
80004a5c:	10 36       	cp.w	r6,r8
80004a5e:	c0 64       	brge	80004a6a <_vfprintf_r+0x6ae>
80004a60:	fa cb f9 44 	sub	r11,sp,-1724
80004a64:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004a68:	c1 f8       	rjmp	80004aa6 <_vfprintf_r+0x6ea>
80004a6a:	fa c8 f9 50 	sub	r8,sp,-1712
80004a6e:	1a d8       	st.w	--sp,r8
80004a70:	fa c8 fa b8 	sub	r8,sp,-1352
80004a74:	0c 9b       	mov	r11,r6
80004a76:	1a d8       	st.w	--sp,r8
80004a78:	fa c8 fb b4 	sub	r8,sp,-1100
80004a7c:	04 9a       	mov	r10,r2
80004a7e:	1a d8       	st.w	--sp,r8
80004a80:	08 9c       	mov	r12,r4
80004a82:	fa c8 f9 40 	sub	r8,sp,-1728
80004a86:	fa c9 ff b4 	sub	r9,sp,-76
80004a8a:	fe b0 fb 03 	rcall	80004090 <get_arg>
80004a8e:	2f dd       	sub	sp,-12
80004a90:	78 0b       	ld.w	r11,r12[0x0]
80004a92:	c2 48       	rjmp	80004ada <_vfprintf_r+0x71e>
80004a94:	ee ca ff ff 	sub	r10,r7,-1
80004a98:	10 37       	cp.w	r7,r8
80004a9a:	c0 94       	brge	80004aac <_vfprintf_r+0x6f0>
80004a9c:	fa c9 f9 44 	sub	r9,sp,-1724
80004aa0:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004aa4:	14 97       	mov	r7,r10
80004aa6:	ec fb fd 88 	ld.w	r11,r6[-632]
80004aaa:	c1 88       	rjmp	80004ada <_vfprintf_r+0x71e>
80004aac:	41 09       	lddsp	r9,sp[0x40]
80004aae:	59 f8       	cp.w	r8,31
80004ab0:	e0 89 00 11 	brgt	80004ad2 <_vfprintf_r+0x716>
80004ab4:	f2 cb ff fc 	sub	r11,r9,-4
80004ab8:	51 0b       	stdsp	sp[0x40],r11
80004aba:	fa c6 f9 44 	sub	r6,sp,-1724
80004abe:	72 0b       	ld.w	r11,r9[0x0]
80004ac0:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004ac4:	f3 4b fd 88 	st.w	r9[-632],r11
80004ac8:	2f f8       	sub	r8,-1
80004aca:	14 97       	mov	r7,r10
80004acc:	fb 48 06 b4 	st.w	sp[1716],r8
80004ad0:	c0 58       	rjmp	80004ada <_vfprintf_r+0x71e>
80004ad2:	72 0b       	ld.w	r11,r9[0x0]
80004ad4:	14 97       	mov	r7,r10
80004ad6:	2f c9       	sub	r9,-4
80004ad8:	51 09       	stdsp	sp[0x40],r9
80004ada:	50 1b       	stdsp	sp[0x4],r11
80004adc:	bf 5b       	asr	r11,0x1f
80004ade:	50 0b       	stdsp	sp[0x0],r11
80004ae0:	fa ea 00 00 	ld.d	r10,sp[0]
80004ae4:	58 0a       	cp.w	r10,0
80004ae6:	5c 2b       	cpc	r11
80004ae8:	c0 e4       	brge	80004b04 <_vfprintf_r+0x748>
80004aea:	30 08       	mov	r8,0
80004aec:	fa ea 00 00 	ld.d	r10,sp[0]
80004af0:	30 09       	mov	r9,0
80004af2:	f0 0a 01 0a 	sub	r10,r8,r10
80004af6:	f2 0b 01 4b 	sbc	r11,r9,r11
80004afa:	32 d8       	mov	r8,45
80004afc:	fa eb 00 00 	st.d	sp[0],r10
80004b00:	fb 68 06 bb 	st.b	sp[1723],r8
80004b04:	30 18       	mov	r8,1
80004b06:	e0 8f 06 fa 	bral	800058fa <_vfprintf_r+0x153e>
80004b0a:	50 a7       	stdsp	sp[0x28],r7
80004b0c:	50 80       	stdsp	sp[0x20],r0
80004b0e:	0c 97       	mov	r7,r6
80004b10:	04 94       	mov	r4,r2
80004b12:	06 96       	mov	r6,r3
80004b14:	02 92       	mov	r2,r1
80004b16:	40 93       	lddsp	r3,sp[0x24]
80004b18:	10 90       	mov	r0,r8
80004b1a:	40 41       	lddsp	r1,sp[0x10]
80004b1c:	0e 99       	mov	r9,r7
80004b1e:	ed b5 00 03 	bld	r5,0x3
80004b22:	c4 11       	brne	80004ba4 <_vfprintf_r+0x7e8>
80004b24:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004b28:	40 3a       	lddsp	r10,sp[0xc]
80004b2a:	58 0a       	cp.w	r10,0
80004b2c:	c1 90       	breq	80004b5e <_vfprintf_r+0x7a2>
80004b2e:	10 36       	cp.w	r6,r8
80004b30:	c6 45       	brlt	80004bf8 <_vfprintf_r+0x83c>
80004b32:	fa c8 f9 50 	sub	r8,sp,-1712
80004b36:	1a d8       	st.w	--sp,r8
80004b38:	fa c8 fa b8 	sub	r8,sp,-1352
80004b3c:	1a d8       	st.w	--sp,r8
80004b3e:	fa c8 fb b4 	sub	r8,sp,-1100
80004b42:	0c 9b       	mov	r11,r6
80004b44:	1a d8       	st.w	--sp,r8
80004b46:	04 9a       	mov	r10,r2
80004b48:	fa c8 f9 40 	sub	r8,sp,-1728
80004b4c:	fa c9 ff b4 	sub	r9,sp,-76
80004b50:	08 9c       	mov	r12,r4
80004b52:	fe b0 fa 9f 	rcall	80004090 <get_arg>
80004b56:	2f dd       	sub	sp,-12
80004b58:	78 16       	ld.w	r6,r12[0x4]
80004b5a:	50 76       	stdsp	sp[0x1c],r6
80004b5c:	c4 88       	rjmp	80004bec <_vfprintf_r+0x830>
80004b5e:	2f f7       	sub	r7,-1
80004b60:	10 39       	cp.w	r9,r8
80004b62:	c0 c4       	brge	80004b7a <_vfprintf_r+0x7be>
80004b64:	fa ce f9 44 	sub	lr,sp,-1724
80004b68:	fc 06 00 36 	add	r6,lr,r6<<0x3
80004b6c:	ec fc fd 8c 	ld.w	r12,r6[-628]
80004b70:	50 7c       	stdsp	sp[0x1c],r12
80004b72:	ec f6 fd 88 	ld.w	r6,r6[-632]
80004b76:	50 56       	stdsp	sp[0x14],r6
80004b78:	c6 68       	rjmp	80004c44 <_vfprintf_r+0x888>
80004b7a:	41 09       	lddsp	r9,sp[0x40]
80004b7c:	59 f8       	cp.w	r8,31
80004b7e:	e0 89 00 10 	brgt	80004b9e <_vfprintf_r+0x7e2>
80004b82:	f2 ca ff f8 	sub	r10,r9,-8
80004b86:	72 1b       	ld.w	r11,r9[0x4]
80004b88:	51 0a       	stdsp	sp[0x40],r10
80004b8a:	72 09       	ld.w	r9,r9[0x0]
80004b8c:	fa ca f9 44 	sub	r10,sp,-1724
80004b90:	50 7b       	stdsp	sp[0x1c],r11
80004b92:	50 59       	stdsp	sp[0x14],r9
80004b94:	f4 08 00 39 	add	r9,r10,r8<<0x3
80004b98:	40 5b       	lddsp	r11,sp[0x14]
80004b9a:	40 7a       	lddsp	r10,sp[0x1c]
80004b9c:	c4 78       	rjmp	80004c2a <_vfprintf_r+0x86e>
80004b9e:	72 18       	ld.w	r8,r9[0x4]
80004ba0:	50 78       	stdsp	sp[0x1c],r8
80004ba2:	c4 c8       	rjmp	80004c3a <_vfprintf_r+0x87e>
80004ba4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004ba8:	40 3e       	lddsp	lr,sp[0xc]
80004baa:	58 0e       	cp.w	lr,0
80004bac:	c2 30       	breq	80004bf2 <_vfprintf_r+0x836>
80004bae:	10 36       	cp.w	r6,r8
80004bb0:	c0 94       	brge	80004bc2 <_vfprintf_r+0x806>
80004bb2:	fa cc f9 44 	sub	r12,sp,-1724
80004bb6:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004bba:	ec fb fd 8c 	ld.w	r11,r6[-628]
80004bbe:	50 7b       	stdsp	sp[0x1c],r11
80004bc0:	cd 9b       	rjmp	80004b72 <_vfprintf_r+0x7b6>
80004bc2:	fa c8 f9 50 	sub	r8,sp,-1712
80004bc6:	1a d8       	st.w	--sp,r8
80004bc8:	fa c8 fa b8 	sub	r8,sp,-1352
80004bcc:	04 9a       	mov	r10,r2
80004bce:	1a d8       	st.w	--sp,r8
80004bd0:	fa c8 fb b4 	sub	r8,sp,-1100
80004bd4:	0c 9b       	mov	r11,r6
80004bd6:	1a d8       	st.w	--sp,r8
80004bd8:	08 9c       	mov	r12,r4
80004bda:	fa c8 f9 40 	sub	r8,sp,-1728
80004bde:	fa c9 ff b4 	sub	r9,sp,-76
80004be2:	fe b0 fa 57 	rcall	80004090 <get_arg>
80004be6:	2f dd       	sub	sp,-12
80004be8:	78 1a       	ld.w	r10,r12[0x4]
80004bea:	50 7a       	stdsp	sp[0x1c],r10
80004bec:	78 0c       	ld.w	r12,r12[0x0]
80004bee:	50 5c       	stdsp	sp[0x14],r12
80004bf0:	c2 a8       	rjmp	80004c44 <_vfprintf_r+0x888>
80004bf2:	2f f7       	sub	r7,-1
80004bf4:	10 39       	cp.w	r9,r8
80004bf6:	c0 94       	brge	80004c08 <_vfprintf_r+0x84c>
80004bf8:	fa c9 f9 44 	sub	r9,sp,-1724
80004bfc:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004c00:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80004c04:	50 78       	stdsp	sp[0x1c],r8
80004c06:	cb 6b       	rjmp	80004b72 <_vfprintf_r+0x7b6>
80004c08:	41 09       	lddsp	r9,sp[0x40]
80004c0a:	59 f8       	cp.w	r8,31
80004c0c:	e0 89 00 15 	brgt	80004c36 <_vfprintf_r+0x87a>
80004c10:	f2 ca ff f8 	sub	r10,r9,-8
80004c14:	72 16       	ld.w	r6,r9[0x4]
80004c16:	72 09       	ld.w	r9,r9[0x0]
80004c18:	51 0a       	stdsp	sp[0x40],r10
80004c1a:	50 59       	stdsp	sp[0x14],r9
80004c1c:	fa ce f9 44 	sub	lr,sp,-1724
80004c20:	50 76       	stdsp	sp[0x1c],r6
80004c22:	fc 08 00 39 	add	r9,lr,r8<<0x3
80004c26:	40 5b       	lddsp	r11,sp[0x14]
80004c28:	0c 9a       	mov	r10,r6
80004c2a:	f2 eb fd 88 	st.d	r9[-632],r10
80004c2e:	2f f8       	sub	r8,-1
80004c30:	fb 48 06 b4 	st.w	sp[1716],r8
80004c34:	c0 88       	rjmp	80004c44 <_vfprintf_r+0x888>
80004c36:	72 1c       	ld.w	r12,r9[0x4]
80004c38:	50 7c       	stdsp	sp[0x1c],r12
80004c3a:	f2 c8 ff f8 	sub	r8,r9,-8
80004c3e:	51 08       	stdsp	sp[0x40],r8
80004c40:	72 09       	ld.w	r9,r9[0x0]
80004c42:	50 59       	stdsp	sp[0x14],r9
80004c44:	40 5b       	lddsp	r11,sp[0x14]
80004c46:	40 7a       	lddsp	r10,sp[0x1c]
80004c48:	e0 a0 1c d6 	rcall	800085f4 <__isinfd>
80004c4c:	18 96       	mov	r6,r12
80004c4e:	c1 70       	breq	80004c7c <_vfprintf_r+0x8c0>
80004c50:	30 08       	mov	r8,0
80004c52:	30 09       	mov	r9,0
80004c54:	40 5b       	lddsp	r11,sp[0x14]
80004c56:	40 7a       	lddsp	r10,sp[0x1c]
80004c58:	e0 a0 20 66 	rcall	80008d24 <__avr32_f64_cmp_lt>
80004c5c:	c0 40       	breq	80004c64 <_vfprintf_r+0x8a8>
80004c5e:	32 d8       	mov	r8,45
80004c60:	fb 68 06 bb 	st.b	sp[1723],r8
80004c64:	fe c8 ac 28 	sub	r8,pc,-21464
80004c68:	fe c6 ac 28 	sub	r6,pc,-21464
80004c6c:	a7 d5       	cbr	r5,0x7
80004c6e:	e0 40 00 47 	cp.w	r0,71
80004c72:	f0 06 17 a0 	movle	r6,r8
80004c76:	30 32       	mov	r2,3
80004c78:	e0 8f 06 ce 	bral	80005a14 <_vfprintf_r+0x1658>
80004c7c:	40 5b       	lddsp	r11,sp[0x14]
80004c7e:	40 7a       	lddsp	r10,sp[0x1c]
80004c80:	e0 a0 1c cf 	rcall	8000861e <__isnand>
80004c84:	c0 e0       	breq	80004ca0 <_vfprintf_r+0x8e4>
80004c86:	50 26       	stdsp	sp[0x8],r6
80004c88:	fe c8 ac 44 	sub	r8,pc,-21436
80004c8c:	fe c6 ac 44 	sub	r6,pc,-21436
80004c90:	a7 d5       	cbr	r5,0x7
80004c92:	e0 40 00 47 	cp.w	r0,71
80004c96:	f0 06 17 a0 	movle	r6,r8
80004c9a:	30 32       	mov	r2,3
80004c9c:	e0 8f 06 c2 	bral	80005a20 <_vfprintf_r+0x1664>
80004ca0:	40 2a       	lddsp	r10,sp[0x8]
80004ca2:	5b fa       	cp.w	r10,-1
80004ca4:	c0 41       	brne	80004cac <_vfprintf_r+0x8f0>
80004ca6:	30 69       	mov	r9,6
80004ca8:	50 29       	stdsp	sp[0x8],r9
80004caa:	c1 18       	rjmp	80004ccc <_vfprintf_r+0x910>
80004cac:	e0 40 00 47 	cp.w	r0,71
80004cb0:	5f 09       	sreq	r9
80004cb2:	e0 40 00 67 	cp.w	r0,103
80004cb6:	5f 08       	sreq	r8
80004cb8:	f3 e8 10 08 	or	r8,r9,r8
80004cbc:	f8 08 18 00 	cp.b	r8,r12
80004cc0:	c0 60       	breq	80004ccc <_vfprintf_r+0x910>
80004cc2:	40 28       	lddsp	r8,sp[0x8]
80004cc4:	58 08       	cp.w	r8,0
80004cc6:	f9 b8 00 01 	moveq	r8,1
80004cca:	50 28       	stdsp	sp[0x8],r8
80004ccc:	40 78       	lddsp	r8,sp[0x1c]
80004cce:	40 59       	lddsp	r9,sp[0x14]
80004cd0:	fa e9 06 94 	st.d	sp[1684],r8
80004cd4:	a9 a5       	sbr	r5,0x8
80004cd6:	fa f8 06 94 	ld.w	r8,sp[1684]
80004cda:	58 08       	cp.w	r8,0
80004cdc:	c0 65       	brlt	80004ce8 <_vfprintf_r+0x92c>
80004cde:	40 5e       	lddsp	lr,sp[0x14]
80004ce0:	30 0c       	mov	r12,0
80004ce2:	50 6e       	stdsp	sp[0x18],lr
80004ce4:	50 9c       	stdsp	sp[0x24],r12
80004ce6:	c0 78       	rjmp	80004cf4 <_vfprintf_r+0x938>
80004ce8:	40 5b       	lddsp	r11,sp[0x14]
80004cea:	32 da       	mov	r10,45
80004cec:	ee 1b 80 00 	eorh	r11,0x8000
80004cf0:	50 9a       	stdsp	sp[0x24],r10
80004cf2:	50 6b       	stdsp	sp[0x18],r11
80004cf4:	e0 40 00 46 	cp.w	r0,70
80004cf8:	5f 09       	sreq	r9
80004cfa:	e0 40 00 66 	cp.w	r0,102
80004cfe:	5f 08       	sreq	r8
80004d00:	f3 e8 10 08 	or	r8,r9,r8
80004d04:	50 48       	stdsp	sp[0x10],r8
80004d06:	c0 40       	breq	80004d0e <_vfprintf_r+0x952>
80004d08:	40 22       	lddsp	r2,sp[0x8]
80004d0a:	30 39       	mov	r9,3
80004d0c:	c1 08       	rjmp	80004d2c <_vfprintf_r+0x970>
80004d0e:	e0 40 00 45 	cp.w	r0,69
80004d12:	5f 09       	sreq	r9
80004d14:	e0 40 00 65 	cp.w	r0,101
80004d18:	5f 08       	sreq	r8
80004d1a:	40 22       	lddsp	r2,sp[0x8]
80004d1c:	10 49       	or	r9,r8
80004d1e:	2f f2       	sub	r2,-1
80004d20:	40 46       	lddsp	r6,sp[0x10]
80004d22:	ec 09 18 00 	cp.b	r9,r6
80004d26:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80004d2a:	30 29       	mov	r9,2
80004d2c:	fa c8 f9 5c 	sub	r8,sp,-1700
80004d30:	1a d8       	st.w	--sp,r8
80004d32:	fa c8 f9 54 	sub	r8,sp,-1708
80004d36:	1a d8       	st.w	--sp,r8
80004d38:	fa c8 f9 4c 	sub	r8,sp,-1716
80004d3c:	08 9c       	mov	r12,r4
80004d3e:	1a d8       	st.w	--sp,r8
80004d40:	04 98       	mov	r8,r2
80004d42:	40 9b       	lddsp	r11,sp[0x24]
80004d44:	40 aa       	lddsp	r10,sp[0x28]
80004d46:	e0 a0 0b c3 	rcall	800064cc <_dtoa_r>
80004d4a:	e0 40 00 47 	cp.w	r0,71
80004d4e:	5f 19       	srne	r9
80004d50:	e0 40 00 67 	cp.w	r0,103
80004d54:	5f 18       	srne	r8
80004d56:	18 96       	mov	r6,r12
80004d58:	2f dd       	sub	sp,-12
80004d5a:	f3 e8 00 08 	and	r8,r9,r8
80004d5e:	c0 41       	brne	80004d66 <_vfprintf_r+0x9aa>
80004d60:	ed b5 00 00 	bld	r5,0x0
80004d64:	c3 01       	brne	80004dc4 <_vfprintf_r+0xa08>
80004d66:	ec 02 00 0e 	add	lr,r6,r2
80004d6a:	50 3e       	stdsp	sp[0xc],lr
80004d6c:	40 4c       	lddsp	r12,sp[0x10]
80004d6e:	58 0c       	cp.w	r12,0
80004d70:	c1 50       	breq	80004d9a <_vfprintf_r+0x9de>
80004d72:	0d 89       	ld.ub	r9,r6[0x0]
80004d74:	33 08       	mov	r8,48
80004d76:	f0 09 18 00 	cp.b	r9,r8
80004d7a:	c0 b1       	brne	80004d90 <_vfprintf_r+0x9d4>
80004d7c:	30 08       	mov	r8,0
80004d7e:	30 09       	mov	r9,0
80004d80:	40 6b       	lddsp	r11,sp[0x18]
80004d82:	40 7a       	lddsp	r10,sp[0x1c]
80004d84:	e0 a0 1f 89 	rcall	80008c96 <__avr32_f64_cmp_eq>
80004d88:	fb b2 00 01 	rsubeq	r2,1
80004d8c:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80004d90:	40 3b       	lddsp	r11,sp[0xc]
80004d92:	fa f8 06 ac 	ld.w	r8,sp[1708]
80004d96:	10 0b       	add	r11,r8
80004d98:	50 3b       	stdsp	sp[0xc],r11
80004d9a:	40 6b       	lddsp	r11,sp[0x18]
80004d9c:	30 08       	mov	r8,0
80004d9e:	30 09       	mov	r9,0
80004da0:	40 7a       	lddsp	r10,sp[0x1c]
80004da2:	e0 a0 1f 7a 	rcall	80008c96 <__avr32_f64_cmp_eq>
80004da6:	c0 90       	breq	80004db8 <_vfprintf_r+0x9fc>
80004da8:	40 3a       	lddsp	r10,sp[0xc]
80004daa:	fb 4a 06 a4 	st.w	sp[1700],r10
80004dae:	c0 58       	rjmp	80004db8 <_vfprintf_r+0x9fc>
80004db0:	10 c9       	st.b	r8++,r9
80004db2:	fb 48 06 a4 	st.w	sp[1700],r8
80004db6:	c0 28       	rjmp	80004dba <_vfprintf_r+0x9fe>
80004db8:	33 09       	mov	r9,48
80004dba:	fa f8 06 a4 	ld.w	r8,sp[1700]
80004dbe:	40 3e       	lddsp	lr,sp[0xc]
80004dc0:	1c 38       	cp.w	r8,lr
80004dc2:	cf 73       	brcs	80004db0 <_vfprintf_r+0x9f4>
80004dc4:	e0 40 00 47 	cp.w	r0,71
80004dc8:	5f 09       	sreq	r9
80004dca:	e0 40 00 67 	cp.w	r0,103
80004dce:	5f 08       	sreq	r8
80004dd0:	f3 e8 10 08 	or	r8,r9,r8
80004dd4:	fa f9 06 a4 	ld.w	r9,sp[1700]
80004dd8:	0c 19       	sub	r9,r6
80004dda:	50 69       	stdsp	sp[0x18],r9
80004ddc:	58 08       	cp.w	r8,0
80004dde:	c0 b0       	breq	80004df4 <_vfprintf_r+0xa38>
80004de0:	fa f8 06 ac 	ld.w	r8,sp[1708]
80004de4:	5b d8       	cp.w	r8,-3
80004de6:	c0 55       	brlt	80004df0 <_vfprintf_r+0xa34>
80004de8:	40 2c       	lddsp	r12,sp[0x8]
80004dea:	18 38       	cp.w	r8,r12
80004dec:	e0 8a 00 6a 	brle	80004ec0 <_vfprintf_r+0xb04>
80004df0:	20 20       	sub	r0,2
80004df2:	c0 58       	rjmp	80004dfc <_vfprintf_r+0xa40>
80004df4:	e0 40 00 65 	cp.w	r0,101
80004df8:	e0 89 00 46 	brgt	80004e84 <_vfprintf_r+0xac8>
80004dfc:	fa fb 06 ac 	ld.w	r11,sp[1708]
80004e00:	fb 60 06 9c 	st.b	sp[1692],r0
80004e04:	20 1b       	sub	r11,1
80004e06:	fb 4b 06 ac 	st.w	sp[1708],r11
80004e0a:	c0 47       	brpl	80004e12 <_vfprintf_r+0xa56>
80004e0c:	5c 3b       	neg	r11
80004e0e:	32 d8       	mov	r8,45
80004e10:	c0 28       	rjmp	80004e14 <_vfprintf_r+0xa58>
80004e12:	32 b8       	mov	r8,43
80004e14:	fb 68 06 9d 	st.b	sp[1693],r8
80004e18:	58 9b       	cp.w	r11,9
80004e1a:	e0 8a 00 1d 	brle	80004e54 <_vfprintf_r+0xa98>
80004e1e:	fa c9 fa 35 	sub	r9,sp,-1483
80004e22:	30 aa       	mov	r10,10
80004e24:	12 98       	mov	r8,r9
80004e26:	0e 9c       	mov	r12,r7
80004e28:	0c 92       	mov	r2,r6
80004e2a:	f6 0a 0c 06 	divs	r6,r11,r10
80004e2e:	0e 9b       	mov	r11,r7
80004e30:	2d 0b       	sub	r11,-48
80004e32:	10 fb       	st.b	--r8,r11
80004e34:	0c 9b       	mov	r11,r6
80004e36:	58 96       	cp.w	r6,9
80004e38:	fe 99 ff f9 	brgt	80004e2a <_vfprintf_r+0xa6e>
80004e3c:	2d 0b       	sub	r11,-48
80004e3e:	18 97       	mov	r7,r12
80004e40:	04 96       	mov	r6,r2
80004e42:	10 fb       	st.b	--r8,r11
80004e44:	fa ca f9 62 	sub	r10,sp,-1694
80004e48:	c0 38       	rjmp	80004e4e <_vfprintf_r+0xa92>
80004e4a:	11 3b       	ld.ub	r11,r8++
80004e4c:	14 cb       	st.b	r10++,r11
80004e4e:	12 38       	cp.w	r8,r9
80004e50:	cf d3       	brcs	80004e4a <_vfprintf_r+0xa8e>
80004e52:	c0 98       	rjmp	80004e64 <_vfprintf_r+0xaa8>
80004e54:	2d 0b       	sub	r11,-48
80004e56:	33 08       	mov	r8,48
80004e58:	fb 6b 06 9f 	st.b	sp[1695],r11
80004e5c:	fb 68 06 9e 	st.b	sp[1694],r8
80004e60:	fa ca f9 60 	sub	r10,sp,-1696
80004e64:	fa c8 f9 64 	sub	r8,sp,-1692
80004e68:	f4 08 01 08 	sub	r8,r10,r8
80004e6c:	50 e8       	stdsp	sp[0x38],r8
80004e6e:	10 92       	mov	r2,r8
80004e70:	40 6b       	lddsp	r11,sp[0x18]
80004e72:	16 02       	add	r2,r11
80004e74:	58 1b       	cp.w	r11,1
80004e76:	e0 89 00 05 	brgt	80004e80 <_vfprintf_r+0xac4>
80004e7a:	ed b5 00 00 	bld	r5,0x0
80004e7e:	c3 51       	brne	80004ee8 <_vfprintf_r+0xb2c>
80004e80:	2f f2       	sub	r2,-1
80004e82:	c3 38       	rjmp	80004ee8 <_vfprintf_r+0xb2c>
80004e84:	e0 40 00 66 	cp.w	r0,102
80004e88:	c1 c1       	brne	80004ec0 <_vfprintf_r+0xb04>
80004e8a:	fa f2 06 ac 	ld.w	r2,sp[1708]
80004e8e:	58 02       	cp.w	r2,0
80004e90:	e0 8a 00 0c 	brle	80004ea8 <_vfprintf_r+0xaec>
80004e94:	40 2a       	lddsp	r10,sp[0x8]
80004e96:	58 0a       	cp.w	r10,0
80004e98:	c0 41       	brne	80004ea0 <_vfprintf_r+0xae4>
80004e9a:	ed b5 00 00 	bld	r5,0x0
80004e9e:	c2 51       	brne	80004ee8 <_vfprintf_r+0xb2c>
80004ea0:	2f f2       	sub	r2,-1
80004ea2:	40 29       	lddsp	r9,sp[0x8]
80004ea4:	12 02       	add	r2,r9
80004ea6:	c0 b8       	rjmp	80004ebc <_vfprintf_r+0xb00>
80004ea8:	40 28       	lddsp	r8,sp[0x8]
80004eaa:	58 08       	cp.w	r8,0
80004eac:	c0 61       	brne	80004eb8 <_vfprintf_r+0xafc>
80004eae:	ed b5 00 00 	bld	r5,0x0
80004eb2:	c0 30       	breq	80004eb8 <_vfprintf_r+0xafc>
80004eb4:	30 12       	mov	r2,1
80004eb6:	c1 98       	rjmp	80004ee8 <_vfprintf_r+0xb2c>
80004eb8:	40 22       	lddsp	r2,sp[0x8]
80004eba:	2f e2       	sub	r2,-2
80004ebc:	36 60       	mov	r0,102
80004ebe:	c1 58       	rjmp	80004ee8 <_vfprintf_r+0xb2c>
80004ec0:	fa f2 06 ac 	ld.w	r2,sp[1708]
80004ec4:	40 6e       	lddsp	lr,sp[0x18]
80004ec6:	1c 32       	cp.w	r2,lr
80004ec8:	c0 65       	brlt	80004ed4 <_vfprintf_r+0xb18>
80004eca:	ed b5 00 00 	bld	r5,0x0
80004ece:	f7 b2 00 ff 	subeq	r2,-1
80004ed2:	c0 a8       	rjmp	80004ee6 <_vfprintf_r+0xb2a>
80004ed4:	e4 08 11 02 	rsub	r8,r2,2
80004ed8:	40 6c       	lddsp	r12,sp[0x18]
80004eda:	58 02       	cp.w	r2,0
80004edc:	f0 02 17 a0 	movle	r2,r8
80004ee0:	f9 b2 09 01 	movgt	r2,1
80004ee4:	18 02       	add	r2,r12
80004ee6:	36 70       	mov	r0,103
80004ee8:	40 9b       	lddsp	r11,sp[0x24]
80004eea:	58 0b       	cp.w	r11,0
80004eec:	e0 80 05 94 	breq	80005a14 <_vfprintf_r+0x1658>
80004ef0:	32 d8       	mov	r8,45
80004ef2:	fb 68 06 bb 	st.b	sp[1723],r8
80004ef6:	e0 8f 05 93 	bral	80005a1c <_vfprintf_r+0x1660>
80004efa:	50 a7       	stdsp	sp[0x28],r7
80004efc:	04 94       	mov	r4,r2
80004efe:	0c 97       	mov	r7,r6
80004f00:	02 92       	mov	r2,r1
80004f02:	06 96       	mov	r6,r3
80004f04:	40 41       	lddsp	r1,sp[0x10]
80004f06:	40 93       	lddsp	r3,sp[0x24]
80004f08:	0e 99       	mov	r9,r7
80004f0a:	ed b5 00 05 	bld	r5,0x5
80004f0e:	c4 81       	brne	80004f9e <_vfprintf_r+0xbe2>
80004f10:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004f14:	40 3e       	lddsp	lr,sp[0xc]
80004f16:	58 0e       	cp.w	lr,0
80004f18:	c1 d0       	breq	80004f52 <_vfprintf_r+0xb96>
80004f1a:	10 36       	cp.w	r6,r8
80004f1c:	c0 64       	brge	80004f28 <_vfprintf_r+0xb6c>
80004f1e:	fa cc f9 44 	sub	r12,sp,-1724
80004f22:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004f26:	c1 d8       	rjmp	80004f60 <_vfprintf_r+0xba4>
80004f28:	fa c8 f9 50 	sub	r8,sp,-1712
80004f2c:	1a d8       	st.w	--sp,r8
80004f2e:	fa c8 fa b8 	sub	r8,sp,-1352
80004f32:	04 9a       	mov	r10,r2
80004f34:	1a d8       	st.w	--sp,r8
80004f36:	fa c8 fb b4 	sub	r8,sp,-1100
80004f3a:	0c 9b       	mov	r11,r6
80004f3c:	1a d8       	st.w	--sp,r8
80004f3e:	08 9c       	mov	r12,r4
80004f40:	fa c8 f9 40 	sub	r8,sp,-1728
80004f44:	fa c9 ff b4 	sub	r9,sp,-76
80004f48:	fe b0 f8 a4 	rcall	80004090 <get_arg>
80004f4c:	2f dd       	sub	sp,-12
80004f4e:	78 0a       	ld.w	r10,r12[0x0]
80004f50:	c2 08       	rjmp	80004f90 <_vfprintf_r+0xbd4>
80004f52:	2f f7       	sub	r7,-1
80004f54:	10 39       	cp.w	r9,r8
80004f56:	c0 84       	brge	80004f66 <_vfprintf_r+0xbaa>
80004f58:	fa cb f9 44 	sub	r11,sp,-1724
80004f5c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004f60:	ec fa fd 88 	ld.w	r10,r6[-632]
80004f64:	c1 68       	rjmp	80004f90 <_vfprintf_r+0xbd4>
80004f66:	41 09       	lddsp	r9,sp[0x40]
80004f68:	59 f8       	cp.w	r8,31
80004f6a:	e0 89 00 10 	brgt	80004f8a <_vfprintf_r+0xbce>
80004f6e:	f2 ca ff fc 	sub	r10,r9,-4
80004f72:	51 0a       	stdsp	sp[0x40],r10
80004f74:	fa c6 f9 44 	sub	r6,sp,-1724
80004f78:	72 0a       	ld.w	r10,r9[0x0]
80004f7a:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004f7e:	f3 4a fd 88 	st.w	r9[-632],r10
80004f82:	2f f8       	sub	r8,-1
80004f84:	fb 48 06 b4 	st.w	sp[1716],r8
80004f88:	c0 48       	rjmp	80004f90 <_vfprintf_r+0xbd4>
80004f8a:	72 0a       	ld.w	r10,r9[0x0]
80004f8c:	2f c9       	sub	r9,-4
80004f8e:	51 09       	stdsp	sp[0x40],r9
80004f90:	40 be       	lddsp	lr,sp[0x2c]
80004f92:	1c 98       	mov	r8,lr
80004f94:	95 1e       	st.w	r10[0x4],lr
80004f96:	bf 58       	asr	r8,0x1f
80004f98:	95 08       	st.w	r10[0x0],r8
80004f9a:	fe 9f fa 9f 	bral	800044d8 <_vfprintf_r+0x11c>
80004f9e:	ed b5 00 04 	bld	r5,0x4
80004fa2:	c4 80       	breq	80005032 <_vfprintf_r+0xc76>
80004fa4:	e2 15 00 40 	andl	r5,0x40,COH
80004fa8:	c4 50       	breq	80005032 <_vfprintf_r+0xc76>
80004faa:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004fae:	40 3c       	lddsp	r12,sp[0xc]
80004fb0:	58 0c       	cp.w	r12,0
80004fb2:	c1 d0       	breq	80004fec <_vfprintf_r+0xc30>
80004fb4:	10 36       	cp.w	r6,r8
80004fb6:	c0 64       	brge	80004fc2 <_vfprintf_r+0xc06>
80004fb8:	fa cb f9 44 	sub	r11,sp,-1724
80004fbc:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004fc0:	c1 d8       	rjmp	80004ffa <_vfprintf_r+0xc3e>
80004fc2:	fa c8 f9 50 	sub	r8,sp,-1712
80004fc6:	1a d8       	st.w	--sp,r8
80004fc8:	fa c8 fa b8 	sub	r8,sp,-1352
80004fcc:	04 9a       	mov	r10,r2
80004fce:	1a d8       	st.w	--sp,r8
80004fd0:	fa c8 fb b4 	sub	r8,sp,-1100
80004fd4:	0c 9b       	mov	r11,r6
80004fd6:	1a d8       	st.w	--sp,r8
80004fd8:	08 9c       	mov	r12,r4
80004fda:	fa c8 f9 40 	sub	r8,sp,-1728
80004fde:	fa c9 ff b4 	sub	r9,sp,-76
80004fe2:	fe b0 f8 57 	rcall	80004090 <get_arg>
80004fe6:	2f dd       	sub	sp,-12
80004fe8:	78 0a       	ld.w	r10,r12[0x0]
80004fea:	c2 08       	rjmp	8000502a <_vfprintf_r+0xc6e>
80004fec:	2f f7       	sub	r7,-1
80004fee:	10 39       	cp.w	r9,r8
80004ff0:	c0 84       	brge	80005000 <_vfprintf_r+0xc44>
80004ff2:	fa ca f9 44 	sub	r10,sp,-1724
80004ff6:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004ffa:	ec fa fd 88 	ld.w	r10,r6[-632]
80004ffe:	c1 68       	rjmp	8000502a <_vfprintf_r+0xc6e>
80005000:	41 09       	lddsp	r9,sp[0x40]
80005002:	59 f8       	cp.w	r8,31
80005004:	e0 89 00 10 	brgt	80005024 <_vfprintf_r+0xc68>
80005008:	f2 ca ff fc 	sub	r10,r9,-4
8000500c:	51 0a       	stdsp	sp[0x40],r10
8000500e:	fa c6 f9 44 	sub	r6,sp,-1724
80005012:	72 0a       	ld.w	r10,r9[0x0]
80005014:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005018:	f3 4a fd 88 	st.w	r9[-632],r10
8000501c:	2f f8       	sub	r8,-1
8000501e:	fb 48 06 b4 	st.w	sp[1716],r8
80005022:	c0 48       	rjmp	8000502a <_vfprintf_r+0xc6e>
80005024:	72 0a       	ld.w	r10,r9[0x0]
80005026:	2f c9       	sub	r9,-4
80005028:	51 09       	stdsp	sp[0x40],r9
8000502a:	40 be       	lddsp	lr,sp[0x2c]
8000502c:	b4 0e       	st.h	r10[0x0],lr
8000502e:	fe 9f fa 55 	bral	800044d8 <_vfprintf_r+0x11c>
80005032:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005036:	40 3c       	lddsp	r12,sp[0xc]
80005038:	58 0c       	cp.w	r12,0
8000503a:	c1 d0       	breq	80005074 <_vfprintf_r+0xcb8>
8000503c:	10 36       	cp.w	r6,r8
8000503e:	c0 64       	brge	8000504a <_vfprintf_r+0xc8e>
80005040:	fa cb f9 44 	sub	r11,sp,-1724
80005044:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005048:	c1 d8       	rjmp	80005082 <_vfprintf_r+0xcc6>
8000504a:	fa c8 f9 50 	sub	r8,sp,-1712
8000504e:	1a d8       	st.w	--sp,r8
80005050:	fa c8 fa b8 	sub	r8,sp,-1352
80005054:	04 9a       	mov	r10,r2
80005056:	1a d8       	st.w	--sp,r8
80005058:	fa c8 fb b4 	sub	r8,sp,-1100
8000505c:	0c 9b       	mov	r11,r6
8000505e:	1a d8       	st.w	--sp,r8
80005060:	08 9c       	mov	r12,r4
80005062:	fa c8 f9 40 	sub	r8,sp,-1728
80005066:	fa c9 ff b4 	sub	r9,sp,-76
8000506a:	fe b0 f8 13 	rcall	80004090 <get_arg>
8000506e:	2f dd       	sub	sp,-12
80005070:	78 0a       	ld.w	r10,r12[0x0]
80005072:	c2 08       	rjmp	800050b2 <_vfprintf_r+0xcf6>
80005074:	2f f7       	sub	r7,-1
80005076:	10 39       	cp.w	r9,r8
80005078:	c0 84       	brge	80005088 <_vfprintf_r+0xccc>
8000507a:	fa ca f9 44 	sub	r10,sp,-1724
8000507e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005082:	ec fa fd 88 	ld.w	r10,r6[-632]
80005086:	c1 68       	rjmp	800050b2 <_vfprintf_r+0xcf6>
80005088:	41 09       	lddsp	r9,sp[0x40]
8000508a:	59 f8       	cp.w	r8,31
8000508c:	e0 89 00 10 	brgt	800050ac <_vfprintf_r+0xcf0>
80005090:	f2 ca ff fc 	sub	r10,r9,-4
80005094:	51 0a       	stdsp	sp[0x40],r10
80005096:	fa c6 f9 44 	sub	r6,sp,-1724
8000509a:	72 0a       	ld.w	r10,r9[0x0]
8000509c:	ec 08 00 39 	add	r9,r6,r8<<0x3
800050a0:	f3 4a fd 88 	st.w	r9[-632],r10
800050a4:	2f f8       	sub	r8,-1
800050a6:	fb 48 06 b4 	st.w	sp[1716],r8
800050aa:	c0 48       	rjmp	800050b2 <_vfprintf_r+0xcf6>
800050ac:	72 0a       	ld.w	r10,r9[0x0]
800050ae:	2f c9       	sub	r9,-4
800050b0:	51 09       	stdsp	sp[0x40],r9
800050b2:	40 be       	lddsp	lr,sp[0x2c]
800050b4:	95 0e       	st.w	r10[0x0],lr
800050b6:	fe 9f fa 11 	bral	800044d8 <_vfprintf_r+0x11c>
800050ba:	50 a7       	stdsp	sp[0x28],r7
800050bc:	50 80       	stdsp	sp[0x20],r0
800050be:	0c 97       	mov	r7,r6
800050c0:	04 94       	mov	r4,r2
800050c2:	06 96       	mov	r6,r3
800050c4:	02 92       	mov	r2,r1
800050c6:	40 93       	lddsp	r3,sp[0x24]
800050c8:	10 90       	mov	r0,r8
800050ca:	40 41       	lddsp	r1,sp[0x10]
800050cc:	a5 a5       	sbr	r5,0x4
800050ce:	c0 a8       	rjmp	800050e2 <_vfprintf_r+0xd26>
800050d0:	50 a7       	stdsp	sp[0x28],r7
800050d2:	50 80       	stdsp	sp[0x20],r0
800050d4:	0c 97       	mov	r7,r6
800050d6:	04 94       	mov	r4,r2
800050d8:	06 96       	mov	r6,r3
800050da:	02 92       	mov	r2,r1
800050dc:	40 93       	lddsp	r3,sp[0x24]
800050de:	10 90       	mov	r0,r8
800050e0:	40 41       	lddsp	r1,sp[0x10]
800050e2:	ed b5 00 05 	bld	r5,0x5
800050e6:	c5 d1       	brne	800051a0 <_vfprintf_r+0xde4>
800050e8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800050ec:	40 3c       	lddsp	r12,sp[0xc]
800050ee:	58 0c       	cp.w	r12,0
800050f0:	c2 60       	breq	8000513c <_vfprintf_r+0xd80>
800050f2:	10 36       	cp.w	r6,r8
800050f4:	c0 a4       	brge	80005108 <_vfprintf_r+0xd4c>
800050f6:	fa cb f9 44 	sub	r11,sp,-1724
800050fa:	f6 06 00 36 	add	r6,r11,r6<<0x3
800050fe:	ec e8 fd 88 	ld.d	r8,r6[-632]
80005102:	fa e9 00 00 	st.d	sp[0],r8
80005106:	c1 88       	rjmp	80005136 <_vfprintf_r+0xd7a>
80005108:	fa c8 f9 50 	sub	r8,sp,-1712
8000510c:	1a d8       	st.w	--sp,r8
8000510e:	fa c8 fa b8 	sub	r8,sp,-1352
80005112:	04 9a       	mov	r10,r2
80005114:	1a d8       	st.w	--sp,r8
80005116:	0c 9b       	mov	r11,r6
80005118:	fa c8 fb b4 	sub	r8,sp,-1100
8000511c:	08 9c       	mov	r12,r4
8000511e:	1a d8       	st.w	--sp,r8
80005120:	fa c8 f9 40 	sub	r8,sp,-1728
80005124:	fa c9 ff b4 	sub	r9,sp,-76
80005128:	fe b0 f7 b4 	rcall	80004090 <get_arg>
8000512c:	2f dd       	sub	sp,-12
8000512e:	f8 ea 00 00 	ld.d	r10,r12[0]
80005132:	fa eb 00 00 	st.d	sp[0],r10
80005136:	30 08       	mov	r8,0
80005138:	e0 8f 03 de 	bral	800058f4 <_vfprintf_r+0x1538>
8000513c:	ee ca ff ff 	sub	r10,r7,-1
80005140:	10 37       	cp.w	r7,r8
80005142:	c0 b4       	brge	80005158 <_vfprintf_r+0xd9c>
80005144:	fa c9 f9 44 	sub	r9,sp,-1724
80005148:	14 97       	mov	r7,r10
8000514a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000514e:	ec ea fd 88 	ld.d	r10,r6[-632]
80005152:	fa eb 00 00 	st.d	sp[0],r10
80005156:	c1 88       	rjmp	80005186 <_vfprintf_r+0xdca>
80005158:	41 09       	lddsp	r9,sp[0x40]
8000515a:	59 f8       	cp.w	r8,31
8000515c:	e0 89 00 18 	brgt	8000518c <_vfprintf_r+0xdd0>
80005160:	f2 e6 00 00 	ld.d	r6,r9[0]
80005164:	f2 cb ff f8 	sub	r11,r9,-8
80005168:	fa e7 00 00 	st.d	sp[0],r6
8000516c:	51 0b       	stdsp	sp[0x40],r11
8000516e:	fa c6 f9 44 	sub	r6,sp,-1724
80005172:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005176:	fa e6 00 00 	ld.d	r6,sp[0]
8000517a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000517e:	2f f8       	sub	r8,-1
80005180:	14 97       	mov	r7,r10
80005182:	fb 48 06 b4 	st.w	sp[1716],r8
80005186:	40 38       	lddsp	r8,sp[0xc]
80005188:	e0 8f 03 b6 	bral	800058f4 <_vfprintf_r+0x1538>
8000518c:	f2 e6 00 00 	ld.d	r6,r9[0]
80005190:	40 38       	lddsp	r8,sp[0xc]
80005192:	fa e7 00 00 	st.d	sp[0],r6
80005196:	2f 89       	sub	r9,-8
80005198:	14 97       	mov	r7,r10
8000519a:	51 09       	stdsp	sp[0x40],r9
8000519c:	e0 8f 03 ac 	bral	800058f4 <_vfprintf_r+0x1538>
800051a0:	ed b5 00 04 	bld	r5,0x4
800051a4:	c1 61       	brne	800051d0 <_vfprintf_r+0xe14>
800051a6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800051aa:	40 3e       	lddsp	lr,sp[0xc]
800051ac:	58 0e       	cp.w	lr,0
800051ae:	c0 80       	breq	800051be <_vfprintf_r+0xe02>
800051b0:	10 36       	cp.w	r6,r8
800051b2:	c6 74       	brge	80005280 <_vfprintf_r+0xec4>
800051b4:	fa cc f9 44 	sub	r12,sp,-1724
800051b8:	f8 06 00 36 	add	r6,r12,r6<<0x3
800051bc:	c8 08       	rjmp	800052bc <_vfprintf_r+0xf00>
800051be:	ee ca ff ff 	sub	r10,r7,-1
800051c2:	10 37       	cp.w	r7,r8
800051c4:	c7 f4       	brge	800052c2 <_vfprintf_r+0xf06>
800051c6:	fa cb f9 44 	sub	r11,sp,-1724
800051ca:	f6 06 00 36 	add	r6,r11,r6<<0x3
800051ce:	c7 68       	rjmp	800052ba <_vfprintf_r+0xefe>
800051d0:	ed b5 00 06 	bld	r5,0x6
800051d4:	c4 a1       	brne	80005268 <_vfprintf_r+0xeac>
800051d6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800051da:	40 3c       	lddsp	r12,sp[0xc]
800051dc:	58 0c       	cp.w	r12,0
800051de:	c1 d0       	breq	80005218 <_vfprintf_r+0xe5c>
800051e0:	10 36       	cp.w	r6,r8
800051e2:	c0 64       	brge	800051ee <_vfprintf_r+0xe32>
800051e4:	fa cb f9 44 	sub	r11,sp,-1724
800051e8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800051ec:	c1 f8       	rjmp	8000522a <_vfprintf_r+0xe6e>
800051ee:	fa c8 f9 50 	sub	r8,sp,-1712
800051f2:	1a d8       	st.w	--sp,r8
800051f4:	fa c8 fa b8 	sub	r8,sp,-1352
800051f8:	1a d8       	st.w	--sp,r8
800051fa:	fa c8 fb b4 	sub	r8,sp,-1100
800051fe:	1a d8       	st.w	--sp,r8
80005200:	fa c8 f9 40 	sub	r8,sp,-1728
80005204:	fa c9 ff b4 	sub	r9,sp,-76
80005208:	04 9a       	mov	r10,r2
8000520a:	0c 9b       	mov	r11,r6
8000520c:	08 9c       	mov	r12,r4
8000520e:	fe b0 f7 41 	rcall	80004090 <get_arg>
80005212:	2f dd       	sub	sp,-12
80005214:	98 18       	ld.sh	r8,r12[0x2]
80005216:	c2 68       	rjmp	80005262 <_vfprintf_r+0xea6>
80005218:	ee ca ff ff 	sub	r10,r7,-1
8000521c:	10 37       	cp.w	r7,r8
8000521e:	c0 94       	brge	80005230 <_vfprintf_r+0xe74>
80005220:	fa c9 f9 44 	sub	r9,sp,-1724
80005224:	14 97       	mov	r7,r10
80005226:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000522a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000522e:	c1 a8       	rjmp	80005262 <_vfprintf_r+0xea6>
80005230:	41 09       	lddsp	r9,sp[0x40]
80005232:	59 f8       	cp.w	r8,31
80005234:	e0 89 00 13 	brgt	8000525a <_vfprintf_r+0xe9e>
80005238:	f2 cb ff fc 	sub	r11,r9,-4
8000523c:	51 0b       	stdsp	sp[0x40],r11
8000523e:	72 09       	ld.w	r9,r9[0x0]
80005240:	fa c6 f9 44 	sub	r6,sp,-1724
80005244:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005248:	2f f8       	sub	r8,-1
8000524a:	f7 49 fd 88 	st.w	r11[-632],r9
8000524e:	fb 48 06 b4 	st.w	sp[1716],r8
80005252:	14 97       	mov	r7,r10
80005254:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005258:	c0 58       	rjmp	80005262 <_vfprintf_r+0xea6>
8000525a:	92 18       	ld.sh	r8,r9[0x2]
8000525c:	14 97       	mov	r7,r10
8000525e:	2f c9       	sub	r9,-4
80005260:	51 09       	stdsp	sp[0x40],r9
80005262:	5c 78       	castu.h	r8
80005264:	50 18       	stdsp	sp[0x4],r8
80005266:	c4 68       	rjmp	800052f2 <_vfprintf_r+0xf36>
80005268:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000526c:	40 3c       	lddsp	r12,sp[0xc]
8000526e:	58 0c       	cp.w	r12,0
80005270:	c1 d0       	breq	800052aa <_vfprintf_r+0xeee>
80005272:	10 36       	cp.w	r6,r8
80005274:	c0 64       	brge	80005280 <_vfprintf_r+0xec4>
80005276:	fa cb f9 44 	sub	r11,sp,-1724
8000527a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000527e:	c1 f8       	rjmp	800052bc <_vfprintf_r+0xf00>
80005280:	fa c8 f9 50 	sub	r8,sp,-1712
80005284:	1a d8       	st.w	--sp,r8
80005286:	fa c8 fa b8 	sub	r8,sp,-1352
8000528a:	0c 9b       	mov	r11,r6
8000528c:	1a d8       	st.w	--sp,r8
8000528e:	fa c8 fb b4 	sub	r8,sp,-1100
80005292:	04 9a       	mov	r10,r2
80005294:	1a d8       	st.w	--sp,r8
80005296:	08 9c       	mov	r12,r4
80005298:	fa c8 f9 40 	sub	r8,sp,-1728
8000529c:	fa c9 ff b4 	sub	r9,sp,-76
800052a0:	fe b0 f6 f8 	rcall	80004090 <get_arg>
800052a4:	2f dd       	sub	sp,-12
800052a6:	78 0b       	ld.w	r11,r12[0x0]
800052a8:	c2 48       	rjmp	800052f0 <_vfprintf_r+0xf34>
800052aa:	ee ca ff ff 	sub	r10,r7,-1
800052ae:	10 37       	cp.w	r7,r8
800052b0:	c0 94       	brge	800052c2 <_vfprintf_r+0xf06>
800052b2:	fa c9 f9 44 	sub	r9,sp,-1724
800052b6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800052ba:	14 97       	mov	r7,r10
800052bc:	ec fb fd 88 	ld.w	r11,r6[-632]
800052c0:	c1 88       	rjmp	800052f0 <_vfprintf_r+0xf34>
800052c2:	41 09       	lddsp	r9,sp[0x40]
800052c4:	59 f8       	cp.w	r8,31
800052c6:	e0 89 00 11 	brgt	800052e8 <_vfprintf_r+0xf2c>
800052ca:	f2 cb ff fc 	sub	r11,r9,-4
800052ce:	51 0b       	stdsp	sp[0x40],r11
800052d0:	fa c6 f9 44 	sub	r6,sp,-1724
800052d4:	72 0b       	ld.w	r11,r9[0x0]
800052d6:	ec 08 00 39 	add	r9,r6,r8<<0x3
800052da:	f3 4b fd 88 	st.w	r9[-632],r11
800052de:	2f f8       	sub	r8,-1
800052e0:	14 97       	mov	r7,r10
800052e2:	fb 48 06 b4 	st.w	sp[1716],r8
800052e6:	c0 58       	rjmp	800052f0 <_vfprintf_r+0xf34>
800052e8:	72 0b       	ld.w	r11,r9[0x0]
800052ea:	14 97       	mov	r7,r10
800052ec:	2f c9       	sub	r9,-4
800052ee:	51 09       	stdsp	sp[0x40],r9
800052f0:	50 1b       	stdsp	sp[0x4],r11
800052f2:	30 0e       	mov	lr,0
800052f4:	50 0e       	stdsp	sp[0x0],lr
800052f6:	1c 98       	mov	r8,lr
800052f8:	e0 8f 02 fe 	bral	800058f4 <_vfprintf_r+0x1538>
800052fc:	50 a7       	stdsp	sp[0x28],r7
800052fe:	50 80       	stdsp	sp[0x20],r0
80005300:	0c 97       	mov	r7,r6
80005302:	04 94       	mov	r4,r2
80005304:	06 96       	mov	r6,r3
80005306:	02 92       	mov	r2,r1
80005308:	40 93       	lddsp	r3,sp[0x24]
8000530a:	40 41       	lddsp	r1,sp[0x10]
8000530c:	0e 99       	mov	r9,r7
8000530e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005312:	40 3c       	lddsp	r12,sp[0xc]
80005314:	58 0c       	cp.w	r12,0
80005316:	c1 d0       	breq	80005350 <_vfprintf_r+0xf94>
80005318:	10 36       	cp.w	r6,r8
8000531a:	c0 64       	brge	80005326 <_vfprintf_r+0xf6a>
8000531c:	fa cb f9 44 	sub	r11,sp,-1724
80005320:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005324:	c1 d8       	rjmp	8000535e <_vfprintf_r+0xfa2>
80005326:	fa c8 f9 50 	sub	r8,sp,-1712
8000532a:	1a d8       	st.w	--sp,r8
8000532c:	fa c8 fa b8 	sub	r8,sp,-1352
80005330:	1a d8       	st.w	--sp,r8
80005332:	fa c8 fb b4 	sub	r8,sp,-1100
80005336:	1a d8       	st.w	--sp,r8
80005338:	fa c9 ff b4 	sub	r9,sp,-76
8000533c:	fa c8 f9 40 	sub	r8,sp,-1728
80005340:	04 9a       	mov	r10,r2
80005342:	0c 9b       	mov	r11,r6
80005344:	08 9c       	mov	r12,r4
80005346:	fe b0 f6 a5 	rcall	80004090 <get_arg>
8000534a:	2f dd       	sub	sp,-12
8000534c:	78 09       	ld.w	r9,r12[0x0]
8000534e:	c2 18       	rjmp	80005390 <_vfprintf_r+0xfd4>
80005350:	2f f7       	sub	r7,-1
80005352:	10 39       	cp.w	r9,r8
80005354:	c0 84       	brge	80005364 <_vfprintf_r+0xfa8>
80005356:	fa ca f9 44 	sub	r10,sp,-1724
8000535a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000535e:	ec f9 fd 88 	ld.w	r9,r6[-632]
80005362:	c1 78       	rjmp	80005390 <_vfprintf_r+0xfd4>
80005364:	41 09       	lddsp	r9,sp[0x40]
80005366:	59 f8       	cp.w	r8,31
80005368:	e0 89 00 10 	brgt	80005388 <_vfprintf_r+0xfcc>
8000536c:	f2 ca ff fc 	sub	r10,r9,-4
80005370:	51 0a       	stdsp	sp[0x40],r10
80005372:	fa c6 f9 44 	sub	r6,sp,-1724
80005376:	72 09       	ld.w	r9,r9[0x0]
80005378:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000537c:	f5 49 fd 88 	st.w	r10[-632],r9
80005380:	2f f8       	sub	r8,-1
80005382:	fb 48 06 b4 	st.w	sp[1716],r8
80005386:	c0 58       	rjmp	80005390 <_vfprintf_r+0xfd4>
80005388:	f2 c8 ff fc 	sub	r8,r9,-4
8000538c:	51 08       	stdsp	sp[0x40],r8
8000538e:	72 09       	ld.w	r9,r9[0x0]
80005390:	33 08       	mov	r8,48
80005392:	fb 68 06 b8 	st.b	sp[1720],r8
80005396:	37 88       	mov	r8,120
80005398:	30 0e       	mov	lr,0
8000539a:	fb 68 06 b9 	st.b	sp[1721],r8
8000539e:	fe cc b3 52 	sub	r12,pc,-19630
800053a2:	50 19       	stdsp	sp[0x4],r9
800053a4:	a1 b5       	sbr	r5,0x1
800053a6:	50 0e       	stdsp	sp[0x0],lr
800053a8:	50 dc       	stdsp	sp[0x34],r12
800053aa:	30 28       	mov	r8,2
800053ac:	37 80       	mov	r0,120
800053ae:	e0 8f 02 a3 	bral	800058f4 <_vfprintf_r+0x1538>
800053b2:	50 a7       	stdsp	sp[0x28],r7
800053b4:	50 80       	stdsp	sp[0x20],r0
800053b6:	10 90       	mov	r0,r8
800053b8:	30 08       	mov	r8,0
800053ba:	fb 68 06 bb 	st.b	sp[1723],r8
800053be:	0c 97       	mov	r7,r6
800053c0:	04 94       	mov	r4,r2
800053c2:	06 96       	mov	r6,r3
800053c4:	02 92       	mov	r2,r1
800053c6:	40 93       	lddsp	r3,sp[0x24]
800053c8:	40 41       	lddsp	r1,sp[0x10]
800053ca:	0e 99       	mov	r9,r7
800053cc:	fa f8 06 b4 	ld.w	r8,sp[1716]
800053d0:	40 3b       	lddsp	r11,sp[0xc]
800053d2:	58 0b       	cp.w	r11,0
800053d4:	c1 d0       	breq	8000540e <_vfprintf_r+0x1052>
800053d6:	10 36       	cp.w	r6,r8
800053d8:	c0 64       	brge	800053e4 <_vfprintf_r+0x1028>
800053da:	fa ca f9 44 	sub	r10,sp,-1724
800053de:	f4 06 00 36 	add	r6,r10,r6<<0x3
800053e2:	c1 d8       	rjmp	8000541c <_vfprintf_r+0x1060>
800053e4:	fa c8 f9 50 	sub	r8,sp,-1712
800053e8:	1a d8       	st.w	--sp,r8
800053ea:	fa c8 fa b8 	sub	r8,sp,-1352
800053ee:	1a d8       	st.w	--sp,r8
800053f0:	fa c8 fb b4 	sub	r8,sp,-1100
800053f4:	0c 9b       	mov	r11,r6
800053f6:	1a d8       	st.w	--sp,r8
800053f8:	04 9a       	mov	r10,r2
800053fa:	fa c8 f9 40 	sub	r8,sp,-1728
800053fe:	fa c9 ff b4 	sub	r9,sp,-76
80005402:	08 9c       	mov	r12,r4
80005404:	fe b0 f6 46 	rcall	80004090 <get_arg>
80005408:	2f dd       	sub	sp,-12
8000540a:	78 06       	ld.w	r6,r12[0x0]
8000540c:	c2 08       	rjmp	8000544c <_vfprintf_r+0x1090>
8000540e:	2f f7       	sub	r7,-1
80005410:	10 39       	cp.w	r9,r8
80005412:	c0 84       	brge	80005422 <_vfprintf_r+0x1066>
80005414:	fa c9 f9 44 	sub	r9,sp,-1724
80005418:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000541c:	ec f6 fd 88 	ld.w	r6,r6[-632]
80005420:	c1 68       	rjmp	8000544c <_vfprintf_r+0x1090>
80005422:	41 09       	lddsp	r9,sp[0x40]
80005424:	59 f8       	cp.w	r8,31
80005426:	e0 89 00 10 	brgt	80005446 <_vfprintf_r+0x108a>
8000542a:	f2 ca ff fc 	sub	r10,r9,-4
8000542e:	51 0a       	stdsp	sp[0x40],r10
80005430:	72 06       	ld.w	r6,r9[0x0]
80005432:	fa ce f9 44 	sub	lr,sp,-1724
80005436:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000543a:	f3 46 fd 88 	st.w	r9[-632],r6
8000543e:	2f f8       	sub	r8,-1
80005440:	fb 48 06 b4 	st.w	sp[1716],r8
80005444:	c0 48       	rjmp	8000544c <_vfprintf_r+0x1090>
80005446:	72 06       	ld.w	r6,r9[0x0]
80005448:	2f c9       	sub	r9,-4
8000544a:	51 09       	stdsp	sp[0x40],r9
8000544c:	40 2c       	lddsp	r12,sp[0x8]
8000544e:	58 0c       	cp.w	r12,0
80005450:	c1 05       	brlt	80005470 <_vfprintf_r+0x10b4>
80005452:	18 9a       	mov	r10,r12
80005454:	30 0b       	mov	r11,0
80005456:	0c 9c       	mov	r12,r6
80005458:	e0 a0 14 58 	rcall	80007d08 <memchr>
8000545c:	e0 80 02 df 	breq	80005a1a <_vfprintf_r+0x165e>
80005460:	f8 06 01 02 	sub	r2,r12,r6
80005464:	40 2b       	lddsp	r11,sp[0x8]
80005466:	16 32       	cp.w	r2,r11
80005468:	e0 89 02 d9 	brgt	80005a1a <_vfprintf_r+0x165e>
8000546c:	e0 8f 02 d4 	bral	80005a14 <_vfprintf_r+0x1658>
80005470:	30 0a       	mov	r10,0
80005472:	0c 9c       	mov	r12,r6
80005474:	50 2a       	stdsp	sp[0x8],r10
80005476:	e0 a0 19 2b 	rcall	800086cc <strlen>
8000547a:	18 92       	mov	r2,r12
8000547c:	e0 8f 02 d2 	bral	80005a20 <_vfprintf_r+0x1664>
80005480:	50 a7       	stdsp	sp[0x28],r7
80005482:	50 80       	stdsp	sp[0x20],r0
80005484:	0c 97       	mov	r7,r6
80005486:	04 94       	mov	r4,r2
80005488:	06 96       	mov	r6,r3
8000548a:	02 92       	mov	r2,r1
8000548c:	40 93       	lddsp	r3,sp[0x24]
8000548e:	10 90       	mov	r0,r8
80005490:	40 41       	lddsp	r1,sp[0x10]
80005492:	a5 a5       	sbr	r5,0x4
80005494:	c0 a8       	rjmp	800054a8 <_vfprintf_r+0x10ec>
80005496:	50 a7       	stdsp	sp[0x28],r7
80005498:	50 80       	stdsp	sp[0x20],r0
8000549a:	0c 97       	mov	r7,r6
8000549c:	04 94       	mov	r4,r2
8000549e:	06 96       	mov	r6,r3
800054a0:	02 92       	mov	r2,r1
800054a2:	40 93       	lddsp	r3,sp[0x24]
800054a4:	10 90       	mov	r0,r8
800054a6:	40 41       	lddsp	r1,sp[0x10]
800054a8:	ed b5 00 05 	bld	r5,0x5
800054ac:	c5 61       	brne	80005558 <_vfprintf_r+0x119c>
800054ae:	fa f8 06 b4 	ld.w	r8,sp[1716]
800054b2:	40 39       	lddsp	r9,sp[0xc]
800054b4:	58 09       	cp.w	r9,0
800054b6:	c2 10       	breq	800054f8 <_vfprintf_r+0x113c>
800054b8:	10 36       	cp.w	r6,r8
800054ba:	c0 74       	brge	800054c8 <_vfprintf_r+0x110c>
800054bc:	fa c8 f9 44 	sub	r8,sp,-1724
800054c0:	f0 06 00 36 	add	r6,r8,r6<<0x3
800054c4:	c2 38       	rjmp	8000550a <_vfprintf_r+0x114e>
800054c6:	d7 03       	nop
800054c8:	fa c8 f9 50 	sub	r8,sp,-1712
800054cc:	1a d8       	st.w	--sp,r8
800054ce:	fa c8 fa b8 	sub	r8,sp,-1352
800054d2:	1a d8       	st.w	--sp,r8
800054d4:	fa c8 fb b4 	sub	r8,sp,-1100
800054d8:	1a d8       	st.w	--sp,r8
800054da:	fa c8 f9 40 	sub	r8,sp,-1728
800054de:	fa c9 ff b4 	sub	r9,sp,-76
800054e2:	04 9a       	mov	r10,r2
800054e4:	0c 9b       	mov	r11,r6
800054e6:	08 9c       	mov	r12,r4
800054e8:	fe b0 f5 d4 	rcall	80004090 <get_arg>
800054ec:	2f dd       	sub	sp,-12
800054ee:	f8 e8 00 00 	ld.d	r8,r12[0]
800054f2:	fa e9 00 00 	st.d	sp[0],r8
800054f6:	c2 e8       	rjmp	80005552 <_vfprintf_r+0x1196>
800054f8:	ee ca ff ff 	sub	r10,r7,-1
800054fc:	10 37       	cp.w	r7,r8
800054fe:	c0 b4       	brge	80005514 <_vfprintf_r+0x1158>
80005500:	fa c8 f9 44 	sub	r8,sp,-1724
80005504:	14 97       	mov	r7,r10
80005506:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000550a:	ec ea fd 88 	ld.d	r10,r6[-632]
8000550e:	fa eb 00 00 	st.d	sp[0],r10
80005512:	c2 08       	rjmp	80005552 <_vfprintf_r+0x1196>
80005514:	41 09       	lddsp	r9,sp[0x40]
80005516:	59 f8       	cp.w	r8,31
80005518:	e0 89 00 16 	brgt	80005544 <_vfprintf_r+0x1188>
8000551c:	f2 e6 00 00 	ld.d	r6,r9[0]
80005520:	f2 cb ff f8 	sub	r11,r9,-8
80005524:	fa e7 00 00 	st.d	sp[0],r6
80005528:	51 0b       	stdsp	sp[0x40],r11
8000552a:	fa c6 f9 44 	sub	r6,sp,-1724
8000552e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005532:	fa e6 00 00 	ld.d	r6,sp[0]
80005536:	f2 e7 fd 88 	st.d	r9[-632],r6
8000553a:	2f f8       	sub	r8,-1
8000553c:	14 97       	mov	r7,r10
8000553e:	fb 48 06 b4 	st.w	sp[1716],r8
80005542:	c0 88       	rjmp	80005552 <_vfprintf_r+0x1196>
80005544:	f2 e6 00 00 	ld.d	r6,r9[0]
80005548:	2f 89       	sub	r9,-8
8000554a:	fa e7 00 00 	st.d	sp[0],r6
8000554e:	51 09       	stdsp	sp[0x40],r9
80005550:	14 97       	mov	r7,r10
80005552:	30 18       	mov	r8,1
80005554:	e0 8f 01 d0 	bral	800058f4 <_vfprintf_r+0x1538>
80005558:	ed b5 00 04 	bld	r5,0x4
8000555c:	c1 61       	brne	80005588 <_vfprintf_r+0x11cc>
8000555e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005562:	40 3e       	lddsp	lr,sp[0xc]
80005564:	58 0e       	cp.w	lr,0
80005566:	c0 80       	breq	80005576 <_vfprintf_r+0x11ba>
80005568:	10 36       	cp.w	r6,r8
8000556a:	c6 74       	brge	80005638 <_vfprintf_r+0x127c>
8000556c:	fa cc f9 44 	sub	r12,sp,-1724
80005570:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005574:	c8 08       	rjmp	80005674 <_vfprintf_r+0x12b8>
80005576:	ee ca ff ff 	sub	r10,r7,-1
8000557a:	10 37       	cp.w	r7,r8
8000557c:	c7 f4       	brge	8000567a <_vfprintf_r+0x12be>
8000557e:	fa cb f9 44 	sub	r11,sp,-1724
80005582:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005586:	c7 68       	rjmp	80005672 <_vfprintf_r+0x12b6>
80005588:	ed b5 00 06 	bld	r5,0x6
8000558c:	c4 a1       	brne	80005620 <_vfprintf_r+0x1264>
8000558e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005592:	40 3c       	lddsp	r12,sp[0xc]
80005594:	58 0c       	cp.w	r12,0
80005596:	c1 d0       	breq	800055d0 <_vfprintf_r+0x1214>
80005598:	10 36       	cp.w	r6,r8
8000559a:	c0 64       	brge	800055a6 <_vfprintf_r+0x11ea>
8000559c:	fa cb f9 44 	sub	r11,sp,-1724
800055a0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800055a4:	c1 f8       	rjmp	800055e2 <_vfprintf_r+0x1226>
800055a6:	fa c8 f9 50 	sub	r8,sp,-1712
800055aa:	1a d8       	st.w	--sp,r8
800055ac:	fa c8 fa b8 	sub	r8,sp,-1352
800055b0:	1a d8       	st.w	--sp,r8
800055b2:	fa c8 fb b4 	sub	r8,sp,-1100
800055b6:	1a d8       	st.w	--sp,r8
800055b8:	fa c8 f9 40 	sub	r8,sp,-1728
800055bc:	fa c9 ff b4 	sub	r9,sp,-76
800055c0:	04 9a       	mov	r10,r2
800055c2:	0c 9b       	mov	r11,r6
800055c4:	08 9c       	mov	r12,r4
800055c6:	fe b0 f5 65 	rcall	80004090 <get_arg>
800055ca:	2f dd       	sub	sp,-12
800055cc:	98 18       	ld.sh	r8,r12[0x2]
800055ce:	c2 68       	rjmp	8000561a <_vfprintf_r+0x125e>
800055d0:	ee ca ff ff 	sub	r10,r7,-1
800055d4:	10 37       	cp.w	r7,r8
800055d6:	c0 94       	brge	800055e8 <_vfprintf_r+0x122c>
800055d8:	fa c9 f9 44 	sub	r9,sp,-1724
800055dc:	14 97       	mov	r7,r10
800055de:	f2 06 00 36 	add	r6,r9,r6<<0x3
800055e2:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800055e6:	c1 a8       	rjmp	8000561a <_vfprintf_r+0x125e>
800055e8:	41 09       	lddsp	r9,sp[0x40]
800055ea:	59 f8       	cp.w	r8,31
800055ec:	e0 89 00 13 	brgt	80005612 <_vfprintf_r+0x1256>
800055f0:	f2 cb ff fc 	sub	r11,r9,-4
800055f4:	51 0b       	stdsp	sp[0x40],r11
800055f6:	72 09       	ld.w	r9,r9[0x0]
800055f8:	fa c6 f9 44 	sub	r6,sp,-1724
800055fc:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005600:	2f f8       	sub	r8,-1
80005602:	f7 49 fd 88 	st.w	r11[-632],r9
80005606:	fb 48 06 b4 	st.w	sp[1716],r8
8000560a:	14 97       	mov	r7,r10
8000560c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005610:	c0 58       	rjmp	8000561a <_vfprintf_r+0x125e>
80005612:	92 18       	ld.sh	r8,r9[0x2]
80005614:	14 97       	mov	r7,r10
80005616:	2f c9       	sub	r9,-4
80005618:	51 09       	stdsp	sp[0x40],r9
8000561a:	5c 78       	castu.h	r8
8000561c:	50 18       	stdsp	sp[0x4],r8
8000561e:	c4 68       	rjmp	800056aa <_vfprintf_r+0x12ee>
80005620:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005624:	40 3c       	lddsp	r12,sp[0xc]
80005626:	58 0c       	cp.w	r12,0
80005628:	c1 d0       	breq	80005662 <_vfprintf_r+0x12a6>
8000562a:	10 36       	cp.w	r6,r8
8000562c:	c0 64       	brge	80005638 <_vfprintf_r+0x127c>
8000562e:	fa cb f9 44 	sub	r11,sp,-1724
80005632:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005636:	c1 f8       	rjmp	80005674 <_vfprintf_r+0x12b8>
80005638:	fa c8 f9 50 	sub	r8,sp,-1712
8000563c:	1a d8       	st.w	--sp,r8
8000563e:	fa c8 fa b8 	sub	r8,sp,-1352
80005642:	0c 9b       	mov	r11,r6
80005644:	1a d8       	st.w	--sp,r8
80005646:	fa c8 fb b4 	sub	r8,sp,-1100
8000564a:	04 9a       	mov	r10,r2
8000564c:	1a d8       	st.w	--sp,r8
8000564e:	08 9c       	mov	r12,r4
80005650:	fa c8 f9 40 	sub	r8,sp,-1728
80005654:	fa c9 ff b4 	sub	r9,sp,-76
80005658:	fe b0 f5 1c 	rcall	80004090 <get_arg>
8000565c:	2f dd       	sub	sp,-12
8000565e:	78 0b       	ld.w	r11,r12[0x0]
80005660:	c2 48       	rjmp	800056a8 <_vfprintf_r+0x12ec>
80005662:	ee ca ff ff 	sub	r10,r7,-1
80005666:	10 37       	cp.w	r7,r8
80005668:	c0 94       	brge	8000567a <_vfprintf_r+0x12be>
8000566a:	fa c9 f9 44 	sub	r9,sp,-1724
8000566e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005672:	14 97       	mov	r7,r10
80005674:	ec fb fd 88 	ld.w	r11,r6[-632]
80005678:	c1 88       	rjmp	800056a8 <_vfprintf_r+0x12ec>
8000567a:	41 09       	lddsp	r9,sp[0x40]
8000567c:	59 f8       	cp.w	r8,31
8000567e:	e0 89 00 11 	brgt	800056a0 <_vfprintf_r+0x12e4>
80005682:	f2 cb ff fc 	sub	r11,r9,-4
80005686:	51 0b       	stdsp	sp[0x40],r11
80005688:	fa c6 f9 44 	sub	r6,sp,-1724
8000568c:	72 0b       	ld.w	r11,r9[0x0]
8000568e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005692:	f3 4b fd 88 	st.w	r9[-632],r11
80005696:	2f f8       	sub	r8,-1
80005698:	14 97       	mov	r7,r10
8000569a:	fb 48 06 b4 	st.w	sp[1716],r8
8000569e:	c0 58       	rjmp	800056a8 <_vfprintf_r+0x12ec>
800056a0:	72 0b       	ld.w	r11,r9[0x0]
800056a2:	14 97       	mov	r7,r10
800056a4:	2f c9       	sub	r9,-4
800056a6:	51 09       	stdsp	sp[0x40],r9
800056a8:	50 1b       	stdsp	sp[0x4],r11
800056aa:	30 0e       	mov	lr,0
800056ac:	30 18       	mov	r8,1
800056ae:	50 0e       	stdsp	sp[0x0],lr
800056b0:	c2 29       	rjmp	800058f4 <_vfprintf_r+0x1538>
800056b2:	50 a7       	stdsp	sp[0x28],r7
800056b4:	50 80       	stdsp	sp[0x20],r0
800056b6:	0c 97       	mov	r7,r6
800056b8:	04 94       	mov	r4,r2
800056ba:	06 96       	mov	r6,r3
800056bc:	02 92       	mov	r2,r1
800056be:	fe cc b6 72 	sub	r12,pc,-18830
800056c2:	40 93       	lddsp	r3,sp[0x24]
800056c4:	10 90       	mov	r0,r8
800056c6:	40 41       	lddsp	r1,sp[0x10]
800056c8:	50 dc       	stdsp	sp[0x34],r12
800056ca:	ed b5 00 05 	bld	r5,0x5
800056ce:	c5 51       	brne	80005778 <_vfprintf_r+0x13bc>
800056d0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800056d4:	40 3b       	lddsp	r11,sp[0xc]
800056d6:	58 0b       	cp.w	r11,0
800056d8:	c2 20       	breq	8000571c <_vfprintf_r+0x1360>
800056da:	10 36       	cp.w	r6,r8
800056dc:	c0 a4       	brge	800056f0 <_vfprintf_r+0x1334>
800056de:	fa ca f9 44 	sub	r10,sp,-1724
800056e2:	f4 06 00 36 	add	r6,r10,r6<<0x3
800056e6:	ec e8 fd 88 	ld.d	r8,r6[-632]
800056ea:	fa e9 00 00 	st.d	sp[0],r8
800056ee:	cf 28       	rjmp	800058d2 <_vfprintf_r+0x1516>
800056f0:	fa c8 f9 50 	sub	r8,sp,-1712
800056f4:	1a d8       	st.w	--sp,r8
800056f6:	fa c8 fa b8 	sub	r8,sp,-1352
800056fa:	04 9a       	mov	r10,r2
800056fc:	1a d8       	st.w	--sp,r8
800056fe:	0c 9b       	mov	r11,r6
80005700:	fa c8 fb b4 	sub	r8,sp,-1100
80005704:	08 9c       	mov	r12,r4
80005706:	1a d8       	st.w	--sp,r8
80005708:	fa c8 f9 40 	sub	r8,sp,-1728
8000570c:	fa c9 ff b4 	sub	r9,sp,-76
80005710:	fe b0 f4 c0 	rcall	80004090 <get_arg>
80005714:	2f dd       	sub	sp,-12
80005716:	f8 ea 00 00 	ld.d	r10,r12[0]
8000571a:	c0 c8       	rjmp	80005732 <_vfprintf_r+0x1376>
8000571c:	ee ca ff ff 	sub	r10,r7,-1
80005720:	10 37       	cp.w	r7,r8
80005722:	c0 b4       	brge	80005738 <_vfprintf_r+0x137c>
80005724:	fa c9 f9 44 	sub	r9,sp,-1724
80005728:	14 97       	mov	r7,r10
8000572a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000572e:	ec ea fd 88 	ld.d	r10,r6[-632]
80005732:	fa eb 00 00 	st.d	sp[0],r10
80005736:	cc e8       	rjmp	800058d2 <_vfprintf_r+0x1516>
80005738:	41 09       	lddsp	r9,sp[0x40]
8000573a:	59 f8       	cp.w	r8,31
8000573c:	e0 89 00 16 	brgt	80005768 <_vfprintf_r+0x13ac>
80005740:	f2 e6 00 00 	ld.d	r6,r9[0]
80005744:	f2 cb ff f8 	sub	r11,r9,-8
80005748:	fa e7 00 00 	st.d	sp[0],r6
8000574c:	51 0b       	stdsp	sp[0x40],r11
8000574e:	fa c6 f9 44 	sub	r6,sp,-1724
80005752:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005756:	fa e6 00 00 	ld.d	r6,sp[0]
8000575a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000575e:	2f f8       	sub	r8,-1
80005760:	14 97       	mov	r7,r10
80005762:	fb 48 06 b4 	st.w	sp[1716],r8
80005766:	cb 68       	rjmp	800058d2 <_vfprintf_r+0x1516>
80005768:	f2 e6 00 00 	ld.d	r6,r9[0]
8000576c:	2f 89       	sub	r9,-8
8000576e:	fa e7 00 00 	st.d	sp[0],r6
80005772:	51 09       	stdsp	sp[0x40],r9
80005774:	14 97       	mov	r7,r10
80005776:	ca e8       	rjmp	800058d2 <_vfprintf_r+0x1516>
80005778:	ed b5 00 04 	bld	r5,0x4
8000577c:	c1 71       	brne	800057aa <_vfprintf_r+0x13ee>
8000577e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005782:	40 3e       	lddsp	lr,sp[0xc]
80005784:	58 0e       	cp.w	lr,0
80005786:	c0 80       	breq	80005796 <_vfprintf_r+0x13da>
80005788:	10 36       	cp.w	r6,r8
8000578a:	c6 94       	brge	8000585c <_vfprintf_r+0x14a0>
8000578c:	fa cc f9 44 	sub	r12,sp,-1724
80005790:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005794:	c8 28       	rjmp	80005898 <_vfprintf_r+0x14dc>
80005796:	ee ca ff ff 	sub	r10,r7,-1
8000579a:	10 37       	cp.w	r7,r8
8000579c:	e0 84 00 81 	brge	8000589e <_vfprintf_r+0x14e2>
800057a0:	fa cb f9 44 	sub	r11,sp,-1724
800057a4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800057a8:	c7 78       	rjmp	80005896 <_vfprintf_r+0x14da>
800057aa:	ed b5 00 06 	bld	r5,0x6
800057ae:	c4 b1       	brne	80005844 <_vfprintf_r+0x1488>
800057b0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800057b4:	40 3c       	lddsp	r12,sp[0xc]
800057b6:	58 0c       	cp.w	r12,0
800057b8:	c1 d0       	breq	800057f2 <_vfprintf_r+0x1436>
800057ba:	10 36       	cp.w	r6,r8
800057bc:	c0 64       	brge	800057c8 <_vfprintf_r+0x140c>
800057be:	fa cb f9 44 	sub	r11,sp,-1724
800057c2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800057c6:	c1 f8       	rjmp	80005804 <_vfprintf_r+0x1448>
800057c8:	fa c8 f9 50 	sub	r8,sp,-1712
800057cc:	1a d8       	st.w	--sp,r8
800057ce:	fa c8 fa b8 	sub	r8,sp,-1352
800057d2:	1a d8       	st.w	--sp,r8
800057d4:	fa c8 fb b4 	sub	r8,sp,-1100
800057d8:	1a d8       	st.w	--sp,r8
800057da:	fa c8 f9 40 	sub	r8,sp,-1728
800057de:	fa c9 ff b4 	sub	r9,sp,-76
800057e2:	04 9a       	mov	r10,r2
800057e4:	0c 9b       	mov	r11,r6
800057e6:	08 9c       	mov	r12,r4
800057e8:	fe b0 f4 54 	rcall	80004090 <get_arg>
800057ec:	2f dd       	sub	sp,-12
800057ee:	98 18       	ld.sh	r8,r12[0x2]
800057f0:	c2 78       	rjmp	8000583e <_vfprintf_r+0x1482>
800057f2:	ee ca ff ff 	sub	r10,r7,-1
800057f6:	10 37       	cp.w	r7,r8
800057f8:	c0 a4       	brge	8000580c <_vfprintf_r+0x1450>
800057fa:	fa c9 f9 44 	sub	r9,sp,-1724
800057fe:	14 97       	mov	r7,r10
80005800:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005804:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005808:	c1 b8       	rjmp	8000583e <_vfprintf_r+0x1482>
8000580a:	d7 03       	nop
8000580c:	41 09       	lddsp	r9,sp[0x40]
8000580e:	59 f8       	cp.w	r8,31
80005810:	e0 89 00 13 	brgt	80005836 <_vfprintf_r+0x147a>
80005814:	f2 cb ff fc 	sub	r11,r9,-4
80005818:	51 0b       	stdsp	sp[0x40],r11
8000581a:	72 09       	ld.w	r9,r9[0x0]
8000581c:	fa c6 f9 44 	sub	r6,sp,-1724
80005820:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005824:	2f f8       	sub	r8,-1
80005826:	f7 49 fd 88 	st.w	r11[-632],r9
8000582a:	fb 48 06 b4 	st.w	sp[1716],r8
8000582e:	14 97       	mov	r7,r10
80005830:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005834:	c0 58       	rjmp	8000583e <_vfprintf_r+0x1482>
80005836:	92 18       	ld.sh	r8,r9[0x2]
80005838:	14 97       	mov	r7,r10
8000583a:	2f c9       	sub	r9,-4
8000583c:	51 09       	stdsp	sp[0x40],r9
8000583e:	5c 78       	castu.h	r8
80005840:	50 18       	stdsp	sp[0x4],r8
80005842:	c4 68       	rjmp	800058ce <_vfprintf_r+0x1512>
80005844:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005848:	40 3c       	lddsp	r12,sp[0xc]
8000584a:	58 0c       	cp.w	r12,0
8000584c:	c1 d0       	breq	80005886 <_vfprintf_r+0x14ca>
8000584e:	10 36       	cp.w	r6,r8
80005850:	c0 64       	brge	8000585c <_vfprintf_r+0x14a0>
80005852:	fa cb f9 44 	sub	r11,sp,-1724
80005856:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000585a:	c1 f8       	rjmp	80005898 <_vfprintf_r+0x14dc>
8000585c:	fa c8 f9 50 	sub	r8,sp,-1712
80005860:	1a d8       	st.w	--sp,r8
80005862:	fa c8 fa b8 	sub	r8,sp,-1352
80005866:	0c 9b       	mov	r11,r6
80005868:	1a d8       	st.w	--sp,r8
8000586a:	fa c8 fb b4 	sub	r8,sp,-1100
8000586e:	04 9a       	mov	r10,r2
80005870:	1a d8       	st.w	--sp,r8
80005872:	08 9c       	mov	r12,r4
80005874:	fa c8 f9 40 	sub	r8,sp,-1728
80005878:	fa c9 ff b4 	sub	r9,sp,-76
8000587c:	fe b0 f4 0a 	rcall	80004090 <get_arg>
80005880:	2f dd       	sub	sp,-12
80005882:	78 0b       	ld.w	r11,r12[0x0]
80005884:	c2 48       	rjmp	800058cc <_vfprintf_r+0x1510>
80005886:	ee ca ff ff 	sub	r10,r7,-1
8000588a:	10 37       	cp.w	r7,r8
8000588c:	c0 94       	brge	8000589e <_vfprintf_r+0x14e2>
8000588e:	fa c9 f9 44 	sub	r9,sp,-1724
80005892:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005896:	14 97       	mov	r7,r10
80005898:	ec fb fd 88 	ld.w	r11,r6[-632]
8000589c:	c1 88       	rjmp	800058cc <_vfprintf_r+0x1510>
8000589e:	41 09       	lddsp	r9,sp[0x40]
800058a0:	59 f8       	cp.w	r8,31
800058a2:	e0 89 00 11 	brgt	800058c4 <_vfprintf_r+0x1508>
800058a6:	f2 cb ff fc 	sub	r11,r9,-4
800058aa:	51 0b       	stdsp	sp[0x40],r11
800058ac:	fa c6 f9 44 	sub	r6,sp,-1724
800058b0:	72 0b       	ld.w	r11,r9[0x0]
800058b2:	ec 08 00 39 	add	r9,r6,r8<<0x3
800058b6:	f3 4b fd 88 	st.w	r9[-632],r11
800058ba:	2f f8       	sub	r8,-1
800058bc:	14 97       	mov	r7,r10
800058be:	fb 48 06 b4 	st.w	sp[1716],r8
800058c2:	c0 58       	rjmp	800058cc <_vfprintf_r+0x1510>
800058c4:	72 0b       	ld.w	r11,r9[0x0]
800058c6:	14 97       	mov	r7,r10
800058c8:	2f c9       	sub	r9,-4
800058ca:	51 09       	stdsp	sp[0x40],r9
800058cc:	50 1b       	stdsp	sp[0x4],r11
800058ce:	30 0e       	mov	lr,0
800058d0:	50 0e       	stdsp	sp[0x0],lr
800058d2:	40 08       	lddsp	r8,sp[0x0]
800058d4:	40 1c       	lddsp	r12,sp[0x4]
800058d6:	18 48       	or	r8,r12
800058d8:	5f 19       	srne	r9
800058da:	0a 98       	mov	r8,r5
800058dc:	eb e9 00 09 	and	r9,r5,r9
800058e0:	a1 b8       	sbr	r8,0x1
800058e2:	58 09       	cp.w	r9,0
800058e4:	c0 70       	breq	800058f2 <_vfprintf_r+0x1536>
800058e6:	10 95       	mov	r5,r8
800058e8:	fb 60 06 b9 	st.b	sp[1721],r0
800058ec:	33 08       	mov	r8,48
800058ee:	fb 68 06 b8 	st.b	sp[1720],r8
800058f2:	30 28       	mov	r8,2
800058f4:	30 09       	mov	r9,0
800058f6:	fb 69 06 bb 	st.b	sp[1723],r9
800058fa:	0a 99       	mov	r9,r5
800058fc:	a7 d9       	cbr	r9,0x7
800058fe:	40 2b       	lddsp	r11,sp[0x8]
80005900:	40 16       	lddsp	r6,sp[0x4]
80005902:	58 0b       	cp.w	r11,0
80005904:	5f 1a       	srne	r10
80005906:	f2 05 17 40 	movge	r5,r9
8000590a:	fa c2 f9 78 	sub	r2,sp,-1672
8000590e:	40 09       	lddsp	r9,sp[0x0]
80005910:	0c 49       	or	r9,r6
80005912:	5f 19       	srne	r9
80005914:	f5 e9 10 09 	or	r9,r10,r9
80005918:	c5 c0       	breq	800059d0 <_vfprintf_r+0x1614>
8000591a:	30 19       	mov	r9,1
8000591c:	f2 08 18 00 	cp.b	r8,r9
80005920:	c0 60       	breq	8000592c <_vfprintf_r+0x1570>
80005922:	30 29       	mov	r9,2
80005924:	f2 08 18 00 	cp.b	r8,r9
80005928:	c0 41       	brne	80005930 <_vfprintf_r+0x1574>
8000592a:	c3 c8       	rjmp	800059a2 <_vfprintf_r+0x15e6>
8000592c:	04 96       	mov	r6,r2
8000592e:	c3 08       	rjmp	8000598e <_vfprintf_r+0x15d2>
80005930:	04 96       	mov	r6,r2
80005932:	fa e8 00 00 	ld.d	r8,sp[0]
80005936:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000593a:	2d 0a       	sub	r10,-48
8000593c:	0c fa       	st.b	--r6,r10
8000593e:	f0 0b 16 03 	lsr	r11,r8,0x3
80005942:	f2 0c 16 03 	lsr	r12,r9,0x3
80005946:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
8000594a:	18 99       	mov	r9,r12
8000594c:	16 98       	mov	r8,r11
8000594e:	58 08       	cp.w	r8,0
80005950:	5c 29       	cpc	r9
80005952:	cf 21       	brne	80005936 <_vfprintf_r+0x157a>
80005954:	fa e9 00 00 	st.d	sp[0],r8
80005958:	ed b5 00 00 	bld	r5,0x0
8000595c:	c4 51       	brne	800059e6 <_vfprintf_r+0x162a>
8000595e:	33 09       	mov	r9,48
80005960:	f2 0a 18 00 	cp.b	r10,r9
80005964:	c4 10       	breq	800059e6 <_vfprintf_r+0x162a>
80005966:	0c f9       	st.b	--r6,r9
80005968:	c3 f8       	rjmp	800059e6 <_vfprintf_r+0x162a>
8000596a:	fa ea 00 00 	ld.d	r10,sp[0]
8000596e:	30 a8       	mov	r8,10
80005970:	30 09       	mov	r9,0
80005972:	e0 a0 1c cb 	rcall	80009308 <__avr32_umod64>
80005976:	30 a8       	mov	r8,10
80005978:	2d 0a       	sub	r10,-48
8000597a:	30 09       	mov	r9,0
8000597c:	ac 8a       	st.b	r6[0x0],r10
8000597e:	fa ea 00 00 	ld.d	r10,sp[0]
80005982:	e0 a0 1b 91 	rcall	800090a4 <__avr32_udiv64>
80005986:	16 99       	mov	r9,r11
80005988:	14 98       	mov	r8,r10
8000598a:	fa e9 00 00 	st.d	sp[0],r8
8000598e:	20 16       	sub	r6,1
80005990:	fa ea 00 00 	ld.d	r10,sp[0]
80005994:	58 9a       	cp.w	r10,9
80005996:	5c 2b       	cpc	r11
80005998:	fe 9b ff e9 	brhi	8000596a <_vfprintf_r+0x15ae>
8000599c:	1b f8       	ld.ub	r8,sp[0x7]
8000599e:	2d 08       	sub	r8,-48
800059a0:	c2 08       	rjmp	800059e0 <_vfprintf_r+0x1624>
800059a2:	04 96       	mov	r6,r2
800059a4:	fa e8 00 00 	ld.d	r8,sp[0]
800059a8:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
800059ac:	40 de       	lddsp	lr,sp[0x34]
800059ae:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
800059b2:	0c fa       	st.b	--r6,r10
800059b4:	f2 0b 16 04 	lsr	r11,r9,0x4
800059b8:	f0 0a 16 04 	lsr	r10,r8,0x4
800059bc:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
800059c0:	16 99       	mov	r9,r11
800059c2:	14 98       	mov	r8,r10
800059c4:	58 08       	cp.w	r8,0
800059c6:	5c 29       	cpc	r9
800059c8:	cf 01       	brne	800059a8 <_vfprintf_r+0x15ec>
800059ca:	fa e9 00 00 	st.d	sp[0],r8
800059ce:	c0 c8       	rjmp	800059e6 <_vfprintf_r+0x162a>
800059d0:	58 08       	cp.w	r8,0
800059d2:	c0 91       	brne	800059e4 <_vfprintf_r+0x1628>
800059d4:	ed b5 00 00 	bld	r5,0x0
800059d8:	c0 61       	brne	800059e4 <_vfprintf_r+0x1628>
800059da:	fa c6 f9 79 	sub	r6,sp,-1671
800059de:	33 08       	mov	r8,48
800059e0:	ac 88       	st.b	r6[0x0],r8
800059e2:	c0 28       	rjmp	800059e6 <_vfprintf_r+0x162a>
800059e4:	04 96       	mov	r6,r2
800059e6:	0c 12       	sub	r2,r6
800059e8:	c1 c8       	rjmp	80005a20 <_vfprintf_r+0x1664>
800059ea:	50 a7       	stdsp	sp[0x28],r7
800059ec:	50 80       	stdsp	sp[0x20],r0
800059ee:	40 93       	lddsp	r3,sp[0x24]
800059f0:	0c 97       	mov	r7,r6
800059f2:	10 90       	mov	r0,r8
800059f4:	04 94       	mov	r4,r2
800059f6:	40 41       	lddsp	r1,sp[0x10]
800059f8:	58 08       	cp.w	r8,0
800059fa:	e0 80 04 4f 	breq	80006298 <_vfprintf_r+0x1edc>
800059fe:	fb 68 06 60 	st.b	sp[1632],r8
80005a02:	30 0c       	mov	r12,0
80005a04:	30 08       	mov	r8,0
80005a06:	30 12       	mov	r2,1
80005a08:	fb 68 06 bb 	st.b	sp[1723],r8
80005a0c:	50 2c       	stdsp	sp[0x8],r12
80005a0e:	fa c6 f9 a0 	sub	r6,sp,-1632
80005a12:	c0 78       	rjmp	80005a20 <_vfprintf_r+0x1664>
80005a14:	30 0b       	mov	r11,0
80005a16:	50 2b       	stdsp	sp[0x8],r11
80005a18:	c0 48       	rjmp	80005a20 <_vfprintf_r+0x1664>
80005a1a:	40 22       	lddsp	r2,sp[0x8]
80005a1c:	30 0a       	mov	r10,0
80005a1e:	50 2a       	stdsp	sp[0x8],r10
80005a20:	40 29       	lddsp	r9,sp[0x8]
80005a22:	e4 09 0c 49 	max	r9,r2,r9
80005a26:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80005a2a:	50 39       	stdsp	sp[0xc],r9
80005a2c:	0a 9e       	mov	lr,r5
80005a2e:	30 09       	mov	r9,0
80005a30:	e2 1e 00 02 	andl	lr,0x2,COH
80005a34:	f2 08 18 00 	cp.b	r8,r9
80005a38:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80005a3c:	f7 b8 01 ff 	subne	r8,-1
80005a40:	fb f8 1a 03 	st.wne	sp[0xc],r8
80005a44:	0a 9b       	mov	r11,r5
80005a46:	58 0e       	cp.w	lr,0
80005a48:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80005a4c:	f7 bc 01 fe 	subne	r12,-2
80005a50:	fb fc 1a 03 	st.wne	sp[0xc],r12
80005a54:	e2 1b 00 84 	andl	r11,0x84,COH
80005a58:	50 fe       	stdsp	sp[0x3c],lr
80005a5a:	50 9b       	stdsp	sp[0x24],r11
80005a5c:	c4 71       	brne	80005aea <_vfprintf_r+0x172e>
80005a5e:	40 8a       	lddsp	r10,sp[0x20]
80005a60:	40 39       	lddsp	r9,sp[0xc]
80005a62:	12 1a       	sub	r10,r9
80005a64:	50 4a       	stdsp	sp[0x10],r10
80005a66:	58 0a       	cp.w	r10,0
80005a68:	e0 89 00 20 	brgt	80005aa8 <_vfprintf_r+0x16ec>
80005a6c:	c3 f8       	rjmp	80005aea <_vfprintf_r+0x172e>
80005a6e:	2f 09       	sub	r9,-16
80005a70:	2f f8       	sub	r8,-1
80005a72:	fe ce ba 0e 	sub	lr,pc,-17906
80005a76:	31 0c       	mov	r12,16
80005a78:	fb 49 06 90 	st.w	sp[1680],r9
80005a7c:	87 0e       	st.w	r3[0x0],lr
80005a7e:	87 1c       	st.w	r3[0x4],r12
80005a80:	fb 48 06 8c 	st.w	sp[1676],r8
80005a84:	58 78       	cp.w	r8,7
80005a86:	e0 89 00 04 	brgt	80005a8e <_vfprintf_r+0x16d2>
80005a8a:	2f 83       	sub	r3,-8
80005a8c:	c0 b8       	rjmp	80005aa2 <_vfprintf_r+0x16e6>
80005a8e:	fa ca f9 78 	sub	r10,sp,-1672
80005a92:	02 9b       	mov	r11,r1
80005a94:	08 9c       	mov	r12,r4
80005a96:	fe b0 f4 85 	rcall	800043a0 <__sprint_r>
80005a9a:	e0 81 04 10 	brne	800062ba <_vfprintf_r+0x1efe>
80005a9e:	fa c3 f9 e0 	sub	r3,sp,-1568
80005aa2:	40 4b       	lddsp	r11,sp[0x10]
80005aa4:	21 0b       	sub	r11,16
80005aa6:	50 4b       	stdsp	sp[0x10],r11
80005aa8:	fa f9 06 90 	ld.w	r9,sp[1680]
80005aac:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005ab0:	fe ca ba 4c 	sub	r10,pc,-17844
80005ab4:	40 4e       	lddsp	lr,sp[0x10]
80005ab6:	59 0e       	cp.w	lr,16
80005ab8:	fe 99 ff db 	brgt	80005a6e <_vfprintf_r+0x16b2>
80005abc:	1c 09       	add	r9,lr
80005abe:	2f f8       	sub	r8,-1
80005ac0:	87 0a       	st.w	r3[0x0],r10
80005ac2:	fb 49 06 90 	st.w	sp[1680],r9
80005ac6:	87 1e       	st.w	r3[0x4],lr
80005ac8:	fb 48 06 8c 	st.w	sp[1676],r8
80005acc:	58 78       	cp.w	r8,7
80005ace:	e0 89 00 04 	brgt	80005ad6 <_vfprintf_r+0x171a>
80005ad2:	2f 83       	sub	r3,-8
80005ad4:	c0 b8       	rjmp	80005aea <_vfprintf_r+0x172e>
80005ad6:	fa ca f9 78 	sub	r10,sp,-1672
80005ada:	02 9b       	mov	r11,r1
80005adc:	08 9c       	mov	r12,r4
80005ade:	fe b0 f4 61 	rcall	800043a0 <__sprint_r>
80005ae2:	e0 81 03 ec 	brne	800062ba <_vfprintf_r+0x1efe>
80005ae6:	fa c3 f9 e0 	sub	r3,sp,-1568
80005aea:	30 09       	mov	r9,0
80005aec:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80005af0:	f2 08 18 00 	cp.b	r8,r9
80005af4:	c1 f0       	breq	80005b32 <_vfprintf_r+0x1776>
80005af6:	fa f8 06 90 	ld.w	r8,sp[1680]
80005afa:	fa c9 f9 45 	sub	r9,sp,-1723
80005afe:	2f f8       	sub	r8,-1
80005b00:	87 09       	st.w	r3[0x0],r9
80005b02:	fb 48 06 90 	st.w	sp[1680],r8
80005b06:	30 19       	mov	r9,1
80005b08:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005b0c:	87 19       	st.w	r3[0x4],r9
80005b0e:	2f f8       	sub	r8,-1
80005b10:	fb 48 06 8c 	st.w	sp[1676],r8
80005b14:	58 78       	cp.w	r8,7
80005b16:	e0 89 00 04 	brgt	80005b1e <_vfprintf_r+0x1762>
80005b1a:	2f 83       	sub	r3,-8
80005b1c:	c0 b8       	rjmp	80005b32 <_vfprintf_r+0x1776>
80005b1e:	fa ca f9 78 	sub	r10,sp,-1672
80005b22:	02 9b       	mov	r11,r1
80005b24:	08 9c       	mov	r12,r4
80005b26:	fe b0 f4 3d 	rcall	800043a0 <__sprint_r>
80005b2a:	e0 81 03 c8 	brne	800062ba <_vfprintf_r+0x1efe>
80005b2e:	fa c3 f9 e0 	sub	r3,sp,-1568
80005b32:	40 fc       	lddsp	r12,sp[0x3c]
80005b34:	58 0c       	cp.w	r12,0
80005b36:	c1 f0       	breq	80005b74 <_vfprintf_r+0x17b8>
80005b38:	fa f8 06 90 	ld.w	r8,sp[1680]
80005b3c:	fa c9 f9 48 	sub	r9,sp,-1720
80005b40:	2f e8       	sub	r8,-2
80005b42:	87 09       	st.w	r3[0x0],r9
80005b44:	fb 48 06 90 	st.w	sp[1680],r8
80005b48:	30 29       	mov	r9,2
80005b4a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005b4e:	87 19       	st.w	r3[0x4],r9
80005b50:	2f f8       	sub	r8,-1
80005b52:	fb 48 06 8c 	st.w	sp[1676],r8
80005b56:	58 78       	cp.w	r8,7
80005b58:	e0 89 00 04 	brgt	80005b60 <_vfprintf_r+0x17a4>
80005b5c:	2f 83       	sub	r3,-8
80005b5e:	c0 b8       	rjmp	80005b74 <_vfprintf_r+0x17b8>
80005b60:	fa ca f9 78 	sub	r10,sp,-1672
80005b64:	02 9b       	mov	r11,r1
80005b66:	08 9c       	mov	r12,r4
80005b68:	fe b0 f4 1c 	rcall	800043a0 <__sprint_r>
80005b6c:	e0 81 03 a7 	brne	800062ba <_vfprintf_r+0x1efe>
80005b70:	fa c3 f9 e0 	sub	r3,sp,-1568
80005b74:	40 9b       	lddsp	r11,sp[0x24]
80005b76:	e0 4b 00 80 	cp.w	r11,128
80005b7a:	c4 71       	brne	80005c08 <_vfprintf_r+0x184c>
80005b7c:	40 8a       	lddsp	r10,sp[0x20]
80005b7e:	40 39       	lddsp	r9,sp[0xc]
80005b80:	12 1a       	sub	r10,r9
80005b82:	50 4a       	stdsp	sp[0x10],r10
80005b84:	58 0a       	cp.w	r10,0
80005b86:	e0 89 00 20 	brgt	80005bc6 <_vfprintf_r+0x180a>
80005b8a:	c3 f8       	rjmp	80005c08 <_vfprintf_r+0x184c>
80005b8c:	2f 09       	sub	r9,-16
80005b8e:	2f f8       	sub	r8,-1
80005b90:	fe ce bb 1c 	sub	lr,pc,-17636
80005b94:	31 0c       	mov	r12,16
80005b96:	fb 49 06 90 	st.w	sp[1680],r9
80005b9a:	87 0e       	st.w	r3[0x0],lr
80005b9c:	87 1c       	st.w	r3[0x4],r12
80005b9e:	fb 48 06 8c 	st.w	sp[1676],r8
80005ba2:	58 78       	cp.w	r8,7
80005ba4:	e0 89 00 04 	brgt	80005bac <_vfprintf_r+0x17f0>
80005ba8:	2f 83       	sub	r3,-8
80005baa:	c0 b8       	rjmp	80005bc0 <_vfprintf_r+0x1804>
80005bac:	fa ca f9 78 	sub	r10,sp,-1672
80005bb0:	02 9b       	mov	r11,r1
80005bb2:	08 9c       	mov	r12,r4
80005bb4:	fe b0 f3 f6 	rcall	800043a0 <__sprint_r>
80005bb8:	e0 81 03 81 	brne	800062ba <_vfprintf_r+0x1efe>
80005bbc:	fa c3 f9 e0 	sub	r3,sp,-1568
80005bc0:	40 4b       	lddsp	r11,sp[0x10]
80005bc2:	21 0b       	sub	r11,16
80005bc4:	50 4b       	stdsp	sp[0x10],r11
80005bc6:	fa f9 06 90 	ld.w	r9,sp[1680]
80005bca:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005bce:	fe ca bb 5a 	sub	r10,pc,-17574
80005bd2:	40 4e       	lddsp	lr,sp[0x10]
80005bd4:	59 0e       	cp.w	lr,16
80005bd6:	fe 99 ff db 	brgt	80005b8c <_vfprintf_r+0x17d0>
80005bda:	1c 09       	add	r9,lr
80005bdc:	2f f8       	sub	r8,-1
80005bde:	87 0a       	st.w	r3[0x0],r10
80005be0:	fb 49 06 90 	st.w	sp[1680],r9
80005be4:	87 1e       	st.w	r3[0x4],lr
80005be6:	fb 48 06 8c 	st.w	sp[1676],r8
80005bea:	58 78       	cp.w	r8,7
80005bec:	e0 89 00 04 	brgt	80005bf4 <_vfprintf_r+0x1838>
80005bf0:	2f 83       	sub	r3,-8
80005bf2:	c0 b8       	rjmp	80005c08 <_vfprintf_r+0x184c>
80005bf4:	fa ca f9 78 	sub	r10,sp,-1672
80005bf8:	02 9b       	mov	r11,r1
80005bfa:	08 9c       	mov	r12,r4
80005bfc:	fe b0 f3 d2 	rcall	800043a0 <__sprint_r>
80005c00:	e0 81 03 5d 	brne	800062ba <_vfprintf_r+0x1efe>
80005c04:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c08:	40 2c       	lddsp	r12,sp[0x8]
80005c0a:	04 1c       	sub	r12,r2
80005c0c:	50 2c       	stdsp	sp[0x8],r12
80005c0e:	58 0c       	cp.w	r12,0
80005c10:	e0 89 00 20 	brgt	80005c50 <_vfprintf_r+0x1894>
80005c14:	c3 f8       	rjmp	80005c92 <_vfprintf_r+0x18d6>
80005c16:	2f 09       	sub	r9,-16
80005c18:	2f f8       	sub	r8,-1
80005c1a:	fe cb bb a6 	sub	r11,pc,-17498
80005c1e:	31 0a       	mov	r10,16
80005c20:	fb 49 06 90 	st.w	sp[1680],r9
80005c24:	87 0b       	st.w	r3[0x0],r11
80005c26:	87 1a       	st.w	r3[0x4],r10
80005c28:	fb 48 06 8c 	st.w	sp[1676],r8
80005c2c:	58 78       	cp.w	r8,7
80005c2e:	e0 89 00 04 	brgt	80005c36 <_vfprintf_r+0x187a>
80005c32:	2f 83       	sub	r3,-8
80005c34:	c0 b8       	rjmp	80005c4a <_vfprintf_r+0x188e>
80005c36:	fa ca f9 78 	sub	r10,sp,-1672
80005c3a:	02 9b       	mov	r11,r1
80005c3c:	08 9c       	mov	r12,r4
80005c3e:	fe b0 f3 b1 	rcall	800043a0 <__sprint_r>
80005c42:	e0 81 03 3c 	brne	800062ba <_vfprintf_r+0x1efe>
80005c46:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c4a:	40 29       	lddsp	r9,sp[0x8]
80005c4c:	21 09       	sub	r9,16
80005c4e:	50 29       	stdsp	sp[0x8],r9
80005c50:	fa f9 06 90 	ld.w	r9,sp[1680]
80005c54:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005c58:	fe ca bb e4 	sub	r10,pc,-17436
80005c5c:	40 2e       	lddsp	lr,sp[0x8]
80005c5e:	59 0e       	cp.w	lr,16
80005c60:	fe 99 ff db 	brgt	80005c16 <_vfprintf_r+0x185a>
80005c64:	1c 09       	add	r9,lr
80005c66:	2f f8       	sub	r8,-1
80005c68:	87 0a       	st.w	r3[0x0],r10
80005c6a:	fb 49 06 90 	st.w	sp[1680],r9
80005c6e:	87 1e       	st.w	r3[0x4],lr
80005c70:	fb 48 06 8c 	st.w	sp[1676],r8
80005c74:	58 78       	cp.w	r8,7
80005c76:	e0 89 00 04 	brgt	80005c7e <_vfprintf_r+0x18c2>
80005c7a:	2f 83       	sub	r3,-8
80005c7c:	c0 b8       	rjmp	80005c92 <_vfprintf_r+0x18d6>
80005c7e:	fa ca f9 78 	sub	r10,sp,-1672
80005c82:	02 9b       	mov	r11,r1
80005c84:	08 9c       	mov	r12,r4
80005c86:	fe b0 f3 8d 	rcall	800043a0 <__sprint_r>
80005c8a:	e0 81 03 18 	brne	800062ba <_vfprintf_r+0x1efe>
80005c8e:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c92:	ed b5 00 08 	bld	r5,0x8
80005c96:	c0 b0       	breq	80005cac <_vfprintf_r+0x18f0>
80005c98:	fa f8 06 90 	ld.w	r8,sp[1680]
80005c9c:	87 12       	st.w	r3[0x4],r2
80005c9e:	87 06       	st.w	r3[0x0],r6
80005ca0:	f0 02 00 02 	add	r2,r8,r2
80005ca4:	fb 42 06 90 	st.w	sp[1680],r2
80005ca8:	e0 8f 01 d4 	bral	80006050 <_vfprintf_r+0x1c94>
80005cac:	e0 40 00 65 	cp.w	r0,101
80005cb0:	e0 8a 01 d6 	brle	8000605c <_vfprintf_r+0x1ca0>
80005cb4:	30 08       	mov	r8,0
80005cb6:	30 09       	mov	r9,0
80005cb8:	40 5b       	lddsp	r11,sp[0x14]
80005cba:	40 7a       	lddsp	r10,sp[0x1c]
80005cbc:	e0 a0 17 ed 	rcall	80008c96 <__avr32_f64_cmp_eq>
80005cc0:	c7 90       	breq	80005db2 <_vfprintf_r+0x19f6>
80005cc2:	fa f8 06 90 	ld.w	r8,sp[1680]
80005cc6:	fe c9 bc 66 	sub	r9,pc,-17306
80005cca:	2f f8       	sub	r8,-1
80005ccc:	87 09       	st.w	r3[0x0],r9
80005cce:	fb 48 06 90 	st.w	sp[1680],r8
80005cd2:	30 19       	mov	r9,1
80005cd4:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005cd8:	87 19       	st.w	r3[0x4],r9
80005cda:	2f f8       	sub	r8,-1
80005cdc:	fb 48 06 8c 	st.w	sp[1676],r8
80005ce0:	58 78       	cp.w	r8,7
80005ce2:	e0 89 00 05 	brgt	80005cec <_vfprintf_r+0x1930>
80005ce6:	2f 83       	sub	r3,-8
80005ce8:	c0 c8       	rjmp	80005d00 <_vfprintf_r+0x1944>
80005cea:	d7 03       	nop
80005cec:	fa ca f9 78 	sub	r10,sp,-1672
80005cf0:	02 9b       	mov	r11,r1
80005cf2:	08 9c       	mov	r12,r4
80005cf4:	fe b0 f3 56 	rcall	800043a0 <__sprint_r>
80005cf8:	e0 81 02 e1 	brne	800062ba <_vfprintf_r+0x1efe>
80005cfc:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d00:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005d04:	40 6c       	lddsp	r12,sp[0x18]
80005d06:	18 38       	cp.w	r8,r12
80005d08:	c0 55       	brlt	80005d12 <_vfprintf_r+0x1956>
80005d0a:	ed b5 00 00 	bld	r5,0x0
80005d0e:	e0 81 02 6b 	brne	800061e4 <_vfprintf_r+0x1e28>
80005d12:	fa f8 06 90 	ld.w	r8,sp[1680]
80005d16:	2f f8       	sub	r8,-1
80005d18:	40 cb       	lddsp	r11,sp[0x30]
80005d1a:	fb 48 06 90 	st.w	sp[1680],r8
80005d1e:	30 19       	mov	r9,1
80005d20:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005d24:	87 0b       	st.w	r3[0x0],r11
80005d26:	2f f8       	sub	r8,-1
80005d28:	87 19       	st.w	r3[0x4],r9
80005d2a:	fb 48 06 8c 	st.w	sp[1676],r8
80005d2e:	58 78       	cp.w	r8,7
80005d30:	e0 89 00 04 	brgt	80005d38 <_vfprintf_r+0x197c>
80005d34:	2f 83       	sub	r3,-8
80005d36:	c0 b8       	rjmp	80005d4c <_vfprintf_r+0x1990>
80005d38:	fa ca f9 78 	sub	r10,sp,-1672
80005d3c:	02 9b       	mov	r11,r1
80005d3e:	08 9c       	mov	r12,r4
80005d40:	fe b0 f3 30 	rcall	800043a0 <__sprint_r>
80005d44:	e0 81 02 bb 	brne	800062ba <_vfprintf_r+0x1efe>
80005d48:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d4c:	40 66       	lddsp	r6,sp[0x18]
80005d4e:	20 16       	sub	r6,1
80005d50:	58 06       	cp.w	r6,0
80005d52:	e0 89 00 1d 	brgt	80005d8c <_vfprintf_r+0x19d0>
80005d56:	e0 8f 02 47 	bral	800061e4 <_vfprintf_r+0x1e28>
80005d5a:	2f 09       	sub	r9,-16
80005d5c:	2f f8       	sub	r8,-1
80005d5e:	fb 49 06 90 	st.w	sp[1680],r9
80005d62:	87 02       	st.w	r3[0x0],r2
80005d64:	87 10       	st.w	r3[0x4],r0
80005d66:	fb 48 06 8c 	st.w	sp[1676],r8
80005d6a:	58 78       	cp.w	r8,7
80005d6c:	e0 89 00 04 	brgt	80005d74 <_vfprintf_r+0x19b8>
80005d70:	2f 83       	sub	r3,-8
80005d72:	c0 b8       	rjmp	80005d88 <_vfprintf_r+0x19cc>
80005d74:	fa ca f9 78 	sub	r10,sp,-1672
80005d78:	02 9b       	mov	r11,r1
80005d7a:	08 9c       	mov	r12,r4
80005d7c:	fe b0 f3 12 	rcall	800043a0 <__sprint_r>
80005d80:	e0 81 02 9d 	brne	800062ba <_vfprintf_r+0x1efe>
80005d84:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d88:	21 06       	sub	r6,16
80005d8a:	c0 48       	rjmp	80005d92 <_vfprintf_r+0x19d6>
80005d8c:	fe c2 bd 18 	sub	r2,pc,-17128
80005d90:	31 00       	mov	r0,16
80005d92:	fa f9 06 90 	ld.w	r9,sp[1680]
80005d96:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005d9a:	fe ca bd 26 	sub	r10,pc,-17114
80005d9e:	59 06       	cp.w	r6,16
80005da0:	fe 99 ff dd 	brgt	80005d5a <_vfprintf_r+0x199e>
80005da4:	0c 09       	add	r9,r6
80005da6:	87 0a       	st.w	r3[0x0],r10
80005da8:	fb 49 06 90 	st.w	sp[1680],r9
80005dac:	2f f8       	sub	r8,-1
80005dae:	87 16       	st.w	r3[0x4],r6
80005db0:	c5 39       	rjmp	80006056 <_vfprintf_r+0x1c9a>
80005db2:	fa fa 06 ac 	ld.w	r10,sp[1708]
80005db6:	58 0a       	cp.w	r10,0
80005db8:	e0 89 00 92 	brgt	80005edc <_vfprintf_r+0x1b20>
80005dbc:	fa f8 06 90 	ld.w	r8,sp[1680]
80005dc0:	fe c9 bd 60 	sub	r9,pc,-17056
80005dc4:	2f f8       	sub	r8,-1
80005dc6:	87 09       	st.w	r3[0x0],r9
80005dc8:	fb 48 06 90 	st.w	sp[1680],r8
80005dcc:	30 19       	mov	r9,1
80005dce:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005dd2:	87 19       	st.w	r3[0x4],r9
80005dd4:	2f f8       	sub	r8,-1
80005dd6:	fb 48 06 8c 	st.w	sp[1676],r8
80005dda:	58 78       	cp.w	r8,7
80005ddc:	e0 89 00 04 	brgt	80005de4 <_vfprintf_r+0x1a28>
80005de0:	2f 83       	sub	r3,-8
80005de2:	c0 b8       	rjmp	80005df8 <_vfprintf_r+0x1a3c>
80005de4:	fa ca f9 78 	sub	r10,sp,-1672
80005de8:	02 9b       	mov	r11,r1
80005dea:	08 9c       	mov	r12,r4
80005dec:	fe b0 f2 da 	rcall	800043a0 <__sprint_r>
80005df0:	e0 81 02 65 	brne	800062ba <_vfprintf_r+0x1efe>
80005df4:	fa c3 f9 e0 	sub	r3,sp,-1568
80005df8:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005dfc:	58 08       	cp.w	r8,0
80005dfe:	c0 81       	brne	80005e0e <_vfprintf_r+0x1a52>
80005e00:	40 6a       	lddsp	r10,sp[0x18]
80005e02:	58 0a       	cp.w	r10,0
80005e04:	c0 51       	brne	80005e0e <_vfprintf_r+0x1a52>
80005e06:	ed b5 00 00 	bld	r5,0x0
80005e0a:	e0 81 01 ed 	brne	800061e4 <_vfprintf_r+0x1e28>
80005e0e:	40 c9       	lddsp	r9,sp[0x30]
80005e10:	fa f8 06 90 	ld.w	r8,sp[1680]
80005e14:	2f f8       	sub	r8,-1
80005e16:	87 09       	st.w	r3[0x0],r9
80005e18:	fb 48 06 90 	st.w	sp[1680],r8
80005e1c:	30 19       	mov	r9,1
80005e1e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e22:	87 19       	st.w	r3[0x4],r9
80005e24:	2f f8       	sub	r8,-1
80005e26:	fb 48 06 8c 	st.w	sp[1676],r8
80005e2a:	58 78       	cp.w	r8,7
80005e2c:	e0 89 00 04 	brgt	80005e34 <_vfprintf_r+0x1a78>
80005e30:	2f 83       	sub	r3,-8
80005e32:	c0 b8       	rjmp	80005e48 <_vfprintf_r+0x1a8c>
80005e34:	fa ca f9 78 	sub	r10,sp,-1672
80005e38:	02 9b       	mov	r11,r1
80005e3a:	08 9c       	mov	r12,r4
80005e3c:	fe b0 f2 b2 	rcall	800043a0 <__sprint_r>
80005e40:	e0 81 02 3d 	brne	800062ba <_vfprintf_r+0x1efe>
80005e44:	fa c3 f9 e0 	sub	r3,sp,-1568
80005e48:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005e4c:	5c 32       	neg	r2
80005e4e:	58 02       	cp.w	r2,0
80005e50:	e0 89 00 1d 	brgt	80005e8a <_vfprintf_r+0x1ace>
80005e54:	c3 d8       	rjmp	80005ece <_vfprintf_r+0x1b12>
80005e56:	2f 09       	sub	r9,-16
80005e58:	2f f8       	sub	r8,-1
80005e5a:	31 0e       	mov	lr,16
80005e5c:	fb 49 06 90 	st.w	sp[1680],r9
80005e60:	87 00       	st.w	r3[0x0],r0
80005e62:	87 1e       	st.w	r3[0x4],lr
80005e64:	fb 48 06 8c 	st.w	sp[1676],r8
80005e68:	58 78       	cp.w	r8,7
80005e6a:	e0 89 00 04 	brgt	80005e72 <_vfprintf_r+0x1ab6>
80005e6e:	2f 83       	sub	r3,-8
80005e70:	c0 b8       	rjmp	80005e86 <_vfprintf_r+0x1aca>
80005e72:	fa ca f9 78 	sub	r10,sp,-1672
80005e76:	02 9b       	mov	r11,r1
80005e78:	08 9c       	mov	r12,r4
80005e7a:	fe b0 f2 93 	rcall	800043a0 <__sprint_r>
80005e7e:	e0 81 02 1e 	brne	800062ba <_vfprintf_r+0x1efe>
80005e82:	fa c3 f9 e0 	sub	r3,sp,-1568
80005e86:	21 02       	sub	r2,16
80005e88:	c0 38       	rjmp	80005e8e <_vfprintf_r+0x1ad2>
80005e8a:	fe c0 be 16 	sub	r0,pc,-16874
80005e8e:	fa f9 06 90 	ld.w	r9,sp[1680]
80005e92:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e96:	fe ca be 22 	sub	r10,pc,-16862
80005e9a:	59 02       	cp.w	r2,16
80005e9c:	fe 99 ff dd 	brgt	80005e56 <_vfprintf_r+0x1a9a>
80005ea0:	04 09       	add	r9,r2
80005ea2:	2f f8       	sub	r8,-1
80005ea4:	87 0a       	st.w	r3[0x0],r10
80005ea6:	fb 49 06 90 	st.w	sp[1680],r9
80005eaa:	87 12       	st.w	r3[0x4],r2
80005eac:	fb 48 06 8c 	st.w	sp[1676],r8
80005eb0:	58 78       	cp.w	r8,7
80005eb2:	e0 89 00 04 	brgt	80005eba <_vfprintf_r+0x1afe>
80005eb6:	2f 83       	sub	r3,-8
80005eb8:	c0 b8       	rjmp	80005ece <_vfprintf_r+0x1b12>
80005eba:	fa ca f9 78 	sub	r10,sp,-1672
80005ebe:	02 9b       	mov	r11,r1
80005ec0:	08 9c       	mov	r12,r4
80005ec2:	fe b0 f2 6f 	rcall	800043a0 <__sprint_r>
80005ec6:	e0 81 01 fa 	brne	800062ba <_vfprintf_r+0x1efe>
80005eca:	fa c3 f9 e0 	sub	r3,sp,-1568
80005ece:	40 6c       	lddsp	r12,sp[0x18]
80005ed0:	fa f8 06 90 	ld.w	r8,sp[1680]
80005ed4:	87 06       	st.w	r3[0x0],r6
80005ed6:	87 1c       	st.w	r3[0x4],r12
80005ed8:	18 08       	add	r8,r12
80005eda:	cb 98       	rjmp	8000604c <_vfprintf_r+0x1c90>
80005edc:	fa f9 06 90 	ld.w	r9,sp[1680]
80005ee0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005ee4:	40 6b       	lddsp	r11,sp[0x18]
80005ee6:	16 3a       	cp.w	r10,r11
80005ee8:	c6 f5       	brlt	80005fc6 <_vfprintf_r+0x1c0a>
80005eea:	16 09       	add	r9,r11
80005eec:	2f f8       	sub	r8,-1
80005eee:	87 06       	st.w	r3[0x0],r6
80005ef0:	fb 49 06 90 	st.w	sp[1680],r9
80005ef4:	87 1b       	st.w	r3[0x4],r11
80005ef6:	fb 48 06 8c 	st.w	sp[1676],r8
80005efa:	58 78       	cp.w	r8,7
80005efc:	e0 89 00 04 	brgt	80005f04 <_vfprintf_r+0x1b48>
80005f00:	2f 83       	sub	r3,-8
80005f02:	c0 b8       	rjmp	80005f18 <_vfprintf_r+0x1b5c>
80005f04:	fa ca f9 78 	sub	r10,sp,-1672
80005f08:	02 9b       	mov	r11,r1
80005f0a:	08 9c       	mov	r12,r4
80005f0c:	fe b0 f2 4a 	rcall	800043a0 <__sprint_r>
80005f10:	e0 81 01 d5 	brne	800062ba <_vfprintf_r+0x1efe>
80005f14:	fa c3 f9 e0 	sub	r3,sp,-1568
80005f18:	fa f6 06 ac 	ld.w	r6,sp[1708]
80005f1c:	40 6a       	lddsp	r10,sp[0x18]
80005f1e:	14 16       	sub	r6,r10
80005f20:	58 06       	cp.w	r6,0
80005f22:	e0 89 00 1c 	brgt	80005f5a <_vfprintf_r+0x1b9e>
80005f26:	c3 d8       	rjmp	80005fa0 <_vfprintf_r+0x1be4>
80005f28:	2f 09       	sub	r9,-16
80005f2a:	2f f8       	sub	r8,-1
80005f2c:	fb 49 06 90 	st.w	sp[1680],r9
80005f30:	87 02       	st.w	r3[0x0],r2
80005f32:	87 10       	st.w	r3[0x4],r0
80005f34:	fb 48 06 8c 	st.w	sp[1676],r8
80005f38:	58 78       	cp.w	r8,7
80005f3a:	e0 89 00 04 	brgt	80005f42 <_vfprintf_r+0x1b86>
80005f3e:	2f 83       	sub	r3,-8
80005f40:	c0 b8       	rjmp	80005f56 <_vfprintf_r+0x1b9a>
80005f42:	fa ca f9 78 	sub	r10,sp,-1672
80005f46:	02 9b       	mov	r11,r1
80005f48:	08 9c       	mov	r12,r4
80005f4a:	fe b0 f2 2b 	rcall	800043a0 <__sprint_r>
80005f4e:	e0 81 01 b6 	brne	800062ba <_vfprintf_r+0x1efe>
80005f52:	fa c3 f9 e0 	sub	r3,sp,-1568
80005f56:	21 06       	sub	r6,16
80005f58:	c0 48       	rjmp	80005f60 <_vfprintf_r+0x1ba4>
80005f5a:	fe c2 be e6 	sub	r2,pc,-16666
80005f5e:	31 00       	mov	r0,16
80005f60:	fa f9 06 90 	ld.w	r9,sp[1680]
80005f64:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005f68:	fe ca be f4 	sub	r10,pc,-16652
80005f6c:	59 06       	cp.w	r6,16
80005f6e:	fe 99 ff dd 	brgt	80005f28 <_vfprintf_r+0x1b6c>
80005f72:	0c 09       	add	r9,r6
80005f74:	2f f8       	sub	r8,-1
80005f76:	87 0a       	st.w	r3[0x0],r10
80005f78:	fb 49 06 90 	st.w	sp[1680],r9
80005f7c:	87 16       	st.w	r3[0x4],r6
80005f7e:	fb 48 06 8c 	st.w	sp[1676],r8
80005f82:	58 78       	cp.w	r8,7
80005f84:	e0 89 00 04 	brgt	80005f8c <_vfprintf_r+0x1bd0>
80005f88:	2f 83       	sub	r3,-8
80005f8a:	c0 b8       	rjmp	80005fa0 <_vfprintf_r+0x1be4>
80005f8c:	fa ca f9 78 	sub	r10,sp,-1672
80005f90:	02 9b       	mov	r11,r1
80005f92:	08 9c       	mov	r12,r4
80005f94:	fe b0 f2 06 	rcall	800043a0 <__sprint_r>
80005f98:	e0 81 01 91 	brne	800062ba <_vfprintf_r+0x1efe>
80005f9c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005fa0:	ed b5 00 00 	bld	r5,0x0
80005fa4:	e0 81 01 20 	brne	800061e4 <_vfprintf_r+0x1e28>
80005fa8:	40 c9       	lddsp	r9,sp[0x30]
80005faa:	fa f8 06 90 	ld.w	r8,sp[1680]
80005fae:	2f f8       	sub	r8,-1
80005fb0:	87 09       	st.w	r3[0x0],r9
80005fb2:	fb 48 06 90 	st.w	sp[1680],r8
80005fb6:	30 19       	mov	r9,1
80005fb8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005fbc:	87 19       	st.w	r3[0x4],r9
80005fbe:	2f f8       	sub	r8,-1
80005fc0:	fb 48 06 8c 	st.w	sp[1676],r8
80005fc4:	c0 29       	rjmp	800061c8 <_vfprintf_r+0x1e0c>
80005fc6:	14 09       	add	r9,r10
80005fc8:	2f f8       	sub	r8,-1
80005fca:	fb 49 06 90 	st.w	sp[1680],r9
80005fce:	87 06       	st.w	r3[0x0],r6
80005fd0:	87 1a       	st.w	r3[0x4],r10
80005fd2:	fb 48 06 8c 	st.w	sp[1676],r8
80005fd6:	58 78       	cp.w	r8,7
80005fd8:	e0 89 00 04 	brgt	80005fe0 <_vfprintf_r+0x1c24>
80005fdc:	2f 83       	sub	r3,-8
80005fde:	c0 b8       	rjmp	80005ff4 <_vfprintf_r+0x1c38>
80005fe0:	fa ca f9 78 	sub	r10,sp,-1672
80005fe4:	02 9b       	mov	r11,r1
80005fe6:	08 9c       	mov	r12,r4
80005fe8:	fe b0 f1 dc 	rcall	800043a0 <__sprint_r>
80005fec:	e0 81 01 67 	brne	800062ba <_vfprintf_r+0x1efe>
80005ff0:	fa c3 f9 e0 	sub	r3,sp,-1568
80005ff4:	40 c8       	lddsp	r8,sp[0x30]
80005ff6:	87 08       	st.w	r3[0x0],r8
80005ff8:	fa f8 06 90 	ld.w	r8,sp[1680]
80005ffc:	2f f8       	sub	r8,-1
80005ffe:	30 19       	mov	r9,1
80006000:	fb 48 06 90 	st.w	sp[1680],r8
80006004:	87 19       	st.w	r3[0x4],r9
80006006:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000600a:	2f f8       	sub	r8,-1
8000600c:	fb 48 06 8c 	st.w	sp[1676],r8
80006010:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006014:	58 78       	cp.w	r8,7
80006016:	e0 89 00 04 	brgt	8000601e <_vfprintf_r+0x1c62>
8000601a:	2f 83       	sub	r3,-8
8000601c:	c0 b8       	rjmp	80006032 <_vfprintf_r+0x1c76>
8000601e:	fa ca f9 78 	sub	r10,sp,-1672
80006022:	02 9b       	mov	r11,r1
80006024:	08 9c       	mov	r12,r4
80006026:	fe b0 f1 bd 	rcall	800043a0 <__sprint_r>
8000602a:	e0 81 01 48 	brne	800062ba <_vfprintf_r+0x1efe>
8000602e:	fa c3 f9 e0 	sub	r3,sp,-1568
80006032:	04 06       	add	r6,r2
80006034:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006038:	87 06       	st.w	r3[0x0],r6
8000603a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000603e:	40 66       	lddsp	r6,sp[0x18]
80006040:	40 6e       	lddsp	lr,sp[0x18]
80006042:	10 16       	sub	r6,r8
80006044:	f2 08 01 08 	sub	r8,r9,r8
80006048:	87 16       	st.w	r3[0x4],r6
8000604a:	1c 08       	add	r8,lr
8000604c:	fb 48 06 90 	st.w	sp[1680],r8
80006050:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006054:	2f f8       	sub	r8,-1
80006056:	fb 48 06 8c 	st.w	sp[1676],r8
8000605a:	cb 78       	rjmp	800061c8 <_vfprintf_r+0x1e0c>
8000605c:	40 6c       	lddsp	r12,sp[0x18]
8000605e:	58 1c       	cp.w	r12,1
80006060:	e0 89 00 06 	brgt	8000606c <_vfprintf_r+0x1cb0>
80006064:	ed b5 00 00 	bld	r5,0x0
80006068:	e0 81 00 85 	brne	80006172 <_vfprintf_r+0x1db6>
8000606c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006070:	2f f8       	sub	r8,-1
80006072:	30 19       	mov	r9,1
80006074:	fb 48 06 90 	st.w	sp[1680],r8
80006078:	87 06       	st.w	r3[0x0],r6
8000607a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000607e:	87 19       	st.w	r3[0x4],r9
80006080:	2f f8       	sub	r8,-1
80006082:	fb 48 06 8c 	st.w	sp[1676],r8
80006086:	58 78       	cp.w	r8,7
80006088:	e0 89 00 04 	brgt	80006090 <_vfprintf_r+0x1cd4>
8000608c:	2f 83       	sub	r3,-8
8000608e:	c0 b8       	rjmp	800060a4 <_vfprintf_r+0x1ce8>
80006090:	fa ca f9 78 	sub	r10,sp,-1672
80006094:	02 9b       	mov	r11,r1
80006096:	08 9c       	mov	r12,r4
80006098:	fe b0 f1 84 	rcall	800043a0 <__sprint_r>
8000609c:	e0 81 01 0f 	brne	800062ba <_vfprintf_r+0x1efe>
800060a0:	fa c3 f9 e0 	sub	r3,sp,-1568
800060a4:	fa f8 06 90 	ld.w	r8,sp[1680]
800060a8:	2f f8       	sub	r8,-1
800060aa:	40 cb       	lddsp	r11,sp[0x30]
800060ac:	fb 48 06 90 	st.w	sp[1680],r8
800060b0:	30 19       	mov	r9,1
800060b2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800060b6:	87 0b       	st.w	r3[0x0],r11
800060b8:	2f f8       	sub	r8,-1
800060ba:	87 19       	st.w	r3[0x4],r9
800060bc:	fb 48 06 8c 	st.w	sp[1676],r8
800060c0:	58 78       	cp.w	r8,7
800060c2:	e0 89 00 05 	brgt	800060cc <_vfprintf_r+0x1d10>
800060c6:	2f 83       	sub	r3,-8
800060c8:	c0 c8       	rjmp	800060e0 <_vfprintf_r+0x1d24>
800060ca:	d7 03       	nop
800060cc:	fa ca f9 78 	sub	r10,sp,-1672
800060d0:	02 9b       	mov	r11,r1
800060d2:	08 9c       	mov	r12,r4
800060d4:	fe b0 f1 66 	rcall	800043a0 <__sprint_r>
800060d8:	e0 81 00 f1 	brne	800062ba <_vfprintf_r+0x1efe>
800060dc:	fa c3 f9 e0 	sub	r3,sp,-1568
800060e0:	30 08       	mov	r8,0
800060e2:	30 09       	mov	r9,0
800060e4:	40 5b       	lddsp	r11,sp[0x14]
800060e6:	40 7a       	lddsp	r10,sp[0x1c]
800060e8:	e0 a0 15 d7 	rcall	80008c96 <__avr32_f64_cmp_eq>
800060ec:	40 68       	lddsp	r8,sp[0x18]
800060ee:	20 18       	sub	r8,1
800060f0:	58 0c       	cp.w	r12,0
800060f2:	c0 d1       	brne	8000610c <_vfprintf_r+0x1d50>
800060f4:	2f f6       	sub	r6,-1
800060f6:	87 18       	st.w	r3[0x4],r8
800060f8:	87 06       	st.w	r3[0x0],r6
800060fa:	fa f6 06 90 	ld.w	r6,sp[1680]
800060fe:	10 06       	add	r6,r8
80006100:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006104:	fb 46 06 90 	st.w	sp[1680],r6
80006108:	2f f8       	sub	r8,-1
8000610a:	c3 18       	rjmp	8000616c <_vfprintf_r+0x1db0>
8000610c:	10 96       	mov	r6,r8
8000610e:	58 08       	cp.w	r8,0
80006110:	e0 89 00 1c 	brgt	80006148 <_vfprintf_r+0x1d8c>
80006114:	c4 b8       	rjmp	800061aa <_vfprintf_r+0x1dee>
80006116:	2f 09       	sub	r9,-16
80006118:	2f f8       	sub	r8,-1
8000611a:	fb 49 06 90 	st.w	sp[1680],r9
8000611e:	87 02       	st.w	r3[0x0],r2
80006120:	87 10       	st.w	r3[0x4],r0
80006122:	fb 48 06 8c 	st.w	sp[1676],r8
80006126:	58 78       	cp.w	r8,7
80006128:	e0 89 00 04 	brgt	80006130 <_vfprintf_r+0x1d74>
8000612c:	2f 83       	sub	r3,-8
8000612e:	c0 b8       	rjmp	80006144 <_vfprintf_r+0x1d88>
80006130:	fa ca f9 78 	sub	r10,sp,-1672
80006134:	02 9b       	mov	r11,r1
80006136:	08 9c       	mov	r12,r4
80006138:	fe b0 f1 34 	rcall	800043a0 <__sprint_r>
8000613c:	e0 81 00 bf 	brne	800062ba <_vfprintf_r+0x1efe>
80006140:	fa c3 f9 e0 	sub	r3,sp,-1568
80006144:	21 06       	sub	r6,16
80006146:	c0 48       	rjmp	8000614e <_vfprintf_r+0x1d92>
80006148:	fe c2 c0 d4 	sub	r2,pc,-16172
8000614c:	31 00       	mov	r0,16
8000614e:	fa f9 06 90 	ld.w	r9,sp[1680]
80006152:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006156:	fe ca c0 e2 	sub	r10,pc,-16158
8000615a:	59 06       	cp.w	r6,16
8000615c:	fe 99 ff dd 	brgt	80006116 <_vfprintf_r+0x1d5a>
80006160:	0c 09       	add	r9,r6
80006162:	87 0a       	st.w	r3[0x0],r10
80006164:	fb 49 06 90 	st.w	sp[1680],r9
80006168:	2f f8       	sub	r8,-1
8000616a:	87 16       	st.w	r3[0x4],r6
8000616c:	fb 48 06 8c 	st.w	sp[1676],r8
80006170:	c0 e8       	rjmp	8000618c <_vfprintf_r+0x1dd0>
80006172:	fa f8 06 90 	ld.w	r8,sp[1680]
80006176:	2f f8       	sub	r8,-1
80006178:	30 19       	mov	r9,1
8000617a:	fb 48 06 90 	st.w	sp[1680],r8
8000617e:	87 06       	st.w	r3[0x0],r6
80006180:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006184:	87 19       	st.w	r3[0x4],r9
80006186:	2f f8       	sub	r8,-1
80006188:	fb 48 06 8c 	st.w	sp[1676],r8
8000618c:	58 78       	cp.w	r8,7
8000618e:	e0 89 00 04 	brgt	80006196 <_vfprintf_r+0x1dda>
80006192:	2f 83       	sub	r3,-8
80006194:	c0 b8       	rjmp	800061aa <_vfprintf_r+0x1dee>
80006196:	fa ca f9 78 	sub	r10,sp,-1672
8000619a:	02 9b       	mov	r11,r1
8000619c:	08 9c       	mov	r12,r4
8000619e:	fe b0 f1 01 	rcall	800043a0 <__sprint_r>
800061a2:	e0 81 00 8c 	brne	800062ba <_vfprintf_r+0x1efe>
800061a6:	fa c3 f9 e0 	sub	r3,sp,-1568
800061aa:	40 ea       	lddsp	r10,sp[0x38]
800061ac:	fa f8 06 90 	ld.w	r8,sp[1680]
800061b0:	14 08       	add	r8,r10
800061b2:	fa c9 f9 64 	sub	r9,sp,-1692
800061b6:	fb 48 06 90 	st.w	sp[1680],r8
800061ba:	87 1a       	st.w	r3[0x4],r10
800061bc:	fa f8 06 8c 	ld.w	r8,sp[1676]
800061c0:	87 09       	st.w	r3[0x0],r9
800061c2:	2f f8       	sub	r8,-1
800061c4:	fb 48 06 8c 	st.w	sp[1676],r8
800061c8:	58 78       	cp.w	r8,7
800061ca:	e0 89 00 04 	brgt	800061d2 <_vfprintf_r+0x1e16>
800061ce:	2f 83       	sub	r3,-8
800061d0:	c0 a8       	rjmp	800061e4 <_vfprintf_r+0x1e28>
800061d2:	fa ca f9 78 	sub	r10,sp,-1672
800061d6:	02 9b       	mov	r11,r1
800061d8:	08 9c       	mov	r12,r4
800061da:	fe b0 f0 e3 	rcall	800043a0 <__sprint_r>
800061de:	c6 e1       	brne	800062ba <_vfprintf_r+0x1efe>
800061e0:	fa c3 f9 e0 	sub	r3,sp,-1568
800061e4:	e2 15 00 04 	andl	r5,0x4,COH
800061e8:	c3 f0       	breq	80006266 <_vfprintf_r+0x1eaa>
800061ea:	40 86       	lddsp	r6,sp[0x20]
800061ec:	40 39       	lddsp	r9,sp[0xc]
800061ee:	12 16       	sub	r6,r9
800061f0:	58 06       	cp.w	r6,0
800061f2:	e0 89 00 1a 	brgt	80006226 <_vfprintf_r+0x1e6a>
800061f6:	c3 88       	rjmp	80006266 <_vfprintf_r+0x1eaa>
800061f8:	2f 09       	sub	r9,-16
800061fa:	2f f8       	sub	r8,-1
800061fc:	fb 49 06 90 	st.w	sp[1680],r9
80006200:	87 05       	st.w	r3[0x0],r5
80006202:	87 12       	st.w	r3[0x4],r2
80006204:	fb 48 06 8c 	st.w	sp[1676],r8
80006208:	58 78       	cp.w	r8,7
8000620a:	e0 89 00 04 	brgt	80006212 <_vfprintf_r+0x1e56>
8000620e:	2f 83       	sub	r3,-8
80006210:	c0 98       	rjmp	80006222 <_vfprintf_r+0x1e66>
80006212:	00 9a       	mov	r10,r0
80006214:	02 9b       	mov	r11,r1
80006216:	08 9c       	mov	r12,r4
80006218:	fe b0 f0 c4 	rcall	800043a0 <__sprint_r>
8000621c:	c4 f1       	brne	800062ba <_vfprintf_r+0x1efe>
8000621e:	fa c3 f9 e0 	sub	r3,sp,-1568
80006222:	21 06       	sub	r6,16
80006224:	c0 68       	rjmp	80006230 <_vfprintf_r+0x1e74>
80006226:	fe c5 c1 c2 	sub	r5,pc,-15934
8000622a:	31 02       	mov	r2,16
8000622c:	fa c0 f9 78 	sub	r0,sp,-1672
80006230:	fa f9 06 90 	ld.w	r9,sp[1680]
80006234:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006238:	fe ca c1 d4 	sub	r10,pc,-15916
8000623c:	59 06       	cp.w	r6,16
8000623e:	fe 99 ff dd 	brgt	800061f8 <_vfprintf_r+0x1e3c>
80006242:	0c 09       	add	r9,r6
80006244:	2f f8       	sub	r8,-1
80006246:	87 0a       	st.w	r3[0x0],r10
80006248:	87 16       	st.w	r3[0x4],r6
8000624a:	fb 49 06 90 	st.w	sp[1680],r9
8000624e:	fb 48 06 8c 	st.w	sp[1676],r8
80006252:	58 78       	cp.w	r8,7
80006254:	e0 8a 00 09 	brle	80006266 <_vfprintf_r+0x1eaa>
80006258:	fa ca f9 78 	sub	r10,sp,-1672
8000625c:	02 9b       	mov	r11,r1
8000625e:	08 9c       	mov	r12,r4
80006260:	fe b0 f0 a0 	rcall	800043a0 <__sprint_r>
80006264:	c2 b1       	brne	800062ba <_vfprintf_r+0x1efe>
80006266:	40 bc       	lddsp	r12,sp[0x2c]
80006268:	40 36       	lddsp	r6,sp[0xc]
8000626a:	40 8e       	lddsp	lr,sp[0x20]
8000626c:	ec 0e 0c 48 	max	r8,r6,lr
80006270:	10 0c       	add	r12,r8
80006272:	50 bc       	stdsp	sp[0x2c],r12
80006274:	fa f8 06 90 	ld.w	r8,sp[1680]
80006278:	58 08       	cp.w	r8,0
8000627a:	c0 80       	breq	8000628a <_vfprintf_r+0x1ece>
8000627c:	fa ca f9 78 	sub	r10,sp,-1672
80006280:	02 9b       	mov	r11,r1
80006282:	08 9c       	mov	r12,r4
80006284:	fe b0 f0 8e 	rcall	800043a0 <__sprint_r>
80006288:	c1 91       	brne	800062ba <_vfprintf_r+0x1efe>
8000628a:	30 0b       	mov	r11,0
8000628c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006290:	fb 4b 06 8c 	st.w	sp[1676],r11
80006294:	fe 9f f1 22 	bral	800044d8 <_vfprintf_r+0x11c>
80006298:	08 95       	mov	r5,r4
8000629a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000629e:	58 08       	cp.w	r8,0
800062a0:	c0 80       	breq	800062b0 <_vfprintf_r+0x1ef4>
800062a2:	08 9c       	mov	r12,r4
800062a4:	fa ca f9 78 	sub	r10,sp,-1672
800062a8:	02 9b       	mov	r11,r1
800062aa:	fe b0 f0 7b 	rcall	800043a0 <__sprint_r>
800062ae:	c0 61       	brne	800062ba <_vfprintf_r+0x1efe>
800062b0:	30 08       	mov	r8,0
800062b2:	fb 48 06 8c 	st.w	sp[1676],r8
800062b6:	c0 28       	rjmp	800062ba <_vfprintf_r+0x1efe>
800062b8:	40 41       	lddsp	r1,sp[0x10]
800062ba:	82 68       	ld.sh	r8,r1[0xc]
800062bc:	ed b8 00 06 	bld	r8,0x6
800062c0:	c0 31       	brne	800062c6 <_vfprintf_r+0x1f0a>
800062c2:	3f fa       	mov	r10,-1
800062c4:	50 ba       	stdsp	sp[0x2c],r10
800062c6:	40 bc       	lddsp	r12,sp[0x2c]
800062c8:	fe 3d f9 44 	sub	sp,-1724
800062cc:	d8 32       	popm	r0-r7,pc
800062ce:	d7 03       	nop

800062d0 <__swsetup_r>:
800062d0:	d4 21       	pushm	r4-r7,lr
800062d2:	e0 68 01 20 	mov	r8,288
800062d6:	18 96       	mov	r6,r12
800062d8:	16 97       	mov	r7,r11
800062da:	70 0c       	ld.w	r12,r8[0x0]
800062dc:	58 0c       	cp.w	r12,0
800062de:	c0 60       	breq	800062ea <__swsetup_r+0x1a>
800062e0:	78 68       	ld.w	r8,r12[0x18]
800062e2:	58 08       	cp.w	r8,0
800062e4:	c0 31       	brne	800062ea <__swsetup_r+0x1a>
800062e6:	e0 a0 07 b9 	rcall	80007258 <__sinit>
800062ea:	fe c8 c1 56 	sub	r8,pc,-16042
800062ee:	10 37       	cp.w	r7,r8
800062f0:	c0 61       	brne	800062fc <__swsetup_r+0x2c>
800062f2:	e0 68 01 20 	mov	r8,288
800062f6:	70 08       	ld.w	r8,r8[0x0]
800062f8:	70 07       	ld.w	r7,r8[0x0]
800062fa:	c1 28       	rjmp	8000631e <__swsetup_r+0x4e>
800062fc:	fe c8 c1 48 	sub	r8,pc,-16056
80006300:	10 37       	cp.w	r7,r8
80006302:	c0 61       	brne	8000630e <__swsetup_r+0x3e>
80006304:	e0 68 01 20 	mov	r8,288
80006308:	70 08       	ld.w	r8,r8[0x0]
8000630a:	70 17       	ld.w	r7,r8[0x4]
8000630c:	c0 98       	rjmp	8000631e <__swsetup_r+0x4e>
8000630e:	fe c8 c1 3a 	sub	r8,pc,-16070
80006312:	10 37       	cp.w	r7,r8
80006314:	c0 51       	brne	8000631e <__swsetup_r+0x4e>
80006316:	e0 68 01 20 	mov	r8,288
8000631a:	70 08       	ld.w	r8,r8[0x0]
8000631c:	70 27       	ld.w	r7,r8[0x8]
8000631e:	8e 68       	ld.sh	r8,r7[0xc]
80006320:	ed b8 00 03 	bld	r8,0x3
80006324:	c1 e0       	breq	80006360 <__swsetup_r+0x90>
80006326:	ed b8 00 04 	bld	r8,0x4
8000632a:	c3 e1       	brne	800063a6 <__swsetup_r+0xd6>
8000632c:	ed b8 00 02 	bld	r8,0x2
80006330:	c1 51       	brne	8000635a <__swsetup_r+0x8a>
80006332:	6e db       	ld.w	r11,r7[0x34]
80006334:	58 0b       	cp.w	r11,0
80006336:	c0 a0       	breq	8000634a <__swsetup_r+0x7a>
80006338:	ee c8 ff bc 	sub	r8,r7,-68
8000633c:	10 3b       	cp.w	r11,r8
8000633e:	c0 40       	breq	80006346 <__swsetup_r+0x76>
80006340:	0c 9c       	mov	r12,r6
80006342:	e0 a0 08 25 	rcall	8000738c <_free_r>
80006346:	30 08       	mov	r8,0
80006348:	8f d8       	st.w	r7[0x34],r8
8000634a:	8e 68       	ld.sh	r8,r7[0xc]
8000634c:	e0 18 ff db 	andl	r8,0xffdb
80006350:	ae 68       	st.h	r7[0xc],r8
80006352:	30 08       	mov	r8,0
80006354:	8f 18       	st.w	r7[0x4],r8
80006356:	6e 48       	ld.w	r8,r7[0x10]
80006358:	8f 08       	st.w	r7[0x0],r8
8000635a:	8e 68       	ld.sh	r8,r7[0xc]
8000635c:	a3 b8       	sbr	r8,0x3
8000635e:	ae 68       	st.h	r7[0xc],r8
80006360:	6e 48       	ld.w	r8,r7[0x10]
80006362:	58 08       	cp.w	r8,0
80006364:	c0 b1       	brne	8000637a <__swsetup_r+0xaa>
80006366:	8e 68       	ld.sh	r8,r7[0xc]
80006368:	e2 18 02 80 	andl	r8,0x280,COH
8000636c:	e0 48 02 00 	cp.w	r8,512
80006370:	c0 50       	breq	8000637a <__swsetup_r+0xaa>
80006372:	0c 9c       	mov	r12,r6
80006374:	0e 9b       	mov	r11,r7
80006376:	e0 a0 0a 4b 	rcall	8000780c <__smakebuf_r>
8000637a:	8e 69       	ld.sh	r9,r7[0xc]
8000637c:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80006380:	c0 70       	breq	8000638e <__swsetup_r+0xbe>
80006382:	30 08       	mov	r8,0
80006384:	8f 28       	st.w	r7[0x8],r8
80006386:	6e 58       	ld.w	r8,r7[0x14]
80006388:	5c 38       	neg	r8
8000638a:	8f 68       	st.w	r7[0x18],r8
8000638c:	c0 68       	rjmp	80006398 <__swsetup_r+0xc8>
8000638e:	ed b9 00 01 	bld	r9,0x1
80006392:	ef f8 10 05 	ld.wne	r8,r7[0x14]
80006396:	8f 28       	st.w	r7[0x8],r8
80006398:	6e 48       	ld.w	r8,r7[0x10]
8000639a:	58 08       	cp.w	r8,0
8000639c:	c0 61       	brne	800063a8 <__swsetup_r+0xd8>
8000639e:	8e 68       	ld.sh	r8,r7[0xc]
800063a0:	ed b8 00 07 	bld	r8,0x7
800063a4:	c0 21       	brne	800063a8 <__swsetup_r+0xd8>
800063a6:	dc 2a       	popm	r4-r7,pc,r12=-1
800063a8:	d8 2a       	popm	r4-r7,pc,r12=0
800063aa:	d7 03       	nop

800063ac <quorem>:
800063ac:	d4 31       	pushm	r0-r7,lr
800063ae:	20 2d       	sub	sp,8
800063b0:	18 97       	mov	r7,r12
800063b2:	78 48       	ld.w	r8,r12[0x10]
800063b4:	76 46       	ld.w	r6,r11[0x10]
800063b6:	0c 38       	cp.w	r8,r6
800063b8:	c0 34       	brge	800063be <quorem+0x12>
800063ba:	30 0c       	mov	r12,0
800063bc:	c8 58       	rjmp	800064c6 <quorem+0x11a>
800063be:	ec c2 ff fc 	sub	r2,r6,-4
800063c2:	f6 c3 ff ec 	sub	r3,r11,-20
800063c6:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
800063ca:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
800063ce:	2f f9       	sub	r9,-1
800063d0:	20 16       	sub	r6,1
800063d2:	f8 09 0d 08 	divu	r8,r12,r9
800063d6:	f6 02 00 22 	add	r2,r11,r2<<0x2
800063da:	ee c4 ff ec 	sub	r4,r7,-20
800063de:	10 95       	mov	r5,r8
800063e0:	58 08       	cp.w	r8,0
800063e2:	c4 10       	breq	80006464 <quorem+0xb8>
800063e4:	30 09       	mov	r9,0
800063e6:	06 9a       	mov	r10,r3
800063e8:	08 98       	mov	r8,r4
800063ea:	12 91       	mov	r1,r9
800063ec:	50 0b       	stdsp	sp[0x0],r11
800063ee:	70 0e       	ld.w	lr,r8[0x0]
800063f0:	b1 8e       	lsr	lr,0x10
800063f2:	50 1e       	stdsp	sp[0x4],lr
800063f4:	15 0e       	ld.w	lr,r10++
800063f6:	fc 00 16 10 	lsr	r0,lr,0x10
800063fa:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800063fe:	ea 0e 03 41 	mac	r1,r5,lr
80006402:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
80006406:	b1 81       	lsr	r1,0x10
80006408:	40 1b       	lddsp	r11,sp[0x4]
8000640a:	ea 00 02 40 	mul	r0,r5,r0
8000640e:	e2 00 00 00 	add	r0,r1,r0
80006412:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
80006416:	02 1b       	sub	r11,r1
80006418:	50 1b       	stdsp	sp[0x4],r11
8000641a:	70 0b       	ld.w	r11,r8[0x0]
8000641c:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80006420:	02 09       	add	r9,r1
80006422:	f2 0e 01 0e 	sub	lr,r9,lr
80006426:	b0 1e       	st.h	r8[0x2],lr
80006428:	fc 09 14 10 	asr	r9,lr,0x10
8000642c:	40 1e       	lddsp	lr,sp[0x4]
8000642e:	fc 09 00 09 	add	r9,lr,r9
80006432:	b0 09       	st.h	r8[0x0],r9
80006434:	e0 01 16 10 	lsr	r1,r0,0x10
80006438:	2f c8       	sub	r8,-4
8000643a:	b1 49       	asr	r9,0x10
8000643c:	04 3a       	cp.w	r10,r2
8000643e:	fe 98 ff d8 	brls	800063ee <quorem+0x42>
80006442:	40 0b       	lddsp	r11,sp[0x0]
80006444:	58 0c       	cp.w	r12,0
80006446:	c0 f1       	brne	80006464 <quorem+0xb8>
80006448:	ec c8 ff fb 	sub	r8,r6,-5
8000644c:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006450:	c0 28       	rjmp	80006454 <quorem+0xa8>
80006452:	20 16       	sub	r6,1
80006454:	20 48       	sub	r8,4
80006456:	08 38       	cp.w	r8,r4
80006458:	e0 88 00 05 	brls	80006462 <quorem+0xb6>
8000645c:	70 09       	ld.w	r9,r8[0x0]
8000645e:	58 09       	cp.w	r9,0
80006460:	cf 90       	breq	80006452 <quorem+0xa6>
80006462:	8f 46       	st.w	r7[0x10],r6
80006464:	0e 9c       	mov	r12,r7
80006466:	e0 a0 0c f4 	rcall	80007e4e <__mcmp>
8000646a:	c2 d5       	brlt	800064c4 <quorem+0x118>
8000646c:	2f f5       	sub	r5,-1
8000646e:	08 98       	mov	r8,r4
80006470:	30 09       	mov	r9,0
80006472:	07 0b       	ld.w	r11,r3++
80006474:	f6 0a 16 10 	lsr	r10,r11,0x10
80006478:	70 0c       	ld.w	r12,r8[0x0]
8000647a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000647e:	f8 0e 16 10 	lsr	lr,r12,0x10
80006482:	14 1e       	sub	lr,r10
80006484:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80006488:	16 1a       	sub	r10,r11
8000648a:	12 0a       	add	r10,r9
8000648c:	b0 1a       	st.h	r8[0x2],r10
8000648e:	b1 4a       	asr	r10,0x10
80006490:	fc 0a 00 09 	add	r9,lr,r10
80006494:	b0 09       	st.h	r8[0x0],r9
80006496:	2f c8       	sub	r8,-4
80006498:	b1 49       	asr	r9,0x10
8000649a:	04 33       	cp.w	r3,r2
8000649c:	fe 98 ff eb 	brls	80006472 <quorem+0xc6>
800064a0:	ec c8 ff fb 	sub	r8,r6,-5
800064a4:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
800064a8:	58 09       	cp.w	r9,0
800064aa:	c0 d1       	brne	800064c4 <quorem+0x118>
800064ac:	ee 08 00 28 	add	r8,r7,r8<<0x2
800064b0:	c0 28       	rjmp	800064b4 <quorem+0x108>
800064b2:	20 16       	sub	r6,1
800064b4:	20 48       	sub	r8,4
800064b6:	08 38       	cp.w	r8,r4
800064b8:	e0 88 00 05 	brls	800064c2 <quorem+0x116>
800064bc:	70 09       	ld.w	r9,r8[0x0]
800064be:	58 09       	cp.w	r9,0
800064c0:	cf 90       	breq	800064b2 <quorem+0x106>
800064c2:	8f 46       	st.w	r7[0x10],r6
800064c4:	0a 9c       	mov	r12,r5
800064c6:	2f ed       	sub	sp,-8
800064c8:	d8 32       	popm	r0-r7,pc
800064ca:	d7 03       	nop

800064cc <_dtoa_r>:
800064cc:	d4 31       	pushm	r0-r7,lr
800064ce:	21 ad       	sub	sp,104
800064d0:	fa c4 ff 74 	sub	r4,sp,-140
800064d4:	18 97       	mov	r7,r12
800064d6:	16 95       	mov	r5,r11
800064d8:	68 2c       	ld.w	r12,r4[0x8]
800064da:	50 c9       	stdsp	sp[0x30],r9
800064dc:	68 16       	ld.w	r6,r4[0x4]
800064de:	68 09       	ld.w	r9,r4[0x0]
800064e0:	50 e8       	stdsp	sp[0x38],r8
800064e2:	14 94       	mov	r4,r10
800064e4:	51 2c       	stdsp	sp[0x48],r12
800064e6:	fa e5 00 08 	st.d	sp[8],r4
800064ea:	51 59       	stdsp	sp[0x54],r9
800064ec:	6e 95       	ld.w	r5,r7[0x24]
800064ee:	58 05       	cp.w	r5,0
800064f0:	c0 91       	brne	80006502 <_dtoa_r+0x36>
800064f2:	31 0c       	mov	r12,16
800064f4:	e0 a0 09 ea 	rcall	800078c8 <malloc>
800064f8:	99 35       	st.w	r12[0xc],r5
800064fa:	8f 9c       	st.w	r7[0x24],r12
800064fc:	99 15       	st.w	r12[0x4],r5
800064fe:	99 25       	st.w	r12[0x8],r5
80006500:	99 05       	st.w	r12[0x0],r5
80006502:	6e 99       	ld.w	r9,r7[0x24]
80006504:	72 08       	ld.w	r8,r9[0x0]
80006506:	58 08       	cp.w	r8,0
80006508:	c0 f0       	breq	80006526 <_dtoa_r+0x5a>
8000650a:	72 1a       	ld.w	r10,r9[0x4]
8000650c:	91 1a       	st.w	r8[0x4],r10
8000650e:	30 1a       	mov	r10,1
80006510:	72 19       	ld.w	r9,r9[0x4]
80006512:	f4 09 09 49 	lsl	r9,r10,r9
80006516:	10 9b       	mov	r11,r8
80006518:	91 29       	st.w	r8[0x8],r9
8000651a:	0e 9c       	mov	r12,r7
8000651c:	e0 a0 0c b2 	rcall	80007e80 <_Bfree>
80006520:	6e 98       	ld.w	r8,r7[0x24]
80006522:	30 09       	mov	r9,0
80006524:	91 09       	st.w	r8[0x0],r9
80006526:	40 28       	lddsp	r8,sp[0x8]
80006528:	10 94       	mov	r4,r8
8000652a:	58 08       	cp.w	r8,0
8000652c:	c0 64       	brge	80006538 <_dtoa_r+0x6c>
8000652e:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80006532:	50 28       	stdsp	sp[0x8],r8
80006534:	30 18       	mov	r8,1
80006536:	c0 28       	rjmp	8000653a <_dtoa_r+0x6e>
80006538:	30 08       	mov	r8,0
8000653a:	8d 08       	st.w	r6[0x0],r8
8000653c:	fc 1c 7f f0 	movh	r12,0x7ff0
80006540:	40 26       	lddsp	r6,sp[0x8]
80006542:	0c 98       	mov	r8,r6
80006544:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006548:	18 38       	cp.w	r8,r12
8000654a:	c2 01       	brne	8000658a <_dtoa_r+0xbe>
8000654c:	e0 68 27 0f 	mov	r8,9999
80006550:	41 5b       	lddsp	r11,sp[0x54]
80006552:	97 08       	st.w	r11[0x0],r8
80006554:	40 3a       	lddsp	r10,sp[0xc]
80006556:	58 0a       	cp.w	r10,0
80006558:	c0 71       	brne	80006566 <_dtoa_r+0x9a>
8000655a:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
8000655e:	c0 41       	brne	80006566 <_dtoa_r+0x9a>
80006560:	fe cc c3 dc 	sub	r12,pc,-15396
80006564:	c0 38       	rjmp	8000656a <_dtoa_r+0x9e>
80006566:	fe cc c3 d6 	sub	r12,pc,-15402
8000656a:	41 29       	lddsp	r9,sp[0x48]
8000656c:	58 09       	cp.w	r9,0
8000656e:	e0 80 05 9a 	breq	800070a2 <_dtoa_r+0xbd6>
80006572:	f8 c8 ff fd 	sub	r8,r12,-3
80006576:	f8 c9 ff f8 	sub	r9,r12,-8
8000657a:	11 8b       	ld.ub	r11,r8[0x0]
8000657c:	30 0a       	mov	r10,0
8000657e:	41 25       	lddsp	r5,sp[0x48]
80006580:	f4 0b 18 00 	cp.b	r11,r10
80006584:	f2 08 17 10 	movne	r8,r9
80006588:	c1 68       	rjmp	800065b4 <_dtoa_r+0xe8>
8000658a:	fa ea 00 08 	ld.d	r10,sp[8]
8000658e:	30 08       	mov	r8,0
80006590:	fa eb 00 3c 	st.d	sp[60],r10
80006594:	30 09       	mov	r9,0
80006596:	e0 a0 13 80 	rcall	80008c96 <__avr32_f64_cmp_eq>
8000659a:	c1 00       	breq	800065ba <_dtoa_r+0xee>
8000659c:	30 18       	mov	r8,1
8000659e:	41 5a       	lddsp	r10,sp[0x54]
800065a0:	95 08       	st.w	r10[0x0],r8
800065a2:	fe cc c5 42 	sub	r12,pc,-15038
800065a6:	41 29       	lddsp	r9,sp[0x48]
800065a8:	f8 08 00 08 	add	r8,r12,r8
800065ac:	58 09       	cp.w	r9,0
800065ae:	e0 80 05 7a 	breq	800070a2 <_dtoa_r+0xbd6>
800065b2:	12 95       	mov	r5,r9
800065b4:	8b 08       	st.w	r5[0x0],r8
800065b6:	e0 8f 05 76 	bral	800070a2 <_dtoa_r+0xbd6>
800065ba:	fa c8 ff 9c 	sub	r8,sp,-100
800065be:	fa c9 ff a0 	sub	r9,sp,-96
800065c2:	fa ea 00 3c 	ld.d	r10,sp[60]
800065c6:	0e 9c       	mov	r12,r7
800065c8:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
800065cc:	e0 a0 0c ac 	rcall	80007f24 <__d2b>
800065d0:	18 93       	mov	r3,r12
800065d2:	58 05       	cp.w	r5,0
800065d4:	c0 d0       	breq	800065ee <_dtoa_r+0x122>
800065d6:	fa ea 00 3c 	ld.d	r10,sp[60]
800065da:	30 04       	mov	r4,0
800065dc:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
800065e0:	ea c5 03 ff 	sub	r5,r5,1023
800065e4:	10 9b       	mov	r11,r8
800065e6:	51 74       	stdsp	sp[0x5c],r4
800065e8:	ea 1b 3f f0 	orh	r11,0x3ff0
800065ec:	c2 58       	rjmp	80006636 <_dtoa_r+0x16a>
800065ee:	41 88       	lddsp	r8,sp[0x60]
800065f0:	41 9c       	lddsp	r12,sp[0x64]
800065f2:	10 0c       	add	r12,r8
800065f4:	f8 c5 fb ce 	sub	r5,r12,-1074
800065f8:	e0 45 00 20 	cp.w	r5,32
800065fc:	e0 8a 00 0e 	brle	80006618 <_dtoa_r+0x14c>
80006600:	f8 cc fb ee 	sub	r12,r12,-1042
80006604:	40 3b       	lddsp	r11,sp[0xc]
80006606:	ea 08 11 40 	rsub	r8,r5,64
8000660a:	f6 0c 0a 4c 	lsr	r12,r11,r12
8000660e:	ec 08 09 46 	lsl	r6,r6,r8
80006612:	0c 4c       	or	r12,r6
80006614:	c0 78       	rjmp	80006622 <_dtoa_r+0x156>
80006616:	d7 03       	nop
80006618:	ea 0c 11 20 	rsub	r12,r5,32
8000661c:	40 3a       	lddsp	r10,sp[0xc]
8000661e:	f4 0c 09 4c 	lsl	r12,r10,r12
80006622:	fe b0 eb 87 	rcall	80003d30 <__avr32_u32_to_f64>
80006626:	fc 18 fe 10 	movh	r8,0xfe10
8000662a:	30 19       	mov	r9,1
8000662c:	ea c5 04 33 	sub	r5,r5,1075
80006630:	f0 0b 00 0b 	add	r11,r8,r11
80006634:	51 79       	stdsp	sp[0x5c],r9
80006636:	30 08       	mov	r8,0
80006638:	fc 19 3f f8 	movh	r9,0x3ff8
8000663c:	e0 a0 11 c2 	rcall	800089c0 <__avr32_f64_sub>
80006640:	e0 68 43 61 	mov	r8,17249
80006644:	ea 18 63 6f 	orh	r8,0x636f
80006648:	e0 69 87 a7 	mov	r9,34727
8000664c:	ea 19 3f d2 	orh	r9,0x3fd2
80006650:	fe b0 ea 86 	rcall	80003b5c <__avr32_f64_mul>
80006654:	e0 68 c8 b3 	mov	r8,51379
80006658:	ea 18 8b 60 	orh	r8,0x8b60
8000665c:	e0 69 8a 28 	mov	r9,35368
80006660:	ea 19 3f c6 	orh	r9,0x3fc6
80006664:	e0 a0 12 7c 	rcall	80008b5c <__avr32_f64_add>
80006668:	0a 9c       	mov	r12,r5
8000666a:	14 90       	mov	r0,r10
8000666c:	16 91       	mov	r1,r11
8000666e:	fe b0 eb 65 	rcall	80003d38 <__avr32_s32_to_f64>
80006672:	e0 68 79 fb 	mov	r8,31227
80006676:	ea 18 50 9f 	orh	r8,0x509f
8000667a:	e0 69 44 13 	mov	r9,17427
8000667e:	ea 19 3f d3 	orh	r9,0x3fd3
80006682:	fe b0 ea 6d 	rcall	80003b5c <__avr32_f64_mul>
80006686:	14 98       	mov	r8,r10
80006688:	16 99       	mov	r9,r11
8000668a:	00 9a       	mov	r10,r0
8000668c:	02 9b       	mov	r11,r1
8000668e:	e0 a0 12 67 	rcall	80008b5c <__avr32_f64_add>
80006692:	14 90       	mov	r0,r10
80006694:	16 91       	mov	r1,r11
80006696:	e0 a0 12 ed 	rcall	80008c70 <__avr32_f64_to_s32>
8000669a:	30 08       	mov	r8,0
8000669c:	18 96       	mov	r6,r12
8000669e:	30 09       	mov	r9,0
800066a0:	00 9a       	mov	r10,r0
800066a2:	02 9b       	mov	r11,r1
800066a4:	e0 a0 13 40 	rcall	80008d24 <__avr32_f64_cmp_lt>
800066a8:	c0 c0       	breq	800066c0 <_dtoa_r+0x1f4>
800066aa:	0c 9c       	mov	r12,r6
800066ac:	fe b0 eb 46 	rcall	80003d38 <__avr32_s32_to_f64>
800066b0:	14 98       	mov	r8,r10
800066b2:	16 99       	mov	r9,r11
800066b4:	00 9a       	mov	r10,r0
800066b6:	02 9b       	mov	r11,r1
800066b8:	e0 a0 12 ef 	rcall	80008c96 <__avr32_f64_cmp_eq>
800066bc:	f7 b6 00 01 	subeq	r6,1
800066c0:	59 66       	cp.w	r6,22
800066c2:	e0 88 00 05 	brls	800066cc <_dtoa_r+0x200>
800066c6:	30 18       	mov	r8,1
800066c8:	51 48       	stdsp	sp[0x50],r8
800066ca:	c1 38       	rjmp	800066f0 <_dtoa_r+0x224>
800066cc:	fe c8 c4 84 	sub	r8,pc,-15228
800066d0:	fa ea 00 3c 	ld.d	r10,sp[60]
800066d4:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
800066d8:	e0 a0 13 26 	rcall	80008d24 <__avr32_f64_cmp_lt>
800066dc:	f9 b4 00 00 	moveq	r4,0
800066e0:	fb f4 0a 14 	st.weq	sp[0x50],r4
800066e4:	f7 b6 01 01 	subne	r6,1
800066e8:	f9 bc 01 00 	movne	r12,0
800066ec:	fb fc 1a 14 	st.wne	sp[0x50],r12
800066f0:	41 90       	lddsp	r0,sp[0x64]
800066f2:	20 10       	sub	r0,1
800066f4:	0a 10       	sub	r0,r5
800066f6:	c0 46       	brmi	800066fe <_dtoa_r+0x232>
800066f8:	50 40       	stdsp	sp[0x10],r0
800066fa:	30 00       	mov	r0,0
800066fc:	c0 48       	rjmp	80006704 <_dtoa_r+0x238>
800066fe:	30 0b       	mov	r11,0
80006700:	5c 30       	neg	r0
80006702:	50 4b       	stdsp	sp[0x10],r11
80006704:	ec 02 11 00 	rsub	r2,r6,0
80006708:	58 06       	cp.w	r6,0
8000670a:	fb fa 40 04 	ld.wge	r10,sp[0x10]
8000670e:	f5 d6 e4 0a 	addge	r10,r10,r6
80006712:	fb fa 4a 04 	st.wge	sp[0x10],r10
80006716:	fb f6 4a 11 	st.wge	sp[0x44],r6
8000671a:	f9 b2 04 00 	movge	r2,0
8000671e:	e1 d6 e5 10 	sublt	r0,r0,r6
80006722:	f9 b9 05 00 	movlt	r9,0
80006726:	fb f9 5a 11 	st.wlt	sp[0x44],r9
8000672a:	40 c8       	lddsp	r8,sp[0x30]
8000672c:	58 98       	cp.w	r8,9
8000672e:	e0 8b 00 20 	brhi	8000676e <_dtoa_r+0x2a2>
80006732:	58 58       	cp.w	r8,5
80006734:	f9 b4 0a 01 	movle	r4,1
80006738:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
8000673c:	f7 b5 09 04 	subgt	r5,4
80006740:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80006744:	f9 b4 09 00 	movgt	r4,0
80006748:	40 cc       	lddsp	r12,sp[0x30]
8000674a:	58 3c       	cp.w	r12,3
8000674c:	c2 d0       	breq	800067a6 <_dtoa_r+0x2da>
8000674e:	e0 89 00 05 	brgt	80006758 <_dtoa_r+0x28c>
80006752:	58 2c       	cp.w	r12,2
80006754:	c1 01       	brne	80006774 <_dtoa_r+0x2a8>
80006756:	c1 88       	rjmp	80006786 <_dtoa_r+0x2ba>
80006758:	40 cb       	lddsp	r11,sp[0x30]
8000675a:	58 4b       	cp.w	r11,4
8000675c:	c0 60       	breq	80006768 <_dtoa_r+0x29c>
8000675e:	58 5b       	cp.w	r11,5
80006760:	c0 a1       	brne	80006774 <_dtoa_r+0x2a8>
80006762:	30 1a       	mov	r10,1
80006764:	50 da       	stdsp	sp[0x34],r10
80006766:	c2 28       	rjmp	800067aa <_dtoa_r+0x2de>
80006768:	30 19       	mov	r9,1
8000676a:	50 d9       	stdsp	sp[0x34],r9
8000676c:	c0 f8       	rjmp	8000678a <_dtoa_r+0x2be>
8000676e:	30 08       	mov	r8,0
80006770:	30 14       	mov	r4,1
80006772:	50 c8       	stdsp	sp[0x30],r8
80006774:	3f f5       	mov	r5,-1
80006776:	30 1c       	mov	r12,1
80006778:	30 0b       	mov	r11,0
8000677a:	50 95       	stdsp	sp[0x24],r5
8000677c:	50 dc       	stdsp	sp[0x34],r12
8000677e:	0a 91       	mov	r1,r5
80006780:	31 28       	mov	r8,18
80006782:	50 eb       	stdsp	sp[0x38],r11
80006784:	c2 08       	rjmp	800067c4 <_dtoa_r+0x2f8>
80006786:	30 0a       	mov	r10,0
80006788:	50 da       	stdsp	sp[0x34],r10
8000678a:	40 e9       	lddsp	r9,sp[0x38]
8000678c:	58 09       	cp.w	r9,0
8000678e:	e0 89 00 07 	brgt	8000679c <_dtoa_r+0x2d0>
80006792:	30 18       	mov	r8,1
80006794:	50 98       	stdsp	sp[0x24],r8
80006796:	10 91       	mov	r1,r8
80006798:	50 e8       	stdsp	sp[0x38],r8
8000679a:	c1 58       	rjmp	800067c4 <_dtoa_r+0x2f8>
8000679c:	40 e5       	lddsp	r5,sp[0x38]
8000679e:	50 95       	stdsp	sp[0x24],r5
800067a0:	0a 91       	mov	r1,r5
800067a2:	0a 98       	mov	r8,r5
800067a4:	c1 08       	rjmp	800067c4 <_dtoa_r+0x2f8>
800067a6:	30 0c       	mov	r12,0
800067a8:	50 dc       	stdsp	sp[0x34],r12
800067aa:	40 eb       	lddsp	r11,sp[0x38]
800067ac:	ec 0b 00 0b 	add	r11,r6,r11
800067b0:	50 9b       	stdsp	sp[0x24],r11
800067b2:	16 98       	mov	r8,r11
800067b4:	2f f8       	sub	r8,-1
800067b6:	58 08       	cp.w	r8,0
800067b8:	e0 89 00 05 	brgt	800067c2 <_dtoa_r+0x2f6>
800067bc:	10 91       	mov	r1,r8
800067be:	30 18       	mov	r8,1
800067c0:	c0 28       	rjmp	800067c4 <_dtoa_r+0x2f8>
800067c2:	10 91       	mov	r1,r8
800067c4:	30 09       	mov	r9,0
800067c6:	6e 9a       	ld.w	r10,r7[0x24]
800067c8:	95 19       	st.w	r10[0x4],r9
800067ca:	30 49       	mov	r9,4
800067cc:	c0 68       	rjmp	800067d8 <_dtoa_r+0x30c>
800067ce:	d7 03       	nop
800067d0:	6a 1a       	ld.w	r10,r5[0x4]
800067d2:	a1 79       	lsl	r9,0x1
800067d4:	2f fa       	sub	r10,-1
800067d6:	8b 1a       	st.w	r5[0x4],r10
800067d8:	6e 95       	ld.w	r5,r7[0x24]
800067da:	f2 ca ff ec 	sub	r10,r9,-20
800067de:	10 3a       	cp.w	r10,r8
800067e0:	fe 98 ff f8 	brls	800067d0 <_dtoa_r+0x304>
800067e4:	6a 1b       	ld.w	r11,r5[0x4]
800067e6:	0e 9c       	mov	r12,r7
800067e8:	e0 a0 0b 66 	rcall	80007eb4 <_Balloc>
800067ec:	58 e1       	cp.w	r1,14
800067ee:	5f 88       	srls	r8
800067f0:	8b 0c       	st.w	r5[0x0],r12
800067f2:	f1 e4 00 04 	and	r4,r8,r4
800067f6:	6e 98       	ld.w	r8,r7[0x24]
800067f8:	70 08       	ld.w	r8,r8[0x0]
800067fa:	50 88       	stdsp	sp[0x20],r8
800067fc:	e0 80 01 82 	breq	80006b00 <_dtoa_r+0x634>
80006800:	58 06       	cp.w	r6,0
80006802:	e0 8a 00 43 	brle	80006888 <_dtoa_r+0x3bc>
80006806:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
8000680a:	fe c8 c5 c2 	sub	r8,pc,-14910
8000680e:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80006812:	fa e5 00 18 	st.d	sp[24],r4
80006816:	ec 04 14 04 	asr	r4,r6,0x4
8000681a:	ed b4 00 04 	bld	r4,0x4
8000681e:	c0 30       	breq	80006824 <_dtoa_r+0x358>
80006820:	30 25       	mov	r5,2
80006822:	c1 08       	rjmp	80006842 <_dtoa_r+0x376>
80006824:	fe c8 c5 14 	sub	r8,pc,-15084
80006828:	f0 e8 00 20 	ld.d	r8,r8[32]
8000682c:	fa ea 00 3c 	ld.d	r10,sp[60]
80006830:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80006834:	e0 a0 12 ac 	rcall	80008d8c <__avr32_f64_div>
80006838:	30 35       	mov	r5,3
8000683a:	14 98       	mov	r8,r10
8000683c:	16 99       	mov	r9,r11
8000683e:	fa e9 00 08 	st.d	sp[8],r8
80006842:	fe cc c5 32 	sub	r12,pc,-15054
80006846:	50 a3       	stdsp	sp[0x28],r3
80006848:	0c 93       	mov	r3,r6
8000684a:	18 96       	mov	r6,r12
8000684c:	c0 f8       	rjmp	8000686a <_dtoa_r+0x39e>
8000684e:	fa ea 00 18 	ld.d	r10,sp[24]
80006852:	ed b4 00 00 	bld	r4,0x0
80006856:	c0 81       	brne	80006866 <_dtoa_r+0x39a>
80006858:	ec e8 00 00 	ld.d	r8,r6[0]
8000685c:	2f f5       	sub	r5,-1
8000685e:	fe b0 e9 7f 	rcall	80003b5c <__avr32_f64_mul>
80006862:	fa eb 00 18 	st.d	sp[24],r10
80006866:	a1 54       	asr	r4,0x1
80006868:	2f 86       	sub	r6,-8
8000686a:	58 04       	cp.w	r4,0
8000686c:	cf 11       	brne	8000684e <_dtoa_r+0x382>
8000686e:	fa e8 00 18 	ld.d	r8,sp[24]
80006872:	fa ea 00 08 	ld.d	r10,sp[8]
80006876:	06 96       	mov	r6,r3
80006878:	e0 a0 12 8a 	rcall	80008d8c <__avr32_f64_div>
8000687c:	40 a3       	lddsp	r3,sp[0x28]
8000687e:	14 98       	mov	r8,r10
80006880:	16 99       	mov	r9,r11
80006882:	fa e9 00 08 	st.d	sp[8],r8
80006886:	c2 f8       	rjmp	800068e4 <_dtoa_r+0x418>
80006888:	ec 08 11 00 	rsub	r8,r6,0
8000688c:	c0 31       	brne	80006892 <_dtoa_r+0x3c6>
8000688e:	30 25       	mov	r5,2
80006890:	c2 a8       	rjmp	800068e4 <_dtoa_r+0x418>
80006892:	fe cc c5 82 	sub	r12,pc,-14974
80006896:	f0 04 14 04 	asr	r4,r8,0x4
8000689a:	50 1c       	stdsp	sp[0x4],r12
8000689c:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
800068a0:	fe c9 c6 58 	sub	r9,pc,-14760
800068a4:	fa ea 00 3c 	ld.d	r10,sp[60]
800068a8:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
800068ac:	fe b0 e9 58 	rcall	80003b5c <__avr32_f64_mul>
800068b0:	40 1c       	lddsp	r12,sp[0x4]
800068b2:	50 63       	stdsp	sp[0x18],r3
800068b4:	30 25       	mov	r5,2
800068b6:	0c 93       	mov	r3,r6
800068b8:	fa eb 00 08 	st.d	sp[8],r10
800068bc:	18 96       	mov	r6,r12
800068be:	c0 f8       	rjmp	800068dc <_dtoa_r+0x410>
800068c0:	fa ea 00 08 	ld.d	r10,sp[8]
800068c4:	ed b4 00 00 	bld	r4,0x0
800068c8:	c0 81       	brne	800068d8 <_dtoa_r+0x40c>
800068ca:	ec e8 00 00 	ld.d	r8,r6[0]
800068ce:	2f f5       	sub	r5,-1
800068d0:	fe b0 e9 46 	rcall	80003b5c <__avr32_f64_mul>
800068d4:	fa eb 00 08 	st.d	sp[8],r10
800068d8:	a1 54       	asr	r4,0x1
800068da:	2f 86       	sub	r6,-8
800068dc:	58 04       	cp.w	r4,0
800068de:	cf 11       	brne	800068c0 <_dtoa_r+0x3f4>
800068e0:	06 96       	mov	r6,r3
800068e2:	40 63       	lddsp	r3,sp[0x18]
800068e4:	41 4a       	lddsp	r10,sp[0x50]
800068e6:	58 0a       	cp.w	r10,0
800068e8:	c2 a0       	breq	8000693c <_dtoa_r+0x470>
800068ea:	fa e8 00 08 	ld.d	r8,sp[8]
800068ee:	58 01       	cp.w	r1,0
800068f0:	5f 94       	srgt	r4
800068f2:	fa e9 00 18 	st.d	sp[24],r8
800068f6:	30 08       	mov	r8,0
800068f8:	fc 19 3f f0 	movh	r9,0x3ff0
800068fc:	fa ea 00 18 	ld.d	r10,sp[24]
80006900:	e0 a0 12 12 	rcall	80008d24 <__avr32_f64_cmp_lt>
80006904:	f9 bc 00 00 	moveq	r12,0
80006908:	f9 bc 01 01 	movne	r12,1
8000690c:	e9 ec 00 0c 	and	r12,r4,r12
80006910:	c1 60       	breq	8000693c <_dtoa_r+0x470>
80006912:	40 98       	lddsp	r8,sp[0x24]
80006914:	58 08       	cp.w	r8,0
80006916:	e0 8a 00 f1 	brle	80006af8 <_dtoa_r+0x62c>
8000691a:	30 08       	mov	r8,0
8000691c:	fc 19 40 24 	movh	r9,0x4024
80006920:	ec c4 00 01 	sub	r4,r6,1
80006924:	fa ea 00 18 	ld.d	r10,sp[24]
80006928:	2f f5       	sub	r5,-1
8000692a:	50 64       	stdsp	sp[0x18],r4
8000692c:	fe b0 e9 18 	rcall	80003b5c <__avr32_f64_mul>
80006930:	40 94       	lddsp	r4,sp[0x24]
80006932:	14 98       	mov	r8,r10
80006934:	16 99       	mov	r9,r11
80006936:	fa e9 00 08 	st.d	sp[8],r8
8000693a:	c0 38       	rjmp	80006940 <_dtoa_r+0x474>
8000693c:	50 66       	stdsp	sp[0x18],r6
8000693e:	02 94       	mov	r4,r1
80006940:	0a 9c       	mov	r12,r5
80006942:	fe b0 e9 fb 	rcall	80003d38 <__avr32_s32_to_f64>
80006946:	fa e8 00 08 	ld.d	r8,sp[8]
8000694a:	fe b0 e9 09 	rcall	80003b5c <__avr32_f64_mul>
8000694e:	30 08       	mov	r8,0
80006950:	fc 19 40 1c 	movh	r9,0x401c
80006954:	e0 a0 11 04 	rcall	80008b5c <__avr32_f64_add>
80006958:	14 98       	mov	r8,r10
8000695a:	16 99       	mov	r9,r11
8000695c:	fa e9 00 28 	st.d	sp[40],r8
80006960:	fc 18 fc c0 	movh	r8,0xfcc0
80006964:	40 a5       	lddsp	r5,sp[0x28]
80006966:	10 05       	add	r5,r8
80006968:	50 a5       	stdsp	sp[0x28],r5
8000696a:	58 04       	cp.w	r4,0
8000696c:	c2 11       	brne	800069ae <_dtoa_r+0x4e2>
8000696e:	fa ea 00 08 	ld.d	r10,sp[8]
80006972:	30 08       	mov	r8,0
80006974:	fc 19 40 14 	movh	r9,0x4014
80006978:	e0 a0 10 24 	rcall	800089c0 <__avr32_f64_sub>
8000697c:	40 bc       	lddsp	r12,sp[0x2c]
8000697e:	fa eb 00 08 	st.d	sp[8],r10
80006982:	14 98       	mov	r8,r10
80006984:	16 99       	mov	r9,r11
80006986:	18 9a       	mov	r10,r12
80006988:	0a 9b       	mov	r11,r5
8000698a:	e0 a0 11 cd 	rcall	80008d24 <__avr32_f64_cmp_lt>
8000698e:	e0 81 02 54 	brne	80006e36 <_dtoa_r+0x96a>
80006992:	0a 98       	mov	r8,r5
80006994:	40 b9       	lddsp	r9,sp[0x2c]
80006996:	ee 18 80 00 	eorh	r8,0x8000
8000699a:	fa ea 00 08 	ld.d	r10,sp[8]
8000699e:	10 95       	mov	r5,r8
800069a0:	12 98       	mov	r8,r9
800069a2:	0a 99       	mov	r9,r5
800069a4:	e0 a0 11 c0 	rcall	80008d24 <__avr32_f64_cmp_lt>
800069a8:	e0 81 02 3e 	brne	80006e24 <_dtoa_r+0x958>
800069ac:	ca 68       	rjmp	80006af8 <_dtoa_r+0x62c>
800069ae:	fe c9 c7 66 	sub	r9,pc,-14490
800069b2:	e8 c8 00 01 	sub	r8,r4,1
800069b6:	40 d5       	lddsp	r5,sp[0x34]
800069b8:	58 05       	cp.w	r5,0
800069ba:	c4 f0       	breq	80006a58 <_dtoa_r+0x58c>
800069bc:	30 0c       	mov	r12,0
800069be:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
800069c2:	51 3c       	stdsp	sp[0x4c],r12
800069c4:	30 0a       	mov	r10,0
800069c6:	fc 1b 3f e0 	movh	r11,0x3fe0
800069ca:	e0 a0 11 e1 	rcall	80008d8c <__avr32_f64_div>
800069ce:	fa e8 00 28 	ld.d	r8,sp[40]
800069d2:	40 85       	lddsp	r5,sp[0x20]
800069d4:	e0 a0 0f f6 	rcall	800089c0 <__avr32_f64_sub>
800069d8:	fa eb 00 28 	st.d	sp[40],r10
800069dc:	fa ea 00 08 	ld.d	r10,sp[8]
800069e0:	e0 a0 11 48 	rcall	80008c70 <__avr32_f64_to_s32>
800069e4:	51 6c       	stdsp	sp[0x58],r12
800069e6:	fe b0 e9 a9 	rcall	80003d38 <__avr32_s32_to_f64>
800069ea:	14 98       	mov	r8,r10
800069ec:	16 99       	mov	r9,r11
800069ee:	fa ea 00 08 	ld.d	r10,sp[8]
800069f2:	e0 a0 0f e7 	rcall	800089c0 <__avr32_f64_sub>
800069f6:	fa eb 00 08 	st.d	sp[8],r10
800069fa:	41 68       	lddsp	r8,sp[0x58]
800069fc:	2d 08       	sub	r8,-48
800069fe:	0a c8       	st.b	r5++,r8
80006a00:	41 39       	lddsp	r9,sp[0x4c]
80006a02:	2f f9       	sub	r9,-1
80006a04:	51 39       	stdsp	sp[0x4c],r9
80006a06:	fa e8 00 28 	ld.d	r8,sp[40]
80006a0a:	e0 a0 11 8d 	rcall	80008d24 <__avr32_f64_cmp_lt>
80006a0e:	e0 81 03 39 	brne	80007080 <_dtoa_r+0xbb4>
80006a12:	fa e8 00 08 	ld.d	r8,sp[8]
80006a16:	30 0a       	mov	r10,0
80006a18:	fc 1b 3f f0 	movh	r11,0x3ff0
80006a1c:	e0 a0 0f d2 	rcall	800089c0 <__avr32_f64_sub>
80006a20:	fa e8 00 28 	ld.d	r8,sp[40]
80006a24:	e0 a0 11 80 	rcall	80008d24 <__avr32_f64_cmp_lt>
80006a28:	fa ea 00 28 	ld.d	r10,sp[40]
80006a2c:	30 08       	mov	r8,0
80006a2e:	fc 19 40 24 	movh	r9,0x4024
80006a32:	e0 81 00 da 	brne	80006be6 <_dtoa_r+0x71a>
80006a36:	41 3c       	lddsp	r12,sp[0x4c]
80006a38:	08 3c       	cp.w	r12,r4
80006a3a:	c5 f4       	brge	80006af8 <_dtoa_r+0x62c>
80006a3c:	fe b0 e8 90 	rcall	80003b5c <__avr32_f64_mul>
80006a40:	30 08       	mov	r8,0
80006a42:	fa eb 00 28 	st.d	sp[40],r10
80006a46:	fc 19 40 24 	movh	r9,0x4024
80006a4a:	fa ea 00 08 	ld.d	r10,sp[8]
80006a4e:	fe b0 e8 87 	rcall	80003b5c <__avr32_f64_mul>
80006a52:	fa eb 00 08 	st.d	sp[8],r10
80006a56:	cc 3b       	rjmp	800069dc <_dtoa_r+0x510>
80006a58:	40 85       	lddsp	r5,sp[0x20]
80006a5a:	08 05       	add	r5,r4
80006a5c:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80006a60:	51 35       	stdsp	sp[0x4c],r5
80006a62:	fa e8 00 28 	ld.d	r8,sp[40]
80006a66:	40 85       	lddsp	r5,sp[0x20]
80006a68:	fe b0 e8 7a 	rcall	80003b5c <__avr32_f64_mul>
80006a6c:	fa eb 00 28 	st.d	sp[40],r10
80006a70:	fa ea 00 08 	ld.d	r10,sp[8]
80006a74:	e0 a0 10 fe 	rcall	80008c70 <__avr32_f64_to_s32>
80006a78:	51 6c       	stdsp	sp[0x58],r12
80006a7a:	fe b0 e9 5f 	rcall	80003d38 <__avr32_s32_to_f64>
80006a7e:	14 98       	mov	r8,r10
80006a80:	16 99       	mov	r9,r11
80006a82:	fa ea 00 08 	ld.d	r10,sp[8]
80006a86:	e0 a0 0f 9d 	rcall	800089c0 <__avr32_f64_sub>
80006a8a:	fa eb 00 08 	st.d	sp[8],r10
80006a8e:	41 68       	lddsp	r8,sp[0x58]
80006a90:	2d 08       	sub	r8,-48
80006a92:	0a c8       	st.b	r5++,r8
80006a94:	41 3c       	lddsp	r12,sp[0x4c]
80006a96:	18 35       	cp.w	r5,r12
80006a98:	c2 81       	brne	80006ae8 <_dtoa_r+0x61c>
80006a9a:	30 08       	mov	r8,0
80006a9c:	fc 19 3f e0 	movh	r9,0x3fe0
80006aa0:	fa ea 00 28 	ld.d	r10,sp[40]
80006aa4:	e0 a0 10 5c 	rcall	80008b5c <__avr32_f64_add>
80006aa8:	40 85       	lddsp	r5,sp[0x20]
80006aaa:	fa e8 00 08 	ld.d	r8,sp[8]
80006aae:	08 05       	add	r5,r4
80006ab0:	e0 a0 11 3a 	rcall	80008d24 <__avr32_f64_cmp_lt>
80006ab4:	e0 81 00 99 	brne	80006be6 <_dtoa_r+0x71a>
80006ab8:	fa e8 00 28 	ld.d	r8,sp[40]
80006abc:	30 0a       	mov	r10,0
80006abe:	fc 1b 3f e0 	movh	r11,0x3fe0
80006ac2:	e0 a0 0f 7f 	rcall	800089c0 <__avr32_f64_sub>
80006ac6:	14 98       	mov	r8,r10
80006ac8:	16 99       	mov	r9,r11
80006aca:	fa ea 00 08 	ld.d	r10,sp[8]
80006ace:	e0 a0 11 2b 	rcall	80008d24 <__avr32_f64_cmp_lt>
80006ad2:	c1 30       	breq	80006af8 <_dtoa_r+0x62c>
80006ad4:	33 09       	mov	r9,48
80006ad6:	0a 98       	mov	r8,r5
80006ad8:	11 7a       	ld.ub	r10,--r8
80006ada:	f2 0a 18 00 	cp.b	r10,r9
80006ade:	e0 81 02 d1 	brne	80007080 <_dtoa_r+0xbb4>
80006ae2:	10 95       	mov	r5,r8
80006ae4:	cf 9b       	rjmp	80006ad6 <_dtoa_r+0x60a>
80006ae6:	d7 03       	nop
80006ae8:	30 08       	mov	r8,0
80006aea:	fc 19 40 24 	movh	r9,0x4024
80006aee:	fe b0 e8 37 	rcall	80003b5c <__avr32_f64_mul>
80006af2:	fa eb 00 08 	st.d	sp[8],r10
80006af6:	cb db       	rjmp	80006a70 <_dtoa_r+0x5a4>
80006af8:	fa ea 00 3c 	ld.d	r10,sp[60]
80006afc:	fa eb 00 08 	st.d	sp[8],r10
80006b00:	58 e6       	cp.w	r6,14
80006b02:	5f ab       	srle	r11
80006b04:	41 8a       	lddsp	r10,sp[0x60]
80006b06:	30 08       	mov	r8,0
80006b08:	f4 09 11 ff 	rsub	r9,r10,-1
80006b0c:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80006b10:	f0 09 18 00 	cp.b	r9,r8
80006b14:	e0 80 00 82 	breq	80006c18 <_dtoa_r+0x74c>
80006b18:	40 ea       	lddsp	r10,sp[0x38]
80006b1a:	58 01       	cp.w	r1,0
80006b1c:	5f a9       	srle	r9
80006b1e:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80006b22:	fe ca c8 da 	sub	r10,pc,-14118
80006b26:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80006b2a:	fa e5 00 10 	st.d	sp[16],r4
80006b2e:	f0 09 18 00 	cp.b	r9,r8
80006b32:	c1 40       	breq	80006b5a <_dtoa_r+0x68e>
80006b34:	58 01       	cp.w	r1,0
80006b36:	e0 81 01 77 	brne	80006e24 <_dtoa_r+0x958>
80006b3a:	30 08       	mov	r8,0
80006b3c:	fc 19 40 14 	movh	r9,0x4014
80006b40:	08 9a       	mov	r10,r4
80006b42:	0a 9b       	mov	r11,r5
80006b44:	fe b0 e8 0c 	rcall	80003b5c <__avr32_f64_mul>
80006b48:	fa e8 00 08 	ld.d	r8,sp[8]
80006b4c:	e0 a0 10 b8 	rcall	80008cbc <__avr32_f64_cmp_ge>
80006b50:	e0 81 01 6a 	brne	80006e24 <_dtoa_r+0x958>
80006b54:	02 92       	mov	r2,r1
80006b56:	e0 8f 01 72 	bral	80006e3a <_dtoa_r+0x96e>
80006b5a:	40 85       	lddsp	r5,sp[0x20]
80006b5c:	30 14       	mov	r4,1
80006b5e:	fa e8 00 10 	ld.d	r8,sp[16]
80006b62:	fa ea 00 08 	ld.d	r10,sp[8]
80006b66:	e0 a0 11 13 	rcall	80008d8c <__avr32_f64_div>
80006b6a:	e0 a0 10 83 	rcall	80008c70 <__avr32_f64_to_s32>
80006b6e:	18 92       	mov	r2,r12
80006b70:	fe b0 e8 e4 	rcall	80003d38 <__avr32_s32_to_f64>
80006b74:	fa e8 00 10 	ld.d	r8,sp[16]
80006b78:	fe b0 e7 f2 	rcall	80003b5c <__avr32_f64_mul>
80006b7c:	14 98       	mov	r8,r10
80006b7e:	16 99       	mov	r9,r11
80006b80:	fa ea 00 08 	ld.d	r10,sp[8]
80006b84:	e0 a0 0f 1e 	rcall	800089c0 <__avr32_f64_sub>
80006b88:	fa eb 00 08 	st.d	sp[8],r10
80006b8c:	e4 c8 ff d0 	sub	r8,r2,-48
80006b90:	0a c8       	st.b	r5++,r8
80006b92:	fc 19 40 24 	movh	r9,0x4024
80006b96:	30 08       	mov	r8,0
80006b98:	02 34       	cp.w	r4,r1
80006b9a:	c3 31       	brne	80006c00 <_dtoa_r+0x734>
80006b9c:	fa e8 00 08 	ld.d	r8,sp[8]
80006ba0:	e0 a0 0f de 	rcall	80008b5c <__avr32_f64_add>
80006ba4:	16 91       	mov	r1,r11
80006ba6:	14 90       	mov	r0,r10
80006ba8:	14 98       	mov	r8,r10
80006baa:	02 99       	mov	r9,r1
80006bac:	fa ea 00 10 	ld.d	r10,sp[16]
80006bb0:	e0 a0 10 ba 	rcall	80008d24 <__avr32_f64_cmp_lt>
80006bb4:	c1 a1       	brne	80006be8 <_dtoa_r+0x71c>
80006bb6:	fa e8 00 10 	ld.d	r8,sp[16]
80006bba:	00 9a       	mov	r10,r0
80006bbc:	02 9b       	mov	r11,r1
80006bbe:	e0 a0 10 6c 	rcall	80008c96 <__avr32_f64_cmp_eq>
80006bc2:	e0 80 02 5e 	breq	8000707e <_dtoa_r+0xbb2>
80006bc6:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80006bca:	c0 f1       	brne	80006be8 <_dtoa_r+0x71c>
80006bcc:	e0 8f 02 59 	bral	8000707e <_dtoa_r+0xbb2>
80006bd0:	40 8a       	lddsp	r10,sp[0x20]
80006bd2:	14 38       	cp.w	r8,r10
80006bd4:	c0 30       	breq	80006bda <_dtoa_r+0x70e>
80006bd6:	10 95       	mov	r5,r8
80006bd8:	c0 98       	rjmp	80006bea <_dtoa_r+0x71e>
80006bda:	33 08       	mov	r8,48
80006bdc:	40 89       	lddsp	r9,sp[0x20]
80006bde:	2f f6       	sub	r6,-1
80006be0:	b2 88       	st.b	r9[0x0],r8
80006be2:	40 88       	lddsp	r8,sp[0x20]
80006be4:	c0 88       	rjmp	80006bf4 <_dtoa_r+0x728>
80006be6:	40 66       	lddsp	r6,sp[0x18]
80006be8:	33 99       	mov	r9,57
80006bea:	0a 98       	mov	r8,r5
80006bec:	11 7a       	ld.ub	r10,--r8
80006bee:	f2 0a 18 00 	cp.b	r10,r9
80006bf2:	ce f0       	breq	80006bd0 <_dtoa_r+0x704>
80006bf4:	50 66       	stdsp	sp[0x18],r6
80006bf6:	11 89       	ld.ub	r9,r8[0x0]
80006bf8:	2f f9       	sub	r9,-1
80006bfa:	b0 89       	st.b	r8[0x0],r9
80006bfc:	e0 8f 02 42 	bral	80007080 <_dtoa_r+0xbb4>
80006c00:	fe b0 e7 ae 	rcall	80003b5c <__avr32_f64_mul>
80006c04:	2f f4       	sub	r4,-1
80006c06:	fa eb 00 08 	st.d	sp[8],r10
80006c0a:	30 08       	mov	r8,0
80006c0c:	30 09       	mov	r9,0
80006c0e:	e0 a0 10 44 	rcall	80008c96 <__avr32_f64_cmp_eq>
80006c12:	ca 60       	breq	80006b5e <_dtoa_r+0x692>
80006c14:	e0 8f 02 35 	bral	8000707e <_dtoa_r+0xbb2>
80006c18:	40 d8       	lddsp	r8,sp[0x34]
80006c1a:	58 08       	cp.w	r8,0
80006c1c:	c0 51       	brne	80006c26 <_dtoa_r+0x75a>
80006c1e:	04 98       	mov	r8,r2
80006c20:	00 95       	mov	r5,r0
80006c22:	40 d4       	lddsp	r4,sp[0x34]
80006c24:	c3 78       	rjmp	80006c92 <_dtoa_r+0x7c6>
80006c26:	40 c5       	lddsp	r5,sp[0x30]
80006c28:	58 15       	cp.w	r5,1
80006c2a:	e0 89 00 0f 	brgt	80006c48 <_dtoa_r+0x77c>
80006c2e:	41 74       	lddsp	r4,sp[0x5c]
80006c30:	58 04       	cp.w	r4,0
80006c32:	c0 40       	breq	80006c3a <_dtoa_r+0x76e>
80006c34:	f4 c9 fb cd 	sub	r9,r10,-1075
80006c38:	c0 48       	rjmp	80006c40 <_dtoa_r+0x774>
80006c3a:	41 99       	lddsp	r9,sp[0x64]
80006c3c:	f2 09 11 36 	rsub	r9,r9,54
80006c40:	04 98       	mov	r8,r2
80006c42:	00 95       	mov	r5,r0
80006c44:	c1 c8       	rjmp	80006c7c <_dtoa_r+0x7b0>
80006c46:	d7 03       	nop
80006c48:	e2 c8 00 01 	sub	r8,r1,1
80006c4c:	58 01       	cp.w	r1,0
80006c4e:	e0 05 17 40 	movge	r5,r0
80006c52:	e2 09 17 40 	movge	r9,r1
80006c56:	e1 d1 e5 15 	sublt	r5,r0,r1
80006c5a:	f9 b9 05 00 	movlt	r9,0
80006c5e:	10 32       	cp.w	r2,r8
80006c60:	e5 d8 e4 18 	subge	r8,r2,r8
80006c64:	f1 d2 e5 18 	sublt	r8,r8,r2
80006c68:	e5 d8 e5 02 	addlt	r2,r2,r8
80006c6c:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80006c70:	f9 d8 e5 0c 	addlt	r12,r12,r8
80006c74:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80006c78:	f9 b8 05 00 	movlt	r8,0
80006c7c:	40 4b       	lddsp	r11,sp[0x10]
80006c7e:	12 0b       	add	r11,r9
80006c80:	50 08       	stdsp	sp[0x0],r8
80006c82:	50 4b       	stdsp	sp[0x10],r11
80006c84:	12 00       	add	r0,r9
80006c86:	30 1b       	mov	r11,1
80006c88:	0e 9c       	mov	r12,r7
80006c8a:	e0 a0 0a c9 	rcall	8000821c <__i2b>
80006c8e:	40 08       	lddsp	r8,sp[0x0]
80006c90:	18 94       	mov	r4,r12
80006c92:	40 4a       	lddsp	r10,sp[0x10]
80006c94:	58 05       	cp.w	r5,0
80006c96:	5f 99       	srgt	r9
80006c98:	58 0a       	cp.w	r10,0
80006c9a:	5f 9a       	srgt	r10
80006c9c:	f5 e9 00 09 	and	r9,r10,r9
80006ca0:	c0 80       	breq	80006cb0 <_dtoa_r+0x7e4>
80006ca2:	40 4c       	lddsp	r12,sp[0x10]
80006ca4:	f8 05 0d 49 	min	r9,r12,r5
80006ca8:	12 1c       	sub	r12,r9
80006caa:	12 10       	sub	r0,r9
80006cac:	50 4c       	stdsp	sp[0x10],r12
80006cae:	12 15       	sub	r5,r9
80006cb0:	58 02       	cp.w	r2,0
80006cb2:	e0 8a 00 27 	brle	80006d00 <_dtoa_r+0x834>
80006cb6:	40 db       	lddsp	r11,sp[0x34]
80006cb8:	58 0b       	cp.w	r11,0
80006cba:	c1 d0       	breq	80006cf4 <_dtoa_r+0x828>
80006cbc:	58 08       	cp.w	r8,0
80006cbe:	e0 8a 00 17 	brle	80006cec <_dtoa_r+0x820>
80006cc2:	10 9a       	mov	r10,r8
80006cc4:	50 08       	stdsp	sp[0x0],r8
80006cc6:	08 9b       	mov	r11,r4
80006cc8:	0e 9c       	mov	r12,r7
80006cca:	e0 a0 0a ef 	rcall	800082a8 <__pow5mult>
80006cce:	06 9a       	mov	r10,r3
80006cd0:	18 9b       	mov	r11,r12
80006cd2:	18 94       	mov	r4,r12
80006cd4:	0e 9c       	mov	r12,r7
80006cd6:	e0 a0 0a 23 	rcall	8000811c <__multiply>
80006cda:	18 99       	mov	r9,r12
80006cdc:	06 9b       	mov	r11,r3
80006cde:	50 19       	stdsp	sp[0x4],r9
80006ce0:	0e 9c       	mov	r12,r7
80006ce2:	e0 a0 08 cf 	rcall	80007e80 <_Bfree>
80006ce6:	40 19       	lddsp	r9,sp[0x4]
80006ce8:	40 08       	lddsp	r8,sp[0x0]
80006cea:	12 93       	mov	r3,r9
80006cec:	e4 08 01 0a 	sub	r10,r2,r8
80006cf0:	c0 80       	breq	80006d00 <_dtoa_r+0x834>
80006cf2:	c0 28       	rjmp	80006cf6 <_dtoa_r+0x82a>
80006cf4:	04 9a       	mov	r10,r2
80006cf6:	06 9b       	mov	r11,r3
80006cf8:	0e 9c       	mov	r12,r7
80006cfa:	e0 a0 0a d7 	rcall	800082a8 <__pow5mult>
80006cfe:	18 93       	mov	r3,r12
80006d00:	30 1b       	mov	r11,1
80006d02:	0e 9c       	mov	r12,r7
80006d04:	e0 a0 0a 8c 	rcall	8000821c <__i2b>
80006d08:	41 1a       	lddsp	r10,sp[0x44]
80006d0a:	18 92       	mov	r2,r12
80006d0c:	58 0a       	cp.w	r10,0
80006d0e:	e0 8a 00 07 	brle	80006d1c <_dtoa_r+0x850>
80006d12:	18 9b       	mov	r11,r12
80006d14:	0e 9c       	mov	r12,r7
80006d16:	e0 a0 0a c9 	rcall	800082a8 <__pow5mult>
80006d1a:	18 92       	mov	r2,r12
80006d1c:	40 c9       	lddsp	r9,sp[0x30]
80006d1e:	58 19       	cp.w	r9,1
80006d20:	e0 89 00 14 	brgt	80006d48 <_dtoa_r+0x87c>
80006d24:	40 38       	lddsp	r8,sp[0xc]
80006d26:	58 08       	cp.w	r8,0
80006d28:	c1 01       	brne	80006d48 <_dtoa_r+0x87c>
80006d2a:	40 29       	lddsp	r9,sp[0x8]
80006d2c:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80006d30:	c0 c1       	brne	80006d48 <_dtoa_r+0x87c>
80006d32:	12 98       	mov	r8,r9
80006d34:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006d38:	c0 80       	breq	80006d48 <_dtoa_r+0x87c>
80006d3a:	40 4c       	lddsp	r12,sp[0x10]
80006d3c:	30 1b       	mov	r11,1
80006d3e:	2f fc       	sub	r12,-1
80006d40:	2f f0       	sub	r0,-1
80006d42:	50 4c       	stdsp	sp[0x10],r12
80006d44:	50 6b       	stdsp	sp[0x18],r11
80006d46:	c0 38       	rjmp	80006d4c <_dtoa_r+0x880>
80006d48:	30 0a       	mov	r10,0
80006d4a:	50 6a       	stdsp	sp[0x18],r10
80006d4c:	41 19       	lddsp	r9,sp[0x44]
80006d4e:	58 09       	cp.w	r9,0
80006d50:	c0 31       	brne	80006d56 <_dtoa_r+0x88a>
80006d52:	30 1c       	mov	r12,1
80006d54:	c0 98       	rjmp	80006d66 <_dtoa_r+0x89a>
80006d56:	64 48       	ld.w	r8,r2[0x10]
80006d58:	2f c8       	sub	r8,-4
80006d5a:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80006d5e:	e0 a0 08 01 	rcall	80007d60 <__hi0bits>
80006d62:	f8 0c 11 20 	rsub	r12,r12,32
80006d66:	40 4b       	lddsp	r11,sp[0x10]
80006d68:	f8 0b 00 08 	add	r8,r12,r11
80006d6c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006d70:	c0 c0       	breq	80006d88 <_dtoa_r+0x8bc>
80006d72:	f0 08 11 20 	rsub	r8,r8,32
80006d76:	58 48       	cp.w	r8,4
80006d78:	e0 8a 00 06 	brle	80006d84 <_dtoa_r+0x8b8>
80006d7c:	20 48       	sub	r8,4
80006d7e:	10 0b       	add	r11,r8
80006d80:	50 4b       	stdsp	sp[0x10],r11
80006d82:	c0 78       	rjmp	80006d90 <_dtoa_r+0x8c4>
80006d84:	58 48       	cp.w	r8,4
80006d86:	c0 70       	breq	80006d94 <_dtoa_r+0x8c8>
80006d88:	40 4a       	lddsp	r10,sp[0x10]
80006d8a:	2e 48       	sub	r8,-28
80006d8c:	10 0a       	add	r10,r8
80006d8e:	50 4a       	stdsp	sp[0x10],r10
80006d90:	10 00       	add	r0,r8
80006d92:	10 05       	add	r5,r8
80006d94:	58 00       	cp.w	r0,0
80006d96:	e0 8a 00 08 	brle	80006da6 <_dtoa_r+0x8da>
80006d9a:	06 9b       	mov	r11,r3
80006d9c:	00 9a       	mov	r10,r0
80006d9e:	0e 9c       	mov	r12,r7
80006da0:	e0 a0 09 7a 	rcall	80008094 <__lshift>
80006da4:	18 93       	mov	r3,r12
80006da6:	40 49       	lddsp	r9,sp[0x10]
80006da8:	58 09       	cp.w	r9,0
80006daa:	e0 8a 00 08 	brle	80006dba <_dtoa_r+0x8ee>
80006dae:	04 9b       	mov	r11,r2
80006db0:	12 9a       	mov	r10,r9
80006db2:	0e 9c       	mov	r12,r7
80006db4:	e0 a0 09 70 	rcall	80008094 <__lshift>
80006db8:	18 92       	mov	r2,r12
80006dba:	41 48       	lddsp	r8,sp[0x50]
80006dbc:	58 08       	cp.w	r8,0
80006dbe:	c1 b0       	breq	80006df4 <_dtoa_r+0x928>
80006dc0:	04 9b       	mov	r11,r2
80006dc2:	06 9c       	mov	r12,r3
80006dc4:	e0 a0 08 45 	rcall	80007e4e <__mcmp>
80006dc8:	c1 64       	brge	80006df4 <_dtoa_r+0x928>
80006dca:	06 9b       	mov	r11,r3
80006dcc:	30 09       	mov	r9,0
80006dce:	30 aa       	mov	r10,10
80006dd0:	0e 9c       	mov	r12,r7
80006dd2:	e0 a0 0a 2d 	rcall	8000822c <__multadd>
80006dd6:	20 16       	sub	r6,1
80006dd8:	18 93       	mov	r3,r12
80006dda:	40 dc       	lddsp	r12,sp[0x34]
80006ddc:	58 0c       	cp.w	r12,0
80006dde:	c0 31       	brne	80006de4 <_dtoa_r+0x918>
80006de0:	40 91       	lddsp	r1,sp[0x24]
80006de2:	c0 98       	rjmp	80006df4 <_dtoa_r+0x928>
80006de4:	08 9b       	mov	r11,r4
80006de6:	40 91       	lddsp	r1,sp[0x24]
80006de8:	30 09       	mov	r9,0
80006dea:	30 aa       	mov	r10,10
80006dec:	0e 9c       	mov	r12,r7
80006dee:	e0 a0 0a 1f 	rcall	8000822c <__multadd>
80006df2:	18 94       	mov	r4,r12
80006df4:	58 01       	cp.w	r1,0
80006df6:	5f a9       	srle	r9
80006df8:	40 cb       	lddsp	r11,sp[0x30]
80006dfa:	58 2b       	cp.w	r11,2
80006dfc:	5f 98       	srgt	r8
80006dfe:	f3 e8 00 08 	and	r8,r9,r8
80006e02:	c2 50       	breq	80006e4c <_dtoa_r+0x980>
80006e04:	58 01       	cp.w	r1,0
80006e06:	c1 11       	brne	80006e28 <_dtoa_r+0x95c>
80006e08:	04 9b       	mov	r11,r2
80006e0a:	02 99       	mov	r9,r1
80006e0c:	30 5a       	mov	r10,5
80006e0e:	0e 9c       	mov	r12,r7
80006e10:	e0 a0 0a 0e 	rcall	8000822c <__multadd>
80006e14:	18 92       	mov	r2,r12
80006e16:	18 9b       	mov	r11,r12
80006e18:	06 9c       	mov	r12,r3
80006e1a:	e0 a0 08 1a 	rcall	80007e4e <__mcmp>
80006e1e:	e0 89 00 0f 	brgt	80006e3c <_dtoa_r+0x970>
80006e22:	c0 38       	rjmp	80006e28 <_dtoa_r+0x95c>
80006e24:	30 02       	mov	r2,0
80006e26:	04 94       	mov	r4,r2
80006e28:	40 ea       	lddsp	r10,sp[0x38]
80006e2a:	30 09       	mov	r9,0
80006e2c:	5c da       	com	r10
80006e2e:	40 85       	lddsp	r5,sp[0x20]
80006e30:	50 6a       	stdsp	sp[0x18],r10
80006e32:	50 49       	stdsp	sp[0x10],r9
80006e34:	c0 f9       	rjmp	80007052 <_dtoa_r+0xb86>
80006e36:	08 92       	mov	r2,r4
80006e38:	40 66       	lddsp	r6,sp[0x18]
80006e3a:	04 94       	mov	r4,r2
80006e3c:	2f f6       	sub	r6,-1
80006e3e:	50 66       	stdsp	sp[0x18],r6
80006e40:	33 18       	mov	r8,49
80006e42:	40 85       	lddsp	r5,sp[0x20]
80006e44:	0a c8       	st.b	r5++,r8
80006e46:	30 08       	mov	r8,0
80006e48:	50 48       	stdsp	sp[0x10],r8
80006e4a:	c0 49       	rjmp	80007052 <_dtoa_r+0xb86>
80006e4c:	40 dc       	lddsp	r12,sp[0x34]
80006e4e:	58 0c       	cp.w	r12,0
80006e50:	e0 80 00 b5 	breq	80006fba <_dtoa_r+0xaee>
80006e54:	58 05       	cp.w	r5,0
80006e56:	e0 8a 00 08 	brle	80006e66 <_dtoa_r+0x99a>
80006e5a:	08 9b       	mov	r11,r4
80006e5c:	0a 9a       	mov	r10,r5
80006e5e:	0e 9c       	mov	r12,r7
80006e60:	e0 a0 09 1a 	rcall	80008094 <__lshift>
80006e64:	18 94       	mov	r4,r12
80006e66:	40 6b       	lddsp	r11,sp[0x18]
80006e68:	58 0b       	cp.w	r11,0
80006e6a:	c0 31       	brne	80006e70 <_dtoa_r+0x9a4>
80006e6c:	08 9c       	mov	r12,r4
80006e6e:	c1 38       	rjmp	80006e94 <_dtoa_r+0x9c8>
80006e70:	68 1b       	ld.w	r11,r4[0x4]
80006e72:	0e 9c       	mov	r12,r7
80006e74:	e0 a0 08 20 	rcall	80007eb4 <_Balloc>
80006e78:	68 4a       	ld.w	r10,r4[0x10]
80006e7a:	18 95       	mov	r5,r12
80006e7c:	e8 cb ff f4 	sub	r11,r4,-12
80006e80:	2f ea       	sub	r10,-2
80006e82:	2f 4c       	sub	r12,-12
80006e84:	a3 6a       	lsl	r10,0x2
80006e86:	fe b0 e8 3e 	rcall	80003f02 <memcpy>
80006e8a:	0a 9b       	mov	r11,r5
80006e8c:	30 1a       	mov	r10,1
80006e8e:	0e 9c       	mov	r12,r7
80006e90:	e0 a0 09 02 	rcall	80008094 <__lshift>
80006e94:	50 44       	stdsp	sp[0x10],r4
80006e96:	40 3a       	lddsp	r10,sp[0xc]
80006e98:	30 19       	mov	r9,1
80006e9a:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80006e9e:	18 94       	mov	r4,r12
80006ea0:	50 da       	stdsp	sp[0x34],r10
80006ea2:	40 85       	lddsp	r5,sp[0x20]
80006ea4:	50 99       	stdsp	sp[0x24],r9
80006ea6:	50 26       	stdsp	sp[0x8],r6
80006ea8:	50 e1       	stdsp	sp[0x38],r1
80006eaa:	04 9b       	mov	r11,r2
80006eac:	06 9c       	mov	r12,r3
80006eae:	fe b0 fa 7f 	rcall	800063ac <quorem>
80006eb2:	40 4b       	lddsp	r11,sp[0x10]
80006eb4:	f8 c0 ff d0 	sub	r0,r12,-48
80006eb8:	06 9c       	mov	r12,r3
80006eba:	e0 a0 07 ca 	rcall	80007e4e <__mcmp>
80006ebe:	08 9a       	mov	r10,r4
80006ec0:	50 6c       	stdsp	sp[0x18],r12
80006ec2:	04 9b       	mov	r11,r2
80006ec4:	0e 9c       	mov	r12,r7
80006ec6:	e0 a0 08 7f 	rcall	80007fc4 <__mdiff>
80006eca:	18 91       	mov	r1,r12
80006ecc:	78 38       	ld.w	r8,r12[0xc]
80006ece:	58 08       	cp.w	r8,0
80006ed0:	c0 30       	breq	80006ed6 <_dtoa_r+0xa0a>
80006ed2:	30 16       	mov	r6,1
80006ed4:	c0 68       	rjmp	80006ee0 <_dtoa_r+0xa14>
80006ed6:	18 9b       	mov	r11,r12
80006ed8:	06 9c       	mov	r12,r3
80006eda:	e0 a0 07 ba 	rcall	80007e4e <__mcmp>
80006ede:	18 96       	mov	r6,r12
80006ee0:	0e 9c       	mov	r12,r7
80006ee2:	02 9b       	mov	r11,r1
80006ee4:	e0 a0 07 ce 	rcall	80007e80 <_Bfree>
80006ee8:	40 cc       	lddsp	r12,sp[0x30]
80006eea:	ed ec 10 08 	or	r8,r6,r12
80006eee:	c0 d1       	brne	80006f08 <_dtoa_r+0xa3c>
80006ef0:	40 db       	lddsp	r11,sp[0x34]
80006ef2:	58 0b       	cp.w	r11,0
80006ef4:	c0 a1       	brne	80006f08 <_dtoa_r+0xa3c>
80006ef6:	40 26       	lddsp	r6,sp[0x8]
80006ef8:	e0 40 00 39 	cp.w	r0,57
80006efc:	c3 00       	breq	80006f5c <_dtoa_r+0xa90>
80006efe:	40 6a       	lddsp	r10,sp[0x18]
80006f00:	58 0a       	cp.w	r10,0
80006f02:	e0 89 00 24 	brgt	80006f4a <_dtoa_r+0xa7e>
80006f06:	c2 f8       	rjmp	80006f64 <_dtoa_r+0xa98>
80006f08:	40 69       	lddsp	r9,sp[0x18]
80006f0a:	58 09       	cp.w	r9,0
80006f0c:	c0 85       	brlt	80006f1c <_dtoa_r+0xa50>
80006f0e:	12 98       	mov	r8,r9
80006f10:	40 cc       	lddsp	r12,sp[0x30]
80006f12:	18 48       	or	r8,r12
80006f14:	c1 d1       	brne	80006f4e <_dtoa_r+0xa82>
80006f16:	40 db       	lddsp	r11,sp[0x34]
80006f18:	58 0b       	cp.w	r11,0
80006f1a:	c1 a1       	brne	80006f4e <_dtoa_r+0xa82>
80006f1c:	0c 99       	mov	r9,r6
80006f1e:	40 26       	lddsp	r6,sp[0x8]
80006f20:	58 09       	cp.w	r9,0
80006f22:	e0 8a 00 21 	brle	80006f64 <_dtoa_r+0xa98>
80006f26:	06 9b       	mov	r11,r3
80006f28:	30 1a       	mov	r10,1
80006f2a:	0e 9c       	mov	r12,r7
80006f2c:	e0 a0 08 b4 	rcall	80008094 <__lshift>
80006f30:	04 9b       	mov	r11,r2
80006f32:	18 93       	mov	r3,r12
80006f34:	e0 a0 07 8d 	rcall	80007e4e <__mcmp>
80006f38:	e0 89 00 06 	brgt	80006f44 <_dtoa_r+0xa78>
80006f3c:	c1 41       	brne	80006f64 <_dtoa_r+0xa98>
80006f3e:	ed b0 00 00 	bld	r0,0x0
80006f42:	c1 11       	brne	80006f64 <_dtoa_r+0xa98>
80006f44:	e0 40 00 39 	cp.w	r0,57
80006f48:	c0 a0       	breq	80006f5c <_dtoa_r+0xa90>
80006f4a:	2f f0       	sub	r0,-1
80006f4c:	c0 c8       	rjmp	80006f64 <_dtoa_r+0xa98>
80006f4e:	58 06       	cp.w	r6,0
80006f50:	e0 8a 00 0c 	brle	80006f68 <_dtoa_r+0xa9c>
80006f54:	40 26       	lddsp	r6,sp[0x8]
80006f56:	e0 40 00 39 	cp.w	r0,57
80006f5a:	c0 41       	brne	80006f62 <_dtoa_r+0xa96>
80006f5c:	33 98       	mov	r8,57
80006f5e:	0a c8       	st.b	r5++,r8
80006f60:	c6 78       	rjmp	8000702e <_dtoa_r+0xb62>
80006f62:	2f f0       	sub	r0,-1
80006f64:	0a c0       	st.b	r5++,r0
80006f66:	c7 58       	rjmp	80007050 <_dtoa_r+0xb84>
80006f68:	0a c0       	st.b	r5++,r0
80006f6a:	40 9a       	lddsp	r10,sp[0x24]
80006f6c:	40 e9       	lddsp	r9,sp[0x38]
80006f6e:	12 3a       	cp.w	r10,r9
80006f70:	c4 30       	breq	80006ff6 <_dtoa_r+0xb2a>
80006f72:	06 9b       	mov	r11,r3
80006f74:	30 09       	mov	r9,0
80006f76:	30 aa       	mov	r10,10
80006f78:	0e 9c       	mov	r12,r7
80006f7a:	e0 a0 09 59 	rcall	8000822c <__multadd>
80006f7e:	40 48       	lddsp	r8,sp[0x10]
80006f80:	18 93       	mov	r3,r12
80006f82:	08 38       	cp.w	r8,r4
80006f84:	c0 91       	brne	80006f96 <_dtoa_r+0xaca>
80006f86:	10 9b       	mov	r11,r8
80006f88:	30 09       	mov	r9,0
80006f8a:	30 aa       	mov	r10,10
80006f8c:	0e 9c       	mov	r12,r7
80006f8e:	e0 a0 09 4f 	rcall	8000822c <__multadd>
80006f92:	50 4c       	stdsp	sp[0x10],r12
80006f94:	c0 e8       	rjmp	80006fb0 <_dtoa_r+0xae4>
80006f96:	40 4b       	lddsp	r11,sp[0x10]
80006f98:	30 09       	mov	r9,0
80006f9a:	30 aa       	mov	r10,10
80006f9c:	0e 9c       	mov	r12,r7
80006f9e:	e0 a0 09 47 	rcall	8000822c <__multadd>
80006fa2:	08 9b       	mov	r11,r4
80006fa4:	50 4c       	stdsp	sp[0x10],r12
80006fa6:	30 09       	mov	r9,0
80006fa8:	30 aa       	mov	r10,10
80006faa:	0e 9c       	mov	r12,r7
80006fac:	e0 a0 09 40 	rcall	8000822c <__multadd>
80006fb0:	18 94       	mov	r4,r12
80006fb2:	40 9c       	lddsp	r12,sp[0x24]
80006fb4:	2f fc       	sub	r12,-1
80006fb6:	50 9c       	stdsp	sp[0x24],r12
80006fb8:	c7 9b       	rjmp	80006eaa <_dtoa_r+0x9de>
80006fba:	30 18       	mov	r8,1
80006fbc:	06 90       	mov	r0,r3
80006fbe:	40 85       	lddsp	r5,sp[0x20]
80006fc0:	08 93       	mov	r3,r4
80006fc2:	0c 94       	mov	r4,r6
80006fc4:	10 96       	mov	r6,r8
80006fc6:	04 9b       	mov	r11,r2
80006fc8:	00 9c       	mov	r12,r0
80006fca:	fe b0 f9 f1 	rcall	800063ac <quorem>
80006fce:	2d 0c       	sub	r12,-48
80006fd0:	0a cc       	st.b	r5++,r12
80006fd2:	02 36       	cp.w	r6,r1
80006fd4:	c0 a4       	brge	80006fe8 <_dtoa_r+0xb1c>
80006fd6:	00 9b       	mov	r11,r0
80006fd8:	30 09       	mov	r9,0
80006fda:	30 aa       	mov	r10,10
80006fdc:	0e 9c       	mov	r12,r7
80006fde:	2f f6       	sub	r6,-1
80006fe0:	e0 a0 09 26 	rcall	8000822c <__multadd>
80006fe4:	18 90       	mov	r0,r12
80006fe6:	cf 0b       	rjmp	80006fc6 <_dtoa_r+0xafa>
80006fe8:	08 96       	mov	r6,r4
80006fea:	30 0b       	mov	r11,0
80006fec:	06 94       	mov	r4,r3
80006fee:	50 4b       	stdsp	sp[0x10],r11
80006ff0:	00 93       	mov	r3,r0
80006ff2:	18 90       	mov	r0,r12
80006ff4:	c0 28       	rjmp	80006ff8 <_dtoa_r+0xb2c>
80006ff6:	40 26       	lddsp	r6,sp[0x8]
80006ff8:	06 9b       	mov	r11,r3
80006ffa:	30 1a       	mov	r10,1
80006ffc:	0e 9c       	mov	r12,r7
80006ffe:	e0 a0 08 4b 	rcall	80008094 <__lshift>
80007002:	04 9b       	mov	r11,r2
80007004:	18 93       	mov	r3,r12
80007006:	e0 a0 07 24 	rcall	80007e4e <__mcmp>
8000700a:	e0 89 00 12 	brgt	8000702e <_dtoa_r+0xb62>
8000700e:	c1 b1       	brne	80007044 <_dtoa_r+0xb78>
80007010:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80007014:	c0 d1       	brne	8000702e <_dtoa_r+0xb62>
80007016:	c1 78       	rjmp	80007044 <_dtoa_r+0xb78>
80007018:	40 89       	lddsp	r9,sp[0x20]
8000701a:	12 38       	cp.w	r8,r9
8000701c:	c0 30       	breq	80007022 <_dtoa_r+0xb56>
8000701e:	10 95       	mov	r5,r8
80007020:	c0 88       	rjmp	80007030 <_dtoa_r+0xb64>
80007022:	2f f6       	sub	r6,-1
80007024:	50 66       	stdsp	sp[0x18],r6
80007026:	33 18       	mov	r8,49
80007028:	40 8c       	lddsp	r12,sp[0x20]
8000702a:	b8 88       	st.b	r12[0x0],r8
8000702c:	c1 38       	rjmp	80007052 <_dtoa_r+0xb86>
8000702e:	33 9a       	mov	r10,57
80007030:	0a 98       	mov	r8,r5
80007032:	11 79       	ld.ub	r9,--r8
80007034:	f4 09 18 00 	cp.b	r9,r10
80007038:	cf 00       	breq	80007018 <_dtoa_r+0xb4c>
8000703a:	2f f9       	sub	r9,-1
8000703c:	b0 89       	st.b	r8[0x0],r9
8000703e:	c0 98       	rjmp	80007050 <_dtoa_r+0xb84>
80007040:	10 95       	mov	r5,r8
80007042:	c0 28       	rjmp	80007046 <_dtoa_r+0xb7a>
80007044:	33 09       	mov	r9,48
80007046:	0a 98       	mov	r8,r5
80007048:	11 7a       	ld.ub	r10,--r8
8000704a:	f2 0a 18 00 	cp.b	r10,r9
8000704e:	cf 90       	breq	80007040 <_dtoa_r+0xb74>
80007050:	50 66       	stdsp	sp[0x18],r6
80007052:	04 9b       	mov	r11,r2
80007054:	0e 9c       	mov	r12,r7
80007056:	e0 a0 07 15 	rcall	80007e80 <_Bfree>
8000705a:	58 04       	cp.w	r4,0
8000705c:	c1 20       	breq	80007080 <_dtoa_r+0xbb4>
8000705e:	40 4b       	lddsp	r11,sp[0x10]
80007060:	08 3b       	cp.w	r11,r4
80007062:	5f 19       	srne	r9
80007064:	58 0b       	cp.w	r11,0
80007066:	5f 18       	srne	r8
80007068:	f3 e8 00 08 	and	r8,r9,r8
8000706c:	c0 40       	breq	80007074 <_dtoa_r+0xba8>
8000706e:	0e 9c       	mov	r12,r7
80007070:	e0 a0 07 08 	rcall	80007e80 <_Bfree>
80007074:	08 9b       	mov	r11,r4
80007076:	0e 9c       	mov	r12,r7
80007078:	e0 a0 07 04 	rcall	80007e80 <_Bfree>
8000707c:	c0 28       	rjmp	80007080 <_dtoa_r+0xbb4>
8000707e:	50 66       	stdsp	sp[0x18],r6
80007080:	0e 9c       	mov	r12,r7
80007082:	06 9b       	mov	r11,r3
80007084:	e0 a0 06 fe 	rcall	80007e80 <_Bfree>
80007088:	30 08       	mov	r8,0
8000708a:	aa 88       	st.b	r5[0x0],r8
8000708c:	40 68       	lddsp	r8,sp[0x18]
8000708e:	41 5a       	lddsp	r10,sp[0x54]
80007090:	2f f8       	sub	r8,-1
80007092:	41 29       	lddsp	r9,sp[0x48]
80007094:	95 08       	st.w	r10[0x0],r8
80007096:	40 8c       	lddsp	r12,sp[0x20]
80007098:	58 09       	cp.w	r9,0
8000709a:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000709e:	f1 f5 1a 00 	st.wne	r8[0x0],r5
800070a2:	2e 6d       	sub	sp,-104
800070a4:	d8 32       	popm	r0-r7,pc
800070a6:	d7 03       	nop

800070a8 <_fflush_r>:
800070a8:	d4 21       	pushm	r4-r7,lr
800070aa:	16 97       	mov	r7,r11
800070ac:	18 96       	mov	r6,r12
800070ae:	76 48       	ld.w	r8,r11[0x10]
800070b0:	58 08       	cp.w	r8,0
800070b2:	c7 f0       	breq	800071b0 <_fflush_r+0x108>
800070b4:	58 0c       	cp.w	r12,0
800070b6:	c0 50       	breq	800070c0 <_fflush_r+0x18>
800070b8:	78 68       	ld.w	r8,r12[0x18]
800070ba:	58 08       	cp.w	r8,0
800070bc:	c0 21       	brne	800070c0 <_fflush_r+0x18>
800070be:	cc dc       	rcall	80007258 <__sinit>
800070c0:	fe c8 cf 2c 	sub	r8,pc,-12500
800070c4:	10 37       	cp.w	r7,r8
800070c6:	c0 31       	brne	800070cc <_fflush_r+0x24>
800070c8:	6c 07       	ld.w	r7,r6[0x0]
800070ca:	c0 c8       	rjmp	800070e2 <_fflush_r+0x3a>
800070cc:	fe c8 cf 18 	sub	r8,pc,-12520
800070d0:	10 37       	cp.w	r7,r8
800070d2:	c0 31       	brne	800070d8 <_fflush_r+0x30>
800070d4:	6c 17       	ld.w	r7,r6[0x4]
800070d6:	c0 68       	rjmp	800070e2 <_fflush_r+0x3a>
800070d8:	fe c8 cf 04 	sub	r8,pc,-12540
800070dc:	10 37       	cp.w	r7,r8
800070de:	ed f7 00 02 	ld.weq	r7,r6[0x8]
800070e2:	8e 6a       	ld.sh	r10,r7[0xc]
800070e4:	14 98       	mov	r8,r10
800070e6:	ed ba 00 03 	bld	r10,0x3
800070ea:	c4 20       	breq	8000716e <_fflush_r+0xc6>
800070ec:	ab ba       	sbr	r10,0xb
800070ee:	ae 6a       	st.h	r7[0xc],r10
800070f0:	6e 18       	ld.w	r8,r7[0x4]
800070f2:	58 08       	cp.w	r8,0
800070f4:	e0 89 00 06 	brgt	80007100 <_fflush_r+0x58>
800070f8:	6f 08       	ld.w	r8,r7[0x40]
800070fa:	58 08       	cp.w	r8,0
800070fc:	e0 8a 00 5a 	brle	800071b0 <_fflush_r+0x108>
80007100:	6e b8       	ld.w	r8,r7[0x2c]
80007102:	58 08       	cp.w	r8,0
80007104:	c5 60       	breq	800071b0 <_fflush_r+0x108>
80007106:	e2 1a 10 00 	andl	r10,0x1000,COH
8000710a:	c0 30       	breq	80007110 <_fflush_r+0x68>
8000710c:	6f 55       	ld.w	r5,r7[0x54]
8000710e:	c0 f8       	rjmp	8000712c <_fflush_r+0x84>
80007110:	30 19       	mov	r9,1
80007112:	6e 8b       	ld.w	r11,r7[0x20]
80007114:	0c 9c       	mov	r12,r6
80007116:	5d 18       	icall	r8
80007118:	18 95       	mov	r5,r12
8000711a:	5b fc       	cp.w	r12,-1
8000711c:	c0 81       	brne	8000712c <_fflush_r+0x84>
8000711e:	6c 38       	ld.w	r8,r6[0xc]
80007120:	59 d8       	cp.w	r8,29
80007122:	c4 70       	breq	800071b0 <_fflush_r+0x108>
80007124:	8e 68       	ld.sh	r8,r7[0xc]
80007126:	a7 a8       	sbr	r8,0x6
80007128:	ae 68       	st.h	r7[0xc],r8
8000712a:	d8 22       	popm	r4-r7,pc
8000712c:	8e 68       	ld.sh	r8,r7[0xc]
8000712e:	ed b8 00 02 	bld	r8,0x2
80007132:	c0 91       	brne	80007144 <_fflush_r+0x9c>
80007134:	6e 18       	ld.w	r8,r7[0x4]
80007136:	10 15       	sub	r5,r8
80007138:	6e d8       	ld.w	r8,r7[0x34]
8000713a:	58 08       	cp.w	r8,0
8000713c:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80007140:	eb d8 e1 15 	subne	r5,r5,r8
80007144:	6e b8       	ld.w	r8,r7[0x2c]
80007146:	0c 9c       	mov	r12,r6
80007148:	30 09       	mov	r9,0
8000714a:	0a 9a       	mov	r10,r5
8000714c:	6e 8b       	ld.w	r11,r7[0x20]
8000714e:	5d 18       	icall	r8
80007150:	8e 68       	ld.sh	r8,r7[0xc]
80007152:	0a 3c       	cp.w	r12,r5
80007154:	c2 61       	brne	800071a0 <_fflush_r+0xf8>
80007156:	ab d8       	cbr	r8,0xb
80007158:	30 0c       	mov	r12,0
8000715a:	6e 49       	ld.w	r9,r7[0x10]
8000715c:	ae 68       	st.h	r7[0xc],r8
8000715e:	8f 1c       	st.w	r7[0x4],r12
80007160:	8f 09       	st.w	r7[0x0],r9
80007162:	ed b8 00 0c 	bld	r8,0xc
80007166:	c2 51       	brne	800071b0 <_fflush_r+0x108>
80007168:	ef 45 00 54 	st.w	r7[84],r5
8000716c:	d8 22       	popm	r4-r7,pc
8000716e:	6e 45       	ld.w	r5,r7[0x10]
80007170:	58 05       	cp.w	r5,0
80007172:	c1 f0       	breq	800071b0 <_fflush_r+0x108>
80007174:	6e 04       	ld.w	r4,r7[0x0]
80007176:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000717a:	8f 05       	st.w	r7[0x0],r5
8000717c:	f9 b8 01 00 	movne	r8,0
80007180:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80007184:	0a 14       	sub	r4,r5
80007186:	8f 28       	st.w	r7[0x8],r8
80007188:	c1 18       	rjmp	800071aa <_fflush_r+0x102>
8000718a:	08 99       	mov	r9,r4
8000718c:	0a 9a       	mov	r10,r5
8000718e:	6e a8       	ld.w	r8,r7[0x28]
80007190:	6e 8b       	ld.w	r11,r7[0x20]
80007192:	0c 9c       	mov	r12,r6
80007194:	5d 18       	icall	r8
80007196:	18 14       	sub	r4,r12
80007198:	58 0c       	cp.w	r12,0
8000719a:	e0 89 00 07 	brgt	800071a8 <_fflush_r+0x100>
8000719e:	8e 68       	ld.sh	r8,r7[0xc]
800071a0:	a7 a8       	sbr	r8,0x6
800071a2:	3f fc       	mov	r12,-1
800071a4:	ae 68       	st.h	r7[0xc],r8
800071a6:	d8 22       	popm	r4-r7,pc
800071a8:	18 05       	add	r5,r12
800071aa:	58 04       	cp.w	r4,0
800071ac:	fe 99 ff ef 	brgt	8000718a <_fflush_r+0xe2>
800071b0:	d8 2a       	popm	r4-r7,pc,r12=0
800071b2:	d7 03       	nop

800071b4 <__sfp_lock_acquire>:
800071b4:	5e fc       	retal	r12

800071b6 <__sfp_lock_release>:
800071b6:	5e fc       	retal	r12

800071b8 <_cleanup_r>:
800071b8:	d4 01       	pushm	lr
800071ba:	fe cb e8 7a 	sub	r11,pc,-6022
800071be:	e0 a0 02 fd 	rcall	800077b8 <_fwalk>
800071c2:	d8 02       	popm	pc

800071c4 <__sfmoreglue>:
800071c4:	d4 21       	pushm	r4-r7,lr
800071c6:	16 95       	mov	r5,r11
800071c8:	f6 06 10 5c 	mul	r6,r11,92
800071cc:	ec cb ff f4 	sub	r11,r6,-12
800071d0:	e0 a0 03 84 	rcall	800078d8 <_malloc_r>
800071d4:	18 97       	mov	r7,r12
800071d6:	c0 90       	breq	800071e8 <__sfmoreglue+0x24>
800071d8:	99 15       	st.w	r12[0x4],r5
800071da:	30 0b       	mov	r11,0
800071dc:	2f 4c       	sub	r12,-12
800071de:	0c 9a       	mov	r10,r6
800071e0:	8f 2c       	st.w	r7[0x8],r12
800071e2:	8f 0b       	st.w	r7[0x0],r11
800071e4:	fe b0 e7 33 	rcall	8000404a <memset>
800071e8:	0e 9c       	mov	r12,r7
800071ea:	d8 22       	popm	r4-r7,pc

800071ec <__sfp>:
800071ec:	d4 21       	pushm	r4-r7,lr
800071ee:	fe c8 cf f6 	sub	r8,pc,-12298
800071f2:	18 96       	mov	r6,r12
800071f4:	70 07       	ld.w	r7,r8[0x0]
800071f6:	6e 68       	ld.w	r8,r7[0x18]
800071f8:	58 08       	cp.w	r8,0
800071fa:	c0 31       	brne	80007200 <__sfp+0x14>
800071fc:	0e 9c       	mov	r12,r7
800071fe:	c2 dc       	rcall	80007258 <__sinit>
80007200:	ee c7 ff 28 	sub	r7,r7,-216
80007204:	30 05       	mov	r5,0
80007206:	6e 2c       	ld.w	r12,r7[0x8]
80007208:	6e 18       	ld.w	r8,r7[0x4]
8000720a:	c0 68       	rjmp	80007216 <__sfp+0x2a>
8000720c:	98 69       	ld.sh	r9,r12[0xc]
8000720e:	ea 09 19 00 	cp.h	r9,r5
80007212:	c1 10       	breq	80007234 <__sfp+0x48>
80007214:	2a 4c       	sub	r12,-92
80007216:	20 18       	sub	r8,1
80007218:	cf a7       	brpl	8000720c <__sfp+0x20>
8000721a:	6e 08       	ld.w	r8,r7[0x0]
8000721c:	58 08       	cp.w	r8,0
8000721e:	c0 61       	brne	8000722a <__sfp+0x3e>
80007220:	30 4b       	mov	r11,4
80007222:	0c 9c       	mov	r12,r6
80007224:	cd 0f       	rcall	800071c4 <__sfmoreglue>
80007226:	8f 0c       	st.w	r7[0x0],r12
80007228:	c0 30       	breq	8000722e <__sfp+0x42>
8000722a:	6e 07       	ld.w	r7,r7[0x0]
8000722c:	ce db       	rjmp	80007206 <__sfp+0x1a>
8000722e:	30 c8       	mov	r8,12
80007230:	8d 38       	st.w	r6[0xc],r8
80007232:	d8 22       	popm	r4-r7,pc
80007234:	30 08       	mov	r8,0
80007236:	f9 48 00 4c 	st.w	r12[76],r8
8000723a:	99 08       	st.w	r12[0x0],r8
8000723c:	99 28       	st.w	r12[0x8],r8
8000723e:	99 18       	st.w	r12[0x4],r8
80007240:	99 48       	st.w	r12[0x10],r8
80007242:	99 58       	st.w	r12[0x14],r8
80007244:	99 68       	st.w	r12[0x18],r8
80007246:	99 d8       	st.w	r12[0x34],r8
80007248:	99 e8       	st.w	r12[0x38],r8
8000724a:	f9 48 00 48 	st.w	r12[72],r8
8000724e:	3f f8       	mov	r8,-1
80007250:	b8 78       	st.h	r12[0xe],r8
80007252:	30 18       	mov	r8,1
80007254:	b8 68       	st.h	r12[0xc],r8
80007256:	d8 22       	popm	r4-r7,pc

80007258 <__sinit>:
80007258:	d4 21       	pushm	r4-r7,lr
8000725a:	18 96       	mov	r6,r12
8000725c:	78 67       	ld.w	r7,r12[0x18]
8000725e:	58 07       	cp.w	r7,0
80007260:	c4 91       	brne	800072f2 <__sinit+0x9a>
80007262:	fe c8 00 aa 	sub	r8,pc,170
80007266:	30 15       	mov	r5,1
80007268:	99 a8       	st.w	r12[0x28],r8
8000726a:	f9 47 00 d8 	st.w	r12[216],r7
8000726e:	f9 47 00 dc 	st.w	r12[220],r7
80007272:	f9 47 00 e0 	st.w	r12[224],r7
80007276:	99 65       	st.w	r12[0x18],r5
80007278:	cb af       	rcall	800071ec <__sfp>
8000727a:	8d 0c       	st.w	r6[0x0],r12
8000727c:	0c 9c       	mov	r12,r6
8000727e:	cb 7f       	rcall	800071ec <__sfp>
80007280:	8d 1c       	st.w	r6[0x4],r12
80007282:	0c 9c       	mov	r12,r6
80007284:	cb 4f       	rcall	800071ec <__sfp>
80007286:	6c 09       	ld.w	r9,r6[0x0]
80007288:	30 48       	mov	r8,4
8000728a:	93 07       	st.w	r9[0x0],r7
8000728c:	b2 68       	st.h	r9[0xc],r8
8000728e:	93 17       	st.w	r9[0x4],r7
80007290:	93 27       	st.w	r9[0x8],r7
80007292:	6c 18       	ld.w	r8,r6[0x4]
80007294:	b2 77       	st.h	r9[0xe],r7
80007296:	93 47       	st.w	r9[0x10],r7
80007298:	93 57       	st.w	r9[0x14],r7
8000729a:	93 67       	st.w	r9[0x18],r7
8000729c:	93 89       	st.w	r9[0x20],r9
8000729e:	91 07       	st.w	r8[0x0],r7
800072a0:	91 17       	st.w	r8[0x4],r7
800072a2:	91 27       	st.w	r8[0x8],r7
800072a4:	fe ce eb f4 	sub	lr,pc,-5132
800072a8:	fe cb ec 24 	sub	r11,pc,-5084
800072ac:	93 9e       	st.w	r9[0x24],lr
800072ae:	93 ab       	st.w	r9[0x28],r11
800072b0:	fe ca ec 4c 	sub	r10,pc,-5044
800072b4:	fe c4 ec 58 	sub	r4,pc,-5032
800072b8:	93 ba       	st.w	r9[0x2c],r10
800072ba:	93 c4       	st.w	r9[0x30],r4
800072bc:	30 99       	mov	r9,9
800072be:	b0 69       	st.h	r8[0xc],r9
800072c0:	b0 75       	st.h	r8[0xe],r5
800072c2:	91 c4       	st.w	r8[0x30],r4
800072c4:	91 47       	st.w	r8[0x10],r7
800072c6:	91 57       	st.w	r8[0x14],r7
800072c8:	91 67       	st.w	r8[0x18],r7
800072ca:	91 88       	st.w	r8[0x20],r8
800072cc:	91 9e       	st.w	r8[0x24],lr
800072ce:	91 ab       	st.w	r8[0x28],r11
800072d0:	91 ba       	st.w	r8[0x2c],r10
800072d2:	8d 2c       	st.w	r6[0x8],r12
800072d4:	31 28       	mov	r8,18
800072d6:	99 07       	st.w	r12[0x0],r7
800072d8:	b8 68       	st.h	r12[0xc],r8
800072da:	99 17       	st.w	r12[0x4],r7
800072dc:	99 27       	st.w	r12[0x8],r7
800072de:	30 28       	mov	r8,2
800072e0:	b8 78       	st.h	r12[0xe],r8
800072e2:	99 c4       	st.w	r12[0x30],r4
800072e4:	99 67       	st.w	r12[0x18],r7
800072e6:	99 9e       	st.w	r12[0x24],lr
800072e8:	99 ab       	st.w	r12[0x28],r11
800072ea:	99 ba       	st.w	r12[0x2c],r10
800072ec:	99 47       	st.w	r12[0x10],r7
800072ee:	99 57       	st.w	r12[0x14],r7
800072f0:	99 8c       	st.w	r12[0x20],r12
800072f2:	d8 22       	popm	r4-r7,pc

800072f4 <_malloc_trim_r>:
800072f4:	d4 21       	pushm	r4-r7,lr
800072f6:	16 95       	mov	r5,r11
800072f8:	18 97       	mov	r7,r12
800072fa:	e0 a0 05 31 	rcall	80007d5c <__malloc_lock>
800072fe:	e0 64 01 24 	mov	r4,292
80007302:	68 28       	ld.w	r8,r4[0x8]
80007304:	70 16       	ld.w	r6,r8[0x4]
80007306:	e0 16 ff fc 	andl	r6,0xfffc
8000730a:	ec c8 ff 91 	sub	r8,r6,-111
8000730e:	f0 05 01 05 	sub	r5,r8,r5
80007312:	e0 15 ff 80 	andl	r5,0xff80
80007316:	ea c5 00 80 	sub	r5,r5,128
8000731a:	e0 45 00 7f 	cp.w	r5,127
8000731e:	e0 8a 00 25 	brle	80007368 <_malloc_trim_r+0x74>
80007322:	30 0b       	mov	r11,0
80007324:	0e 9c       	mov	r12,r7
80007326:	e0 a0 09 8b 	rcall	8000863c <_sbrk_r>
8000732a:	68 28       	ld.w	r8,r4[0x8]
8000732c:	0c 08       	add	r8,r6
8000732e:	10 3c       	cp.w	r12,r8
80007330:	c1 c1       	brne	80007368 <_malloc_trim_r+0x74>
80007332:	ea 0b 11 00 	rsub	r11,r5,0
80007336:	0e 9c       	mov	r12,r7
80007338:	e0 a0 09 82 	rcall	8000863c <_sbrk_r>
8000733c:	5b fc       	cp.w	r12,-1
8000733e:	c1 91       	brne	80007370 <_malloc_trim_r+0x7c>
80007340:	30 0b       	mov	r11,0
80007342:	0e 9c       	mov	r12,r7
80007344:	e0 a0 09 7c 	rcall	8000863c <_sbrk_r>
80007348:	68 28       	ld.w	r8,r4[0x8]
8000734a:	f8 08 01 09 	sub	r9,r12,r8
8000734e:	58 f9       	cp.w	r9,15
80007350:	e0 8a 00 0c 	brle	80007368 <_malloc_trim_r+0x74>
80007354:	a1 a9       	sbr	r9,0x0
80007356:	91 19       	st.w	r8[0x4],r9
80007358:	e0 68 05 30 	mov	r8,1328
8000735c:	70 09       	ld.w	r9,r8[0x0]
8000735e:	e0 68 06 50 	mov	r8,1616
80007362:	f8 09 01 09 	sub	r9,r12,r9
80007366:	91 09       	st.w	r8[0x0],r9
80007368:	0e 9c       	mov	r12,r7
8000736a:	e0 a0 04 fa 	rcall	80007d5e <__malloc_unlock>
8000736e:	d8 2a       	popm	r4-r7,pc,r12=0
80007370:	68 28       	ld.w	r8,r4[0x8]
80007372:	0a 16       	sub	r6,r5
80007374:	a1 a6       	sbr	r6,0x0
80007376:	91 16       	st.w	r8[0x4],r6
80007378:	e0 68 06 50 	mov	r8,1616
8000737c:	70 09       	ld.w	r9,r8[0x0]
8000737e:	0a 19       	sub	r9,r5
80007380:	0e 9c       	mov	r12,r7
80007382:	91 09       	st.w	r8[0x0],r9
80007384:	e0 a0 04 ed 	rcall	80007d5e <__malloc_unlock>
80007388:	da 2a       	popm	r4-r7,pc,r12=1
8000738a:	d7 03       	nop

8000738c <_free_r>:
8000738c:	d4 21       	pushm	r4-r7,lr
8000738e:	16 96       	mov	r6,r11
80007390:	18 97       	mov	r7,r12
80007392:	58 0b       	cp.w	r11,0
80007394:	e0 80 00 c0 	breq	80007514 <_free_r+0x188>
80007398:	e0 a0 04 e2 	rcall	80007d5c <__malloc_lock>
8000739c:	20 86       	sub	r6,8
8000739e:	e0 6a 01 24 	mov	r10,292
800073a2:	6c 18       	ld.w	r8,r6[0x4]
800073a4:	74 2e       	ld.w	lr,r10[0x8]
800073a6:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
800073aa:	a1 c8       	cbr	r8,0x0
800073ac:	ec 08 00 09 	add	r9,r6,r8
800073b0:	72 1b       	ld.w	r11,r9[0x4]
800073b2:	e0 1b ff fc 	andl	r11,0xfffc
800073b6:	1c 39       	cp.w	r9,lr
800073b8:	c1 e1       	brne	800073f4 <_free_r+0x68>
800073ba:	f6 08 00 08 	add	r8,r11,r8
800073be:	58 0c       	cp.w	r12,0
800073c0:	c0 81       	brne	800073d0 <_free_r+0x44>
800073c2:	6c 09       	ld.w	r9,r6[0x0]
800073c4:	12 16       	sub	r6,r9
800073c6:	12 08       	add	r8,r9
800073c8:	6c 3b       	ld.w	r11,r6[0xc]
800073ca:	6c 29       	ld.w	r9,r6[0x8]
800073cc:	97 29       	st.w	r11[0x8],r9
800073ce:	93 3b       	st.w	r9[0xc],r11
800073d0:	10 99       	mov	r9,r8
800073d2:	95 26       	st.w	r10[0x8],r6
800073d4:	a1 a9       	sbr	r9,0x0
800073d6:	8d 19       	st.w	r6[0x4],r9
800073d8:	e0 69 05 2c 	mov	r9,1324
800073dc:	72 09       	ld.w	r9,r9[0x0]
800073de:	12 38       	cp.w	r8,r9
800073e0:	c0 63       	brcs	800073ec <_free_r+0x60>
800073e2:	e0 68 06 4c 	mov	r8,1612
800073e6:	0e 9c       	mov	r12,r7
800073e8:	70 0b       	ld.w	r11,r8[0x0]
800073ea:	c8 5f       	rcall	800072f4 <_malloc_trim_r>
800073ec:	0e 9c       	mov	r12,r7
800073ee:	e0 a0 04 b8 	rcall	80007d5e <__malloc_unlock>
800073f2:	d8 22       	popm	r4-r7,pc
800073f4:	93 1b       	st.w	r9[0x4],r11
800073f6:	58 0c       	cp.w	r12,0
800073f8:	c0 30       	breq	800073fe <_free_r+0x72>
800073fa:	30 0c       	mov	r12,0
800073fc:	c1 08       	rjmp	8000741c <_free_r+0x90>
800073fe:	6c 0e       	ld.w	lr,r6[0x0]
80007400:	f4 c5 ff f8 	sub	r5,r10,-8
80007404:	1c 16       	sub	r6,lr
80007406:	1c 08       	add	r8,lr
80007408:	6c 2e       	ld.w	lr,r6[0x8]
8000740a:	0a 3e       	cp.w	lr,r5
8000740c:	f9 bc 00 01 	moveq	r12,1
80007410:	ed f5 10 03 	ld.wne	r5,r6[0xc]
80007414:	eb fe 1a 02 	st.wne	r5[0x8],lr
80007418:	fd f5 1a 03 	st.wne	lr[0xc],r5
8000741c:	f2 0b 00 0e 	add	lr,r9,r11
80007420:	7c 1e       	ld.w	lr,lr[0x4]
80007422:	ed be 00 00 	bld	lr,0x0
80007426:	c1 40       	breq	8000744e <_free_r+0xc2>
80007428:	16 08       	add	r8,r11
8000742a:	58 0c       	cp.w	r12,0
8000742c:	c0 d1       	brne	80007446 <_free_r+0xba>
8000742e:	e0 6e 01 24 	mov	lr,292
80007432:	72 2b       	ld.w	r11,r9[0x8]
80007434:	2f 8e       	sub	lr,-8
80007436:	1c 3b       	cp.w	r11,lr
80007438:	c0 71       	brne	80007446 <_free_r+0xba>
8000743a:	97 36       	st.w	r11[0xc],r6
8000743c:	97 26       	st.w	r11[0x8],r6
8000743e:	8d 2b       	st.w	r6[0x8],r11
80007440:	8d 3b       	st.w	r6[0xc],r11
80007442:	30 1c       	mov	r12,1
80007444:	c0 58       	rjmp	8000744e <_free_r+0xc2>
80007446:	72 2b       	ld.w	r11,r9[0x8]
80007448:	72 39       	ld.w	r9,r9[0xc]
8000744a:	93 2b       	st.w	r9[0x8],r11
8000744c:	97 39       	st.w	r11[0xc],r9
8000744e:	10 99       	mov	r9,r8
80007450:	ec 08 09 08 	st.w	r6[r8],r8
80007454:	a1 a9       	sbr	r9,0x0
80007456:	8d 19       	st.w	r6[0x4],r9
80007458:	58 0c       	cp.w	r12,0
8000745a:	c5 a1       	brne	8000750e <_free_r+0x182>
8000745c:	e0 48 01 ff 	cp.w	r8,511
80007460:	e0 8b 00 13 	brhi	80007486 <_free_r+0xfa>
80007464:	a3 98       	lsr	r8,0x3
80007466:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000746a:	72 2b       	ld.w	r11,r9[0x8]
8000746c:	8d 39       	st.w	r6[0xc],r9
8000746e:	8d 2b       	st.w	r6[0x8],r11
80007470:	97 36       	st.w	r11[0xc],r6
80007472:	93 26       	st.w	r9[0x8],r6
80007474:	a3 48       	asr	r8,0x2
80007476:	74 19       	ld.w	r9,r10[0x4]
80007478:	30 1b       	mov	r11,1
8000747a:	f6 08 09 48 	lsl	r8,r11,r8
8000747e:	f3 e8 10 08 	or	r8,r9,r8
80007482:	95 18       	st.w	r10[0x4],r8
80007484:	c4 58       	rjmp	8000750e <_free_r+0x182>
80007486:	f0 0b 16 09 	lsr	r11,r8,0x9
8000748a:	58 4b       	cp.w	r11,4
8000748c:	e0 8b 00 06 	brhi	80007498 <_free_r+0x10c>
80007490:	f0 0b 16 06 	lsr	r11,r8,0x6
80007494:	2c 8b       	sub	r11,-56
80007496:	c2 08       	rjmp	800074d6 <_free_r+0x14a>
80007498:	59 4b       	cp.w	r11,20
8000749a:	e0 8b 00 04 	brhi	800074a2 <_free_r+0x116>
8000749e:	2a 5b       	sub	r11,-91
800074a0:	c1 b8       	rjmp	800074d6 <_free_r+0x14a>
800074a2:	e0 4b 00 54 	cp.w	r11,84
800074a6:	e0 8b 00 06 	brhi	800074b2 <_free_r+0x126>
800074aa:	f0 0b 16 0c 	lsr	r11,r8,0xc
800074ae:	29 2b       	sub	r11,-110
800074b0:	c1 38       	rjmp	800074d6 <_free_r+0x14a>
800074b2:	e0 4b 01 54 	cp.w	r11,340
800074b6:	e0 8b 00 06 	brhi	800074c2 <_free_r+0x136>
800074ba:	f0 0b 16 0f 	lsr	r11,r8,0xf
800074be:	28 9b       	sub	r11,-119
800074c0:	c0 b8       	rjmp	800074d6 <_free_r+0x14a>
800074c2:	e0 4b 05 54 	cp.w	r11,1364
800074c6:	e0 88 00 05 	brls	800074d0 <_free_r+0x144>
800074ca:	37 eb       	mov	r11,126
800074cc:	c0 58       	rjmp	800074d6 <_free_r+0x14a>
800074ce:	d7 03       	nop
800074d0:	f0 0b 16 12 	lsr	r11,r8,0x12
800074d4:	28 4b       	sub	r11,-124
800074d6:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
800074da:	78 29       	ld.w	r9,r12[0x8]
800074dc:	18 39       	cp.w	r9,r12
800074de:	c0 e1       	brne	800074fa <_free_r+0x16e>
800074e0:	74 18       	ld.w	r8,r10[0x4]
800074e2:	a3 4b       	asr	r11,0x2
800074e4:	30 1c       	mov	r12,1
800074e6:	f8 0b 09 4b 	lsl	r11,r12,r11
800074ea:	f1 eb 10 0b 	or	r11,r8,r11
800074ee:	12 98       	mov	r8,r9
800074f0:	95 1b       	st.w	r10[0x4],r11
800074f2:	c0 a8       	rjmp	80007506 <_free_r+0x17a>
800074f4:	72 29       	ld.w	r9,r9[0x8]
800074f6:	18 39       	cp.w	r9,r12
800074f8:	c0 60       	breq	80007504 <_free_r+0x178>
800074fa:	72 1a       	ld.w	r10,r9[0x4]
800074fc:	e0 1a ff fc 	andl	r10,0xfffc
80007500:	14 38       	cp.w	r8,r10
80007502:	cf 93       	brcs	800074f4 <_free_r+0x168>
80007504:	72 38       	ld.w	r8,r9[0xc]
80007506:	8d 38       	st.w	r6[0xc],r8
80007508:	8d 29       	st.w	r6[0x8],r9
8000750a:	93 36       	st.w	r9[0xc],r6
8000750c:	91 26       	st.w	r8[0x8],r6
8000750e:	0e 9c       	mov	r12,r7
80007510:	e0 a0 04 27 	rcall	80007d5e <__malloc_unlock>
80007514:	d8 22       	popm	r4-r7,pc
80007516:	d7 03       	nop

80007518 <__sfvwrite_r>:
80007518:	d4 31       	pushm	r0-r7,lr
8000751a:	20 3d       	sub	sp,12
8000751c:	14 94       	mov	r4,r10
8000751e:	18 95       	mov	r5,r12
80007520:	16 97       	mov	r7,r11
80007522:	74 28       	ld.w	r8,r10[0x8]
80007524:	58 08       	cp.w	r8,0
80007526:	e0 80 01 45 	breq	800077b0 <__sfvwrite_r+0x298>
8000752a:	96 68       	ld.sh	r8,r11[0xc]
8000752c:	ed b8 00 03 	bld	r8,0x3
80007530:	c0 41       	brne	80007538 <__sfvwrite_r+0x20>
80007532:	76 48       	ld.w	r8,r11[0x10]
80007534:	58 08       	cp.w	r8,0
80007536:	c0 c1       	brne	8000754e <__sfvwrite_r+0x36>
80007538:	0e 9b       	mov	r11,r7
8000753a:	0a 9c       	mov	r12,r5
8000753c:	fe b0 f6 ca 	rcall	800062d0 <__swsetup_r>
80007540:	c0 70       	breq	8000754e <__sfvwrite_r+0x36>
80007542:	8e 68       	ld.sh	r8,r7[0xc]
80007544:	a7 a8       	sbr	r8,0x6
80007546:	ae 68       	st.h	r7[0xc],r8
80007548:	30 98       	mov	r8,9
8000754a:	8b 38       	st.w	r5[0xc],r8
8000754c:	c3 09       	rjmp	800077ac <__sfvwrite_r+0x294>
8000754e:	8e 63       	ld.sh	r3,r7[0xc]
80007550:	68 00       	ld.w	r0,r4[0x0]
80007552:	06 96       	mov	r6,r3
80007554:	e2 16 00 02 	andl	r6,0x2,COH
80007558:	c2 10       	breq	8000759a <__sfvwrite_r+0x82>
8000755a:	30 03       	mov	r3,0
8000755c:	e0 62 04 00 	mov	r2,1024
80007560:	06 96       	mov	r6,r3
80007562:	c0 48       	rjmp	8000756a <__sfvwrite_r+0x52>
80007564:	60 03       	ld.w	r3,r0[0x0]
80007566:	60 16       	ld.w	r6,r0[0x4]
80007568:	2f 80       	sub	r0,-8
8000756a:	58 06       	cp.w	r6,0
8000756c:	cf c0       	breq	80007564 <__sfvwrite_r+0x4c>
8000756e:	e0 46 04 00 	cp.w	r6,1024
80007572:	ec 09 17 80 	movls	r9,r6
80007576:	e4 09 17 b0 	movhi	r9,r2
8000757a:	06 9a       	mov	r10,r3
8000757c:	6e a8       	ld.w	r8,r7[0x28]
8000757e:	6e 8b       	ld.w	r11,r7[0x20]
80007580:	0a 9c       	mov	r12,r5
80007582:	5d 18       	icall	r8
80007584:	18 16       	sub	r6,r12
80007586:	58 0c       	cp.w	r12,0
80007588:	e0 8a 01 0f 	brle	800077a6 <__sfvwrite_r+0x28e>
8000758c:	68 28       	ld.w	r8,r4[0x8]
8000758e:	18 18       	sub	r8,r12
80007590:	89 28       	st.w	r4[0x8],r8
80007592:	e0 80 01 0f 	breq	800077b0 <__sfvwrite_r+0x298>
80007596:	18 03       	add	r3,r12
80007598:	ce 9b       	rjmp	8000756a <__sfvwrite_r+0x52>
8000759a:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
8000759e:	c0 70       	breq	800075ac <__sfvwrite_r+0x94>
800075a0:	50 06       	stdsp	sp[0x0],r6
800075a2:	0c 93       	mov	r3,r6
800075a4:	0c 91       	mov	r1,r6
800075a6:	50 15       	stdsp	sp[0x4],r5
800075a8:	08 92       	mov	r2,r4
800075aa:	c9 e8       	rjmp	800076e6 <__sfvwrite_r+0x1ce>
800075ac:	06 96       	mov	r6,r3
800075ae:	08 91       	mov	r1,r4
800075b0:	c0 48       	rjmp	800075b8 <__sfvwrite_r+0xa0>
800075b2:	60 03       	ld.w	r3,r0[0x0]
800075b4:	60 16       	ld.w	r6,r0[0x4]
800075b6:	2f 80       	sub	r0,-8
800075b8:	58 06       	cp.w	r6,0
800075ba:	cf c0       	breq	800075b2 <__sfvwrite_r+0x9a>
800075bc:	8e 68       	ld.sh	r8,r7[0xc]
800075be:	6e 24       	ld.w	r4,r7[0x8]
800075c0:	10 99       	mov	r9,r8
800075c2:	e2 19 02 00 	andl	r9,0x200,COH
800075c6:	c5 50       	breq	80007670 <__sfvwrite_r+0x158>
800075c8:	08 36       	cp.w	r6,r4
800075ca:	c4 33       	brcs	80007650 <__sfvwrite_r+0x138>
800075cc:	10 99       	mov	r9,r8
800075ce:	e2 19 04 80 	andl	r9,0x480,COH
800075d2:	c3 f0       	breq	80007650 <__sfvwrite_r+0x138>
800075d4:	6e 4b       	ld.w	r11,r7[0x10]
800075d6:	6e 09       	ld.w	r9,r7[0x0]
800075d8:	16 19       	sub	r9,r11
800075da:	50 09       	stdsp	sp[0x0],r9
800075dc:	6e 59       	ld.w	r9,r7[0x14]
800075de:	10 9c       	mov	r12,r8
800075e0:	f2 09 00 1a 	add	r10,r9,r9<<0x1
800075e4:	30 28       	mov	r8,2
800075e6:	f4 08 0c 08 	divs	r8,r10,r8
800075ea:	fa e9 00 04 	st.d	sp[4],r8
800075ee:	10 94       	mov	r4,r8
800075f0:	40 09       	lddsp	r9,sp[0x0]
800075f2:	e2 1c 04 00 	andl	r12,0x400,COH
800075f6:	2f f9       	sub	r9,-1
800075f8:	0c 09       	add	r9,r6
800075fa:	12 38       	cp.w	r8,r9
800075fc:	f2 04 17 30 	movlo	r4,r9
80007600:	58 0c       	cp.w	r12,0
80007602:	c1 00       	breq	80007622 <__sfvwrite_r+0x10a>
80007604:	08 9b       	mov	r11,r4
80007606:	0a 9c       	mov	r12,r5
80007608:	c6 8d       	rcall	800078d8 <_malloc_r>
8000760a:	18 92       	mov	r2,r12
8000760c:	c1 40       	breq	80007634 <__sfvwrite_r+0x11c>
8000760e:	40 0a       	lddsp	r10,sp[0x0]
80007610:	6e 4b       	ld.w	r11,r7[0x10]
80007612:	fe b0 e4 78 	rcall	80003f02 <memcpy>
80007616:	8e 68       	ld.sh	r8,r7[0xc]
80007618:	e0 18 fb 7f 	andl	r8,0xfb7f
8000761c:	a7 b8       	sbr	r8,0x7
8000761e:	ae 68       	st.h	r7[0xc],r8
80007620:	c0 d8       	rjmp	8000763a <__sfvwrite_r+0x122>
80007622:	08 9a       	mov	r10,r4
80007624:	0a 9c       	mov	r12,r5
80007626:	e0 a0 06 87 	rcall	80008334 <_realloc_r>
8000762a:	18 92       	mov	r2,r12
8000762c:	c0 71       	brne	8000763a <__sfvwrite_r+0x122>
8000762e:	6e 4b       	ld.w	r11,r7[0x10]
80007630:	0a 9c       	mov	r12,r5
80007632:	ca de       	rcall	8000738c <_free_r>
80007634:	30 c8       	mov	r8,12
80007636:	8b 38       	st.w	r5[0xc],r8
80007638:	cb 78       	rjmp	800077a6 <__sfvwrite_r+0x28e>
8000763a:	40 0a       	lddsp	r10,sp[0x0]
8000763c:	40 09       	lddsp	r9,sp[0x0]
8000763e:	e8 0a 01 0a 	sub	r10,r4,r10
80007642:	e4 09 00 08 	add	r8,r2,r9
80007646:	8f 54       	st.w	r7[0x14],r4
80007648:	8f 2a       	st.w	r7[0x8],r10
8000764a:	8f 08       	st.w	r7[0x0],r8
8000764c:	8f 42       	st.w	r7[0x10],r2
8000764e:	0c 94       	mov	r4,r6
80007650:	08 36       	cp.w	r6,r4
80007652:	ec 04 17 30 	movlo	r4,r6
80007656:	06 9b       	mov	r11,r3
80007658:	08 9a       	mov	r10,r4
8000765a:	6e 0c       	ld.w	r12,r7[0x0]
8000765c:	e0 a0 03 61 	rcall	80007d1e <memmove>
80007660:	6e 08       	ld.w	r8,r7[0x0]
80007662:	08 08       	add	r8,r4
80007664:	8f 08       	st.w	r7[0x0],r8
80007666:	6e 28       	ld.w	r8,r7[0x8]
80007668:	08 18       	sub	r8,r4
8000766a:	0c 94       	mov	r4,r6
8000766c:	8f 28       	st.w	r7[0x8],r8
8000766e:	c3 08       	rjmp	800076ce <__sfvwrite_r+0x1b6>
80007670:	08 36       	cp.w	r6,r4
80007672:	5f ba       	srhi	r10
80007674:	6e 0c       	ld.w	r12,r7[0x0]
80007676:	6e 48       	ld.w	r8,r7[0x10]
80007678:	10 3c       	cp.w	r12,r8
8000767a:	5f b8       	srhi	r8
8000767c:	f5 e8 00 08 	and	r8,r10,r8
80007680:	f2 08 18 00 	cp.b	r8,r9
80007684:	c0 e0       	breq	800076a0 <__sfvwrite_r+0x188>
80007686:	06 9b       	mov	r11,r3
80007688:	08 9a       	mov	r10,r4
8000768a:	e0 a0 03 4a 	rcall	80007d1e <memmove>
8000768e:	6e 08       	ld.w	r8,r7[0x0]
80007690:	08 08       	add	r8,r4
80007692:	0e 9b       	mov	r11,r7
80007694:	8f 08       	st.w	r7[0x0],r8
80007696:	0a 9c       	mov	r12,r5
80007698:	fe b0 fd 08 	rcall	800070a8 <_fflush_r>
8000769c:	c1 90       	breq	800076ce <__sfvwrite_r+0x1b6>
8000769e:	c8 48       	rjmp	800077a6 <__sfvwrite_r+0x28e>
800076a0:	6e 59       	ld.w	r9,r7[0x14]
800076a2:	12 36       	cp.w	r6,r9
800076a4:	c0 a3       	brcs	800076b8 <__sfvwrite_r+0x1a0>
800076a6:	6e a8       	ld.w	r8,r7[0x28]
800076a8:	06 9a       	mov	r10,r3
800076aa:	6e 8b       	ld.w	r11,r7[0x20]
800076ac:	0a 9c       	mov	r12,r5
800076ae:	5d 18       	icall	r8
800076b0:	18 94       	mov	r4,r12
800076b2:	e0 89 00 0e 	brgt	800076ce <__sfvwrite_r+0x1b6>
800076b6:	c7 88       	rjmp	800077a6 <__sfvwrite_r+0x28e>
800076b8:	0c 9a       	mov	r10,r6
800076ba:	06 9b       	mov	r11,r3
800076bc:	e0 a0 03 31 	rcall	80007d1e <memmove>
800076c0:	6e 08       	ld.w	r8,r7[0x0]
800076c2:	0c 08       	add	r8,r6
800076c4:	0c 94       	mov	r4,r6
800076c6:	8f 08       	st.w	r7[0x0],r8
800076c8:	6e 28       	ld.w	r8,r7[0x8]
800076ca:	0c 18       	sub	r8,r6
800076cc:	8f 28       	st.w	r7[0x8],r8
800076ce:	62 28       	ld.w	r8,r1[0x8]
800076d0:	08 18       	sub	r8,r4
800076d2:	83 28       	st.w	r1[0x8],r8
800076d4:	c6 e0       	breq	800077b0 <__sfvwrite_r+0x298>
800076d6:	08 16       	sub	r6,r4
800076d8:	08 03       	add	r3,r4
800076da:	c6 fb       	rjmp	800075b8 <__sfvwrite_r+0xa0>
800076dc:	60 03       	ld.w	r3,r0[0x0]
800076de:	60 11       	ld.w	r1,r0[0x4]
800076e0:	30 08       	mov	r8,0
800076e2:	2f 80       	sub	r0,-8
800076e4:	50 08       	stdsp	sp[0x0],r8
800076e6:	58 01       	cp.w	r1,0
800076e8:	cf a0       	breq	800076dc <__sfvwrite_r+0x1c4>
800076ea:	40 0a       	lddsp	r10,sp[0x0]
800076ec:	58 0a       	cp.w	r10,0
800076ee:	c1 51       	brne	80007718 <__sfvwrite_r+0x200>
800076f0:	e2 c6 ff ff 	sub	r6,r1,-1
800076f4:	02 9a       	mov	r10,r1
800076f6:	30 ab       	mov	r11,10
800076f8:	06 9c       	mov	r12,r3
800076fa:	e0 a0 03 07 	rcall	80007d08 <memchr>
800076fe:	f8 c8 ff ff 	sub	r8,r12,-1
80007702:	58 0c       	cp.w	r12,0
80007704:	f1 d3 e1 16 	subne	r6,r8,r3
80007708:	f9 b9 01 01 	movne	r9,1
8000770c:	fb f9 1a 00 	st.wne	sp[0x0],r9
80007710:	f9 b8 00 01 	moveq	r8,1
80007714:	fb f8 0a 00 	st.weq	sp[0x0],r8
80007718:	02 36       	cp.w	r6,r1
8000771a:	ec 04 17 80 	movls	r4,r6
8000771e:	e2 04 17 b0 	movhi	r4,r1
80007722:	6e 59       	ld.w	r9,r7[0x14]
80007724:	6e 25       	ld.w	r5,r7[0x8]
80007726:	f2 05 00 05 	add	r5,r9,r5
8000772a:	0a 34       	cp.w	r4,r5
8000772c:	5f 9a       	srgt	r10
8000772e:	6e 0c       	ld.w	r12,r7[0x0]
80007730:	6e 48       	ld.w	r8,r7[0x10]
80007732:	10 3c       	cp.w	r12,r8
80007734:	5f b8       	srhi	r8
80007736:	f5 e8 00 08 	and	r8,r10,r8
8000773a:	30 0a       	mov	r10,0
8000773c:	f4 08 18 00 	cp.b	r8,r10
80007740:	c0 e0       	breq	8000775c <__sfvwrite_r+0x244>
80007742:	06 9b       	mov	r11,r3
80007744:	0a 9a       	mov	r10,r5
80007746:	e0 a0 02 ec 	rcall	80007d1e <memmove>
8000774a:	6e 08       	ld.w	r8,r7[0x0]
8000774c:	0a 08       	add	r8,r5
8000774e:	0e 9b       	mov	r11,r7
80007750:	8f 08       	st.w	r7[0x0],r8
80007752:	40 1c       	lddsp	r12,sp[0x4]
80007754:	fe b0 fc aa 	rcall	800070a8 <_fflush_r>
80007758:	c1 80       	breq	80007788 <__sfvwrite_r+0x270>
8000775a:	c2 68       	rjmp	800077a6 <__sfvwrite_r+0x28e>
8000775c:	12 34       	cp.w	r4,r9
8000775e:	c0 a5       	brlt	80007772 <__sfvwrite_r+0x25a>
80007760:	6e a8       	ld.w	r8,r7[0x28]
80007762:	06 9a       	mov	r10,r3
80007764:	6e 8b       	ld.w	r11,r7[0x20]
80007766:	40 1c       	lddsp	r12,sp[0x4]
80007768:	5d 18       	icall	r8
8000776a:	18 95       	mov	r5,r12
8000776c:	e0 89 00 0e 	brgt	80007788 <__sfvwrite_r+0x270>
80007770:	c1 b8       	rjmp	800077a6 <__sfvwrite_r+0x28e>
80007772:	08 9a       	mov	r10,r4
80007774:	06 9b       	mov	r11,r3
80007776:	e0 a0 02 d4 	rcall	80007d1e <memmove>
8000777a:	6e 08       	ld.w	r8,r7[0x0]
8000777c:	08 08       	add	r8,r4
8000777e:	08 95       	mov	r5,r4
80007780:	8f 08       	st.w	r7[0x0],r8
80007782:	6e 28       	ld.w	r8,r7[0x8]
80007784:	08 18       	sub	r8,r4
80007786:	8f 28       	st.w	r7[0x8],r8
80007788:	0a 16       	sub	r6,r5
8000778a:	c0 71       	brne	80007798 <__sfvwrite_r+0x280>
8000778c:	0e 9b       	mov	r11,r7
8000778e:	40 1c       	lddsp	r12,sp[0x4]
80007790:	fe b0 fc 8c 	rcall	800070a8 <_fflush_r>
80007794:	c0 91       	brne	800077a6 <__sfvwrite_r+0x28e>
80007796:	50 06       	stdsp	sp[0x0],r6
80007798:	64 28       	ld.w	r8,r2[0x8]
8000779a:	0a 18       	sub	r8,r5
8000779c:	85 28       	st.w	r2[0x8],r8
8000779e:	c0 90       	breq	800077b0 <__sfvwrite_r+0x298>
800077a0:	0a 11       	sub	r1,r5
800077a2:	0a 03       	add	r3,r5
800077a4:	ca 1b       	rjmp	800076e6 <__sfvwrite_r+0x1ce>
800077a6:	8e 68       	ld.sh	r8,r7[0xc]
800077a8:	a7 a8       	sbr	r8,0x6
800077aa:	ae 68       	st.h	r7[0xc],r8
800077ac:	3f fc       	mov	r12,-1
800077ae:	c0 28       	rjmp	800077b2 <__sfvwrite_r+0x29a>
800077b0:	30 0c       	mov	r12,0
800077b2:	2f dd       	sub	sp,-12
800077b4:	d8 32       	popm	r0-r7,pc
800077b6:	d7 03       	nop

800077b8 <_fwalk>:
800077b8:	d4 31       	pushm	r0-r7,lr
800077ba:	30 05       	mov	r5,0
800077bc:	16 91       	mov	r1,r11
800077be:	f8 c7 ff 28 	sub	r7,r12,-216
800077c2:	0a 92       	mov	r2,r5
800077c4:	fe b0 fc f8 	rcall	800071b4 <__sfp_lock_acquire>
800077c8:	3f f3       	mov	r3,-1
800077ca:	c1 68       	rjmp	800077f6 <_fwalk+0x3e>
800077cc:	6e 26       	ld.w	r6,r7[0x8]
800077ce:	6e 14       	ld.w	r4,r7[0x4]
800077d0:	2f 46       	sub	r6,-12
800077d2:	c0 c8       	rjmp	800077ea <_fwalk+0x32>
800077d4:	8c 08       	ld.sh	r8,r6[0x0]
800077d6:	e4 08 19 00 	cp.h	r8,r2
800077da:	c0 70       	breq	800077e8 <_fwalk+0x30>
800077dc:	8c 18       	ld.sh	r8,r6[0x2]
800077de:	e6 08 19 00 	cp.h	r8,r3
800077e2:	c0 30       	breq	800077e8 <_fwalk+0x30>
800077e4:	5d 11       	icall	r1
800077e6:	18 45       	or	r5,r12
800077e8:	2a 46       	sub	r6,-92
800077ea:	20 14       	sub	r4,1
800077ec:	ec cc 00 0c 	sub	r12,r6,12
800077f0:	58 04       	cp.w	r4,0
800077f2:	cf 14       	brge	800077d4 <_fwalk+0x1c>
800077f4:	6e 07       	ld.w	r7,r7[0x0]
800077f6:	58 07       	cp.w	r7,0
800077f8:	ce a1       	brne	800077cc <_fwalk+0x14>
800077fa:	fe b0 fc de 	rcall	800071b6 <__sfp_lock_release>
800077fe:	0a 9c       	mov	r12,r5
80007800:	d8 32       	popm	r0-r7,pc
80007802:	d7 03       	nop

80007804 <_localeconv_r>:
80007804:	fe cc d6 08 	sub	r12,pc,-10744
80007808:	5e fc       	retal	r12
8000780a:	d7 03       	nop

8000780c <__smakebuf_r>:
8000780c:	d4 21       	pushm	r4-r7,lr
8000780e:	20 fd       	sub	sp,60
80007810:	96 68       	ld.sh	r8,r11[0xc]
80007812:	16 97       	mov	r7,r11
80007814:	18 96       	mov	r6,r12
80007816:	e2 18 00 02 	andl	r8,0x2,COH
8000781a:	c3 c1       	brne	80007892 <__smakebuf_r+0x86>
8000781c:	96 7b       	ld.sh	r11,r11[0xe]
8000781e:	f0 0b 19 00 	cp.h	r11,r8
80007822:	c0 55       	brlt	8000782c <__smakebuf_r+0x20>
80007824:	1a 9a       	mov	r10,sp
80007826:	e0 a0 08 95 	rcall	80008950 <_fstat_r>
8000782a:	c0 f4       	brge	80007848 <__smakebuf_r+0x3c>
8000782c:	8e 65       	ld.sh	r5,r7[0xc]
8000782e:	0a 98       	mov	r8,r5
80007830:	ab b8       	sbr	r8,0xb
80007832:	e2 15 00 80 	andl	r5,0x80,COH
80007836:	ae 68       	st.h	r7[0xc],r8
80007838:	30 04       	mov	r4,0
8000783a:	e0 68 04 00 	mov	r8,1024
8000783e:	f9 b5 01 40 	movne	r5,64
80007842:	f0 05 17 00 	moveq	r5,r8
80007846:	c1 c8       	rjmp	8000787e <__smakebuf_r+0x72>
80007848:	40 18       	lddsp	r8,sp[0x4]
8000784a:	e2 18 f0 00 	andl	r8,0xf000,COH
8000784e:	e0 48 20 00 	cp.w	r8,8192
80007852:	5f 04       	sreq	r4
80007854:	e0 48 80 00 	cp.w	r8,32768
80007858:	c0 e1       	brne	80007874 <__smakebuf_r+0x68>
8000785a:	6e b9       	ld.w	r9,r7[0x2c]
8000785c:	fe c8 f1 f8 	sub	r8,pc,-3592
80007860:	10 39       	cp.w	r9,r8
80007862:	c0 91       	brne	80007874 <__smakebuf_r+0x68>
80007864:	8e 68       	ld.sh	r8,r7[0xc]
80007866:	e0 65 04 00 	mov	r5,1024
8000786a:	ab a8       	sbr	r8,0xa
8000786c:	ef 45 00 50 	st.w	r7[80],r5
80007870:	ae 68       	st.h	r7[0xc],r8
80007872:	c0 68       	rjmp	8000787e <__smakebuf_r+0x72>
80007874:	8e 68       	ld.sh	r8,r7[0xc]
80007876:	e0 65 04 00 	mov	r5,1024
8000787a:	ab b8       	sbr	r8,0xb
8000787c:	ae 68       	st.h	r7[0xc],r8
8000787e:	0a 9b       	mov	r11,r5
80007880:	0c 9c       	mov	r12,r6
80007882:	c2 bc       	rcall	800078d8 <_malloc_r>
80007884:	8e 68       	ld.sh	r8,r7[0xc]
80007886:	c0 d1       	brne	800078a0 <__smakebuf_r+0x94>
80007888:	ed b8 00 09 	bld	r8,0x9
8000788c:	c1 b0       	breq	800078c2 <__smakebuf_r+0xb6>
8000788e:	a1 b8       	sbr	r8,0x1
80007890:	ae 68       	st.h	r7[0xc],r8
80007892:	ee c8 ff b9 	sub	r8,r7,-71
80007896:	8f 48       	st.w	r7[0x10],r8
80007898:	8f 08       	st.w	r7[0x0],r8
8000789a:	30 18       	mov	r8,1
8000789c:	8f 58       	st.w	r7[0x14],r8
8000789e:	c1 28       	rjmp	800078c2 <__smakebuf_r+0xb6>
800078a0:	a7 b8       	sbr	r8,0x7
800078a2:	8f 4c       	st.w	r7[0x10],r12
800078a4:	ae 68       	st.h	r7[0xc],r8
800078a6:	8f 55       	st.w	r7[0x14],r5
800078a8:	fe c8 06 f0 	sub	r8,pc,1776
800078ac:	8f 0c       	st.w	r7[0x0],r12
800078ae:	8d a8       	st.w	r6[0x28],r8
800078b0:	58 04       	cp.w	r4,0
800078b2:	c0 80       	breq	800078c2 <__smakebuf_r+0xb6>
800078b4:	8e 7c       	ld.sh	r12,r7[0xe]
800078b6:	e0 a0 07 3f 	rcall	80008734 <isatty>
800078ba:	c0 40       	breq	800078c2 <__smakebuf_r+0xb6>
800078bc:	8e 68       	ld.sh	r8,r7[0xc]
800078be:	a1 a8       	sbr	r8,0x0
800078c0:	ae 68       	st.h	r7[0xc],r8
800078c2:	2f 1d       	sub	sp,-60
800078c4:	d8 22       	popm	r4-r7,pc
800078c6:	d7 03       	nop

800078c8 <malloc>:
800078c8:	d4 01       	pushm	lr
800078ca:	e0 68 01 20 	mov	r8,288
800078ce:	18 9b       	mov	r11,r12
800078d0:	70 0c       	ld.w	r12,r8[0x0]
800078d2:	c0 3c       	rcall	800078d8 <_malloc_r>
800078d4:	d8 02       	popm	pc
800078d6:	d7 03       	nop

800078d8 <_malloc_r>:
800078d8:	d4 31       	pushm	r0-r7,lr
800078da:	f6 c8 ff f5 	sub	r8,r11,-11
800078de:	18 95       	mov	r5,r12
800078e0:	10 97       	mov	r7,r8
800078e2:	e0 17 ff f8 	andl	r7,0xfff8
800078e6:	59 68       	cp.w	r8,22
800078e8:	f9 b7 08 10 	movls	r7,16
800078ec:	16 37       	cp.w	r7,r11
800078ee:	5f 38       	srlo	r8
800078f0:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
800078f4:	c0 50       	breq	800078fe <_malloc_r+0x26>
800078f6:	30 c8       	mov	r8,12
800078f8:	99 38       	st.w	r12[0xc],r8
800078fa:	e0 8f 01 f7 	bral	80007ce8 <_malloc_r+0x410>
800078fe:	e0 a0 02 2f 	rcall	80007d5c <__malloc_lock>
80007902:	e0 47 01 f7 	cp.w	r7,503
80007906:	e0 8b 00 1d 	brhi	80007940 <_malloc_r+0x68>
8000790a:	ee 03 16 03 	lsr	r3,r7,0x3
8000790e:	e0 68 01 24 	mov	r8,292
80007912:	f0 03 00 38 	add	r8,r8,r3<<0x3
80007916:	70 36       	ld.w	r6,r8[0xc]
80007918:	10 36       	cp.w	r6,r8
8000791a:	c0 61       	brne	80007926 <_malloc_r+0x4e>
8000791c:	ec c8 ff f8 	sub	r8,r6,-8
80007920:	70 36       	ld.w	r6,r8[0xc]
80007922:	10 36       	cp.w	r6,r8
80007924:	c0 c0       	breq	8000793c <_malloc_r+0x64>
80007926:	6c 18       	ld.w	r8,r6[0x4]
80007928:	e0 18 ff fc 	andl	r8,0xfffc
8000792c:	6c 3a       	ld.w	r10,r6[0xc]
8000792e:	ec 08 00 09 	add	r9,r6,r8
80007932:	0a 9c       	mov	r12,r5
80007934:	6c 28       	ld.w	r8,r6[0x8]
80007936:	95 28       	st.w	r10[0x8],r8
80007938:	91 3a       	st.w	r8[0xc],r10
8000793a:	c4 78       	rjmp	800079c8 <_malloc_r+0xf0>
8000793c:	2f e3       	sub	r3,-2
8000793e:	c4 d8       	rjmp	800079d8 <_malloc_r+0x100>
80007940:	ee 03 16 09 	lsr	r3,r7,0x9
80007944:	c0 41       	brne	8000794c <_malloc_r+0x74>
80007946:	ee 03 16 03 	lsr	r3,r7,0x3
8000794a:	c2 68       	rjmp	80007996 <_malloc_r+0xbe>
8000794c:	58 43       	cp.w	r3,4
8000794e:	e0 8b 00 06 	brhi	8000795a <_malloc_r+0x82>
80007952:	ee 03 16 06 	lsr	r3,r7,0x6
80007956:	2c 83       	sub	r3,-56
80007958:	c1 f8       	rjmp	80007996 <_malloc_r+0xbe>
8000795a:	59 43       	cp.w	r3,20
8000795c:	e0 8b 00 04 	brhi	80007964 <_malloc_r+0x8c>
80007960:	2a 53       	sub	r3,-91
80007962:	c1 a8       	rjmp	80007996 <_malloc_r+0xbe>
80007964:	e0 43 00 54 	cp.w	r3,84
80007968:	e0 8b 00 06 	brhi	80007974 <_malloc_r+0x9c>
8000796c:	ee 03 16 0c 	lsr	r3,r7,0xc
80007970:	29 23       	sub	r3,-110
80007972:	c1 28       	rjmp	80007996 <_malloc_r+0xbe>
80007974:	e0 43 01 54 	cp.w	r3,340
80007978:	e0 8b 00 06 	brhi	80007984 <_malloc_r+0xac>
8000797c:	ee 03 16 0f 	lsr	r3,r7,0xf
80007980:	28 93       	sub	r3,-119
80007982:	c0 a8       	rjmp	80007996 <_malloc_r+0xbe>
80007984:	e0 43 05 54 	cp.w	r3,1364
80007988:	e0 88 00 04 	brls	80007990 <_malloc_r+0xb8>
8000798c:	37 e3       	mov	r3,126
8000798e:	c0 48       	rjmp	80007996 <_malloc_r+0xbe>
80007990:	ee 03 16 12 	lsr	r3,r7,0x12
80007994:	28 43       	sub	r3,-124
80007996:	e0 6a 01 24 	mov	r10,292
8000799a:	f4 03 00 3a 	add	r10,r10,r3<<0x3
8000799e:	74 36       	ld.w	r6,r10[0xc]
800079a0:	c1 98       	rjmp	800079d2 <_malloc_r+0xfa>
800079a2:	6c 19       	ld.w	r9,r6[0x4]
800079a4:	e0 19 ff fc 	andl	r9,0xfffc
800079a8:	f2 07 01 0b 	sub	r11,r9,r7
800079ac:	58 fb       	cp.w	r11,15
800079ae:	e0 8a 00 04 	brle	800079b6 <_malloc_r+0xde>
800079b2:	20 13       	sub	r3,1
800079b4:	c1 18       	rjmp	800079d6 <_malloc_r+0xfe>
800079b6:	6c 38       	ld.w	r8,r6[0xc]
800079b8:	58 0b       	cp.w	r11,0
800079ba:	c0 b5       	brlt	800079d0 <_malloc_r+0xf8>
800079bc:	6c 2a       	ld.w	r10,r6[0x8]
800079be:	ec 09 00 09 	add	r9,r6,r9
800079c2:	0a 9c       	mov	r12,r5
800079c4:	91 2a       	st.w	r8[0x8],r10
800079c6:	95 38       	st.w	r10[0xc],r8
800079c8:	72 18       	ld.w	r8,r9[0x4]
800079ca:	a1 a8       	sbr	r8,0x0
800079cc:	93 18       	st.w	r9[0x4],r8
800079ce:	cb c8       	rjmp	80007b46 <_malloc_r+0x26e>
800079d0:	10 96       	mov	r6,r8
800079d2:	14 36       	cp.w	r6,r10
800079d4:	ce 71       	brne	800079a2 <_malloc_r+0xca>
800079d6:	2f f3       	sub	r3,-1
800079d8:	e0 6a 01 24 	mov	r10,292
800079dc:	f4 cc ff f8 	sub	r12,r10,-8
800079e0:	78 26       	ld.w	r6,r12[0x8]
800079e2:	18 36       	cp.w	r6,r12
800079e4:	c6 c0       	breq	80007abc <_malloc_r+0x1e4>
800079e6:	6c 19       	ld.w	r9,r6[0x4]
800079e8:	e0 19 ff fc 	andl	r9,0xfffc
800079ec:	f2 07 01 08 	sub	r8,r9,r7
800079f0:	58 f8       	cp.w	r8,15
800079f2:	e0 89 00 8f 	brgt	80007b10 <_malloc_r+0x238>
800079f6:	99 3c       	st.w	r12[0xc],r12
800079f8:	99 2c       	st.w	r12[0x8],r12
800079fa:	58 08       	cp.w	r8,0
800079fc:	c0 55       	brlt	80007a06 <_malloc_r+0x12e>
800079fe:	ec 09 00 09 	add	r9,r6,r9
80007a02:	0a 9c       	mov	r12,r5
80007a04:	ce 2b       	rjmp	800079c8 <_malloc_r+0xf0>
80007a06:	e0 49 01 ff 	cp.w	r9,511
80007a0a:	e0 8b 00 13 	brhi	80007a30 <_malloc_r+0x158>
80007a0e:	a3 99       	lsr	r9,0x3
80007a10:	f4 09 00 38 	add	r8,r10,r9<<0x3
80007a14:	70 2b       	ld.w	r11,r8[0x8]
80007a16:	8d 38       	st.w	r6[0xc],r8
80007a18:	8d 2b       	st.w	r6[0x8],r11
80007a1a:	97 36       	st.w	r11[0xc],r6
80007a1c:	91 26       	st.w	r8[0x8],r6
80007a1e:	a3 49       	asr	r9,0x2
80007a20:	74 18       	ld.w	r8,r10[0x4]
80007a22:	30 1b       	mov	r11,1
80007a24:	f6 09 09 49 	lsl	r9,r11,r9
80007a28:	f1 e9 10 09 	or	r9,r8,r9
80007a2c:	95 19       	st.w	r10[0x4],r9
80007a2e:	c4 78       	rjmp	80007abc <_malloc_r+0x1e4>
80007a30:	f2 0a 16 09 	lsr	r10,r9,0x9
80007a34:	58 4a       	cp.w	r10,4
80007a36:	e0 8b 00 07 	brhi	80007a44 <_malloc_r+0x16c>
80007a3a:	f2 0a 16 06 	lsr	r10,r9,0x6
80007a3e:	2c 8a       	sub	r10,-56
80007a40:	c2 08       	rjmp	80007a80 <_malloc_r+0x1a8>
80007a42:	d7 03       	nop
80007a44:	59 4a       	cp.w	r10,20
80007a46:	e0 8b 00 04 	brhi	80007a4e <_malloc_r+0x176>
80007a4a:	2a 5a       	sub	r10,-91
80007a4c:	c1 a8       	rjmp	80007a80 <_malloc_r+0x1a8>
80007a4e:	e0 4a 00 54 	cp.w	r10,84
80007a52:	e0 8b 00 06 	brhi	80007a5e <_malloc_r+0x186>
80007a56:	f2 0a 16 0c 	lsr	r10,r9,0xc
80007a5a:	29 2a       	sub	r10,-110
80007a5c:	c1 28       	rjmp	80007a80 <_malloc_r+0x1a8>
80007a5e:	e0 4a 01 54 	cp.w	r10,340
80007a62:	e0 8b 00 06 	brhi	80007a6e <_malloc_r+0x196>
80007a66:	f2 0a 16 0f 	lsr	r10,r9,0xf
80007a6a:	28 9a       	sub	r10,-119
80007a6c:	c0 a8       	rjmp	80007a80 <_malloc_r+0x1a8>
80007a6e:	e0 4a 05 54 	cp.w	r10,1364
80007a72:	e0 88 00 04 	brls	80007a7a <_malloc_r+0x1a2>
80007a76:	37 ea       	mov	r10,126
80007a78:	c0 48       	rjmp	80007a80 <_malloc_r+0x1a8>
80007a7a:	f2 0a 16 12 	lsr	r10,r9,0x12
80007a7e:	28 4a       	sub	r10,-124
80007a80:	e0 6b 01 24 	mov	r11,292
80007a84:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80007a88:	68 28       	ld.w	r8,r4[0x8]
80007a8a:	08 38       	cp.w	r8,r4
80007a8c:	c0 e1       	brne	80007aa8 <_malloc_r+0x1d0>
80007a8e:	76 19       	ld.w	r9,r11[0x4]
80007a90:	a3 4a       	asr	r10,0x2
80007a92:	30 1e       	mov	lr,1
80007a94:	fc 0a 09 4a 	lsl	r10,lr,r10
80007a98:	f3 ea 10 0a 	or	r10,r9,r10
80007a9c:	10 99       	mov	r9,r8
80007a9e:	97 1a       	st.w	r11[0x4],r10
80007aa0:	c0 a8       	rjmp	80007ab4 <_malloc_r+0x1dc>
80007aa2:	70 28       	ld.w	r8,r8[0x8]
80007aa4:	08 38       	cp.w	r8,r4
80007aa6:	c0 60       	breq	80007ab2 <_malloc_r+0x1da>
80007aa8:	70 1a       	ld.w	r10,r8[0x4]
80007aaa:	e0 1a ff fc 	andl	r10,0xfffc
80007aae:	14 39       	cp.w	r9,r10
80007ab0:	cf 93       	brcs	80007aa2 <_malloc_r+0x1ca>
80007ab2:	70 39       	ld.w	r9,r8[0xc]
80007ab4:	8d 39       	st.w	r6[0xc],r9
80007ab6:	8d 28       	st.w	r6[0x8],r8
80007ab8:	91 36       	st.w	r8[0xc],r6
80007aba:	93 26       	st.w	r9[0x8],r6
80007abc:	e6 08 14 02 	asr	r8,r3,0x2
80007ac0:	30 1b       	mov	r11,1
80007ac2:	e0 64 01 24 	mov	r4,292
80007ac6:	f6 08 09 4b 	lsl	r11,r11,r8
80007aca:	68 18       	ld.w	r8,r4[0x4]
80007acc:	10 3b       	cp.w	r11,r8
80007ace:	e0 8b 00 69 	brhi	80007ba0 <_malloc_r+0x2c8>
80007ad2:	f7 e8 00 09 	and	r9,r11,r8
80007ad6:	c0 b1       	brne	80007aec <_malloc_r+0x214>
80007ad8:	e0 13 ff fc 	andl	r3,0xfffc
80007adc:	a1 7b       	lsl	r11,0x1
80007ade:	2f c3       	sub	r3,-4
80007ae0:	c0 38       	rjmp	80007ae6 <_malloc_r+0x20e>
80007ae2:	2f c3       	sub	r3,-4
80007ae4:	a1 7b       	lsl	r11,0x1
80007ae6:	f7 e8 00 09 	and	r9,r11,r8
80007aea:	cf c0       	breq	80007ae2 <_malloc_r+0x20a>
80007aec:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80007af0:	06 92       	mov	r2,r3
80007af2:	1c 91       	mov	r1,lr
80007af4:	62 36       	ld.w	r6,r1[0xc]
80007af6:	c2 d8       	rjmp	80007b50 <_malloc_r+0x278>
80007af8:	6c 1a       	ld.w	r10,r6[0x4]
80007afa:	e0 1a ff fc 	andl	r10,0xfffc
80007afe:	f4 07 01 08 	sub	r8,r10,r7
80007b02:	58 f8       	cp.w	r8,15
80007b04:	e0 8a 00 15 	brle	80007b2e <_malloc_r+0x256>
80007b08:	6c 3a       	ld.w	r10,r6[0xc]
80007b0a:	6c 29       	ld.w	r9,r6[0x8]
80007b0c:	95 29       	st.w	r10[0x8],r9
80007b0e:	93 3a       	st.w	r9[0xc],r10
80007b10:	0e 99       	mov	r9,r7
80007b12:	ec 07 00 07 	add	r7,r6,r7
80007b16:	a1 a9       	sbr	r9,0x0
80007b18:	99 37       	st.w	r12[0xc],r7
80007b1a:	99 27       	st.w	r12[0x8],r7
80007b1c:	8d 19       	st.w	r6[0x4],r9
80007b1e:	ee 08 09 08 	st.w	r7[r8],r8
80007b22:	8f 2c       	st.w	r7[0x8],r12
80007b24:	8f 3c       	st.w	r7[0xc],r12
80007b26:	a1 a8       	sbr	r8,0x0
80007b28:	0a 9c       	mov	r12,r5
80007b2a:	8f 18       	st.w	r7[0x4],r8
80007b2c:	c0 d8       	rjmp	80007b46 <_malloc_r+0x26e>
80007b2e:	6c 39       	ld.w	r9,r6[0xc]
80007b30:	58 08       	cp.w	r8,0
80007b32:	c0 e5       	brlt	80007b4e <_malloc_r+0x276>
80007b34:	ec 0a 00 0a 	add	r10,r6,r10
80007b38:	74 18       	ld.w	r8,r10[0x4]
80007b3a:	a1 a8       	sbr	r8,0x0
80007b3c:	0a 9c       	mov	r12,r5
80007b3e:	95 18       	st.w	r10[0x4],r8
80007b40:	6c 28       	ld.w	r8,r6[0x8]
80007b42:	93 28       	st.w	r9[0x8],r8
80007b44:	91 39       	st.w	r8[0xc],r9
80007b46:	c0 cd       	rcall	80007d5e <__malloc_unlock>
80007b48:	ec cc ff f8 	sub	r12,r6,-8
80007b4c:	d8 32       	popm	r0-r7,pc
80007b4e:	12 96       	mov	r6,r9
80007b50:	02 36       	cp.w	r6,r1
80007b52:	cd 31       	brne	80007af8 <_malloc_r+0x220>
80007b54:	2f f2       	sub	r2,-1
80007b56:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80007b5a:	c0 30       	breq	80007b60 <_malloc_r+0x288>
80007b5c:	2f 81       	sub	r1,-8
80007b5e:	cc bb       	rjmp	80007af4 <_malloc_r+0x21c>
80007b60:	1c 98       	mov	r8,lr
80007b62:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80007b66:	c0 81       	brne	80007b76 <_malloc_r+0x29e>
80007b68:	68 19       	ld.w	r9,r4[0x4]
80007b6a:	f6 08 11 ff 	rsub	r8,r11,-1
80007b6e:	f3 e8 00 08 	and	r8,r9,r8
80007b72:	89 18       	st.w	r4[0x4],r8
80007b74:	c0 78       	rjmp	80007b82 <_malloc_r+0x2aa>
80007b76:	f0 c9 00 08 	sub	r9,r8,8
80007b7a:	20 13       	sub	r3,1
80007b7c:	70 08       	ld.w	r8,r8[0x0]
80007b7e:	12 38       	cp.w	r8,r9
80007b80:	cf 10       	breq	80007b62 <_malloc_r+0x28a>
80007b82:	a1 7b       	lsl	r11,0x1
80007b84:	68 18       	ld.w	r8,r4[0x4]
80007b86:	10 3b       	cp.w	r11,r8
80007b88:	e0 8b 00 0c 	brhi	80007ba0 <_malloc_r+0x2c8>
80007b8c:	58 0b       	cp.w	r11,0
80007b8e:	c0 90       	breq	80007ba0 <_malloc_r+0x2c8>
80007b90:	04 93       	mov	r3,r2
80007b92:	c0 38       	rjmp	80007b98 <_malloc_r+0x2c0>
80007b94:	2f c3       	sub	r3,-4
80007b96:	a1 7b       	lsl	r11,0x1
80007b98:	f7 e8 00 09 	and	r9,r11,r8
80007b9c:	ca 81       	brne	80007aec <_malloc_r+0x214>
80007b9e:	cf bb       	rjmp	80007b94 <_malloc_r+0x2bc>
80007ba0:	68 23       	ld.w	r3,r4[0x8]
80007ba2:	66 12       	ld.w	r2,r3[0x4]
80007ba4:	e0 12 ff fc 	andl	r2,0xfffc
80007ba8:	0e 32       	cp.w	r2,r7
80007baa:	5f 39       	srlo	r9
80007bac:	e4 07 01 08 	sub	r8,r2,r7
80007bb0:	58 f8       	cp.w	r8,15
80007bb2:	5f aa       	srle	r10
80007bb4:	f5 e9 10 09 	or	r9,r10,r9
80007bb8:	e0 80 00 9a 	breq	80007cec <_malloc_r+0x414>
80007bbc:	e0 68 06 4c 	mov	r8,1612
80007bc0:	70 01       	ld.w	r1,r8[0x0]
80007bc2:	e0 68 05 30 	mov	r8,1328
80007bc6:	2f 01       	sub	r1,-16
80007bc8:	70 08       	ld.w	r8,r8[0x0]
80007bca:	0e 01       	add	r1,r7
80007bcc:	5b f8       	cp.w	r8,-1
80007bce:	c0 40       	breq	80007bd6 <_malloc_r+0x2fe>
80007bd0:	28 11       	sub	r1,-127
80007bd2:	e0 11 ff 80 	andl	r1,0xff80
80007bd6:	02 9b       	mov	r11,r1
80007bd8:	0a 9c       	mov	r12,r5
80007bda:	e0 a0 05 31 	rcall	8000863c <_sbrk_r>
80007bde:	18 96       	mov	r6,r12
80007be0:	5b fc       	cp.w	r12,-1
80007be2:	c7 50       	breq	80007ccc <_malloc_r+0x3f4>
80007be4:	e6 02 00 08 	add	r8,r3,r2
80007be8:	10 3c       	cp.w	r12,r8
80007bea:	c0 32       	brcc	80007bf0 <_malloc_r+0x318>
80007bec:	08 33       	cp.w	r3,r4
80007bee:	c6 f1       	brne	80007ccc <_malloc_r+0x3f4>
80007bf0:	e0 6a 06 50 	mov	r10,1616
80007bf4:	74 09       	ld.w	r9,r10[0x0]
80007bf6:	e2 09 00 09 	add	r9,r1,r9
80007bfa:	95 09       	st.w	r10[0x0],r9
80007bfc:	10 36       	cp.w	r6,r8
80007bfe:	c0 a1       	brne	80007c12 <_malloc_r+0x33a>
80007c00:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80007c04:	c0 71       	brne	80007c12 <_malloc_r+0x33a>
80007c06:	e2 02 00 02 	add	r2,r1,r2
80007c0a:	68 28       	ld.w	r8,r4[0x8]
80007c0c:	a1 a2       	sbr	r2,0x0
80007c0e:	91 12       	st.w	r8[0x4],r2
80007c10:	c4 f8       	rjmp	80007cae <_malloc_r+0x3d6>
80007c12:	e0 6a 05 30 	mov	r10,1328
80007c16:	74 0b       	ld.w	r11,r10[0x0]
80007c18:	5b fb       	cp.w	r11,-1
80007c1a:	c0 31       	brne	80007c20 <_malloc_r+0x348>
80007c1c:	95 06       	st.w	r10[0x0],r6
80007c1e:	c0 78       	rjmp	80007c2c <_malloc_r+0x354>
80007c20:	ec 09 00 09 	add	r9,r6,r9
80007c24:	e0 6a 06 50 	mov	r10,1616
80007c28:	10 19       	sub	r9,r8
80007c2a:	95 09       	st.w	r10[0x0],r9
80007c2c:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80007c30:	f0 09 11 08 	rsub	r9,r8,8
80007c34:	58 08       	cp.w	r8,0
80007c36:	f2 08 17 10 	movne	r8,r9
80007c3a:	ed d8 e1 06 	addne	r6,r6,r8
80007c3e:	28 08       	sub	r8,-128
80007c40:	ec 01 00 01 	add	r1,r6,r1
80007c44:	0a 9c       	mov	r12,r5
80007c46:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80007c4a:	f0 01 01 01 	sub	r1,r8,r1
80007c4e:	02 9b       	mov	r11,r1
80007c50:	e0 a0 04 f6 	rcall	8000863c <_sbrk_r>
80007c54:	e0 68 06 50 	mov	r8,1616
80007c58:	5b fc       	cp.w	r12,-1
80007c5a:	ec 0c 17 00 	moveq	r12,r6
80007c5e:	f9 b1 00 00 	moveq	r1,0
80007c62:	70 09       	ld.w	r9,r8[0x0]
80007c64:	0c 1c       	sub	r12,r6
80007c66:	89 26       	st.w	r4[0x8],r6
80007c68:	02 0c       	add	r12,r1
80007c6a:	12 01       	add	r1,r9
80007c6c:	a1 ac       	sbr	r12,0x0
80007c6e:	91 01       	st.w	r8[0x0],r1
80007c70:	8d 1c       	st.w	r6[0x4],r12
80007c72:	08 33       	cp.w	r3,r4
80007c74:	c1 d0       	breq	80007cae <_malloc_r+0x3d6>
80007c76:	58 f2       	cp.w	r2,15
80007c78:	e0 8b 00 05 	brhi	80007c82 <_malloc_r+0x3aa>
80007c7c:	30 18       	mov	r8,1
80007c7e:	8d 18       	st.w	r6[0x4],r8
80007c80:	c2 68       	rjmp	80007ccc <_malloc_r+0x3f4>
80007c82:	30 59       	mov	r9,5
80007c84:	20 c2       	sub	r2,12
80007c86:	e0 12 ff f8 	andl	r2,0xfff8
80007c8a:	e6 02 00 08 	add	r8,r3,r2
80007c8e:	91 29       	st.w	r8[0x8],r9
80007c90:	91 19       	st.w	r8[0x4],r9
80007c92:	66 18       	ld.w	r8,r3[0x4]
80007c94:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80007c98:	e5 e8 10 08 	or	r8,r2,r8
80007c9c:	87 18       	st.w	r3[0x4],r8
80007c9e:	58 f2       	cp.w	r2,15
80007ca0:	e0 88 00 07 	brls	80007cae <_malloc_r+0x3d6>
80007ca4:	e6 cb ff f8 	sub	r11,r3,-8
80007ca8:	0a 9c       	mov	r12,r5
80007caa:	fe b0 fb 71 	rcall	8000738c <_free_r>
80007cae:	e0 69 06 48 	mov	r9,1608
80007cb2:	72 0a       	ld.w	r10,r9[0x0]
80007cb4:	e0 68 06 50 	mov	r8,1616
80007cb8:	70 08       	ld.w	r8,r8[0x0]
80007cba:	14 38       	cp.w	r8,r10
80007cbc:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007cc0:	e0 69 06 44 	mov	r9,1604
80007cc4:	72 0a       	ld.w	r10,r9[0x0]
80007cc6:	14 38       	cp.w	r8,r10
80007cc8:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007ccc:	68 28       	ld.w	r8,r4[0x8]
80007cce:	70 18       	ld.w	r8,r8[0x4]
80007cd0:	e0 18 ff fc 	andl	r8,0xfffc
80007cd4:	0e 38       	cp.w	r8,r7
80007cd6:	5f 39       	srlo	r9
80007cd8:	0e 18       	sub	r8,r7
80007cda:	58 f8       	cp.w	r8,15
80007cdc:	5f aa       	srle	r10
80007cde:	f5 e9 10 09 	or	r9,r10,r9
80007ce2:	c0 50       	breq	80007cec <_malloc_r+0x414>
80007ce4:	0a 9c       	mov	r12,r5
80007ce6:	c3 cc       	rcall	80007d5e <__malloc_unlock>
80007ce8:	d8 3a       	popm	r0-r7,pc,r12=0
80007cea:	d7 03       	nop
80007cec:	68 26       	ld.w	r6,r4[0x8]
80007cee:	a1 a8       	sbr	r8,0x0
80007cf0:	0e 99       	mov	r9,r7
80007cf2:	a1 a9       	sbr	r9,0x0
80007cf4:	8d 19       	st.w	r6[0x4],r9
80007cf6:	ec 07 00 07 	add	r7,r6,r7
80007cfa:	0a 9c       	mov	r12,r5
80007cfc:	89 27       	st.w	r4[0x8],r7
80007cfe:	8f 18       	st.w	r7[0x4],r8
80007d00:	c2 fc       	rcall	80007d5e <__malloc_unlock>
80007d02:	ec cc ff f8 	sub	r12,r6,-8
80007d06:	d8 32       	popm	r0-r7,pc

80007d08 <memchr>:
80007d08:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80007d0c:	c0 68       	rjmp	80007d18 <memchr+0x10>
80007d0e:	20 1a       	sub	r10,1
80007d10:	19 88       	ld.ub	r8,r12[0x0]
80007d12:	16 38       	cp.w	r8,r11
80007d14:	5e 0c       	reteq	r12
80007d16:	2f fc       	sub	r12,-1
80007d18:	58 0a       	cp.w	r10,0
80007d1a:	cf a1       	brne	80007d0e <memchr+0x6>
80007d1c:	5e fa       	retal	r10

80007d1e <memmove>:
80007d1e:	d4 01       	pushm	lr
80007d20:	18 3b       	cp.w	r11,r12
80007d22:	c1 92       	brcc	80007d54 <memmove+0x36>
80007d24:	f6 0a 00 09 	add	r9,r11,r10
80007d28:	12 3c       	cp.w	r12,r9
80007d2a:	c1 52       	brcc	80007d54 <memmove+0x36>
80007d2c:	f8 0a 00 0b 	add	r11,r12,r10
80007d30:	30 08       	mov	r8,0
80007d32:	c0 68       	rjmp	80007d3e <memmove+0x20>
80007d34:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80007d38:	20 1a       	sub	r10,1
80007d3a:	f6 08 0b 0e 	st.b	r11[r8],lr
80007d3e:	20 18       	sub	r8,1
80007d40:	58 0a       	cp.w	r10,0
80007d42:	cf 91       	brne	80007d34 <memmove+0x16>
80007d44:	d8 02       	popm	pc
80007d46:	f6 08 07 09 	ld.ub	r9,r11[r8]
80007d4a:	20 1a       	sub	r10,1
80007d4c:	f8 08 0b 09 	st.b	r12[r8],r9
80007d50:	2f f8       	sub	r8,-1
80007d52:	c0 28       	rjmp	80007d56 <memmove+0x38>
80007d54:	30 08       	mov	r8,0
80007d56:	58 0a       	cp.w	r10,0
80007d58:	cf 71       	brne	80007d46 <memmove+0x28>
80007d5a:	d8 02       	popm	pc

80007d5c <__malloc_lock>:
80007d5c:	5e fc       	retal	r12

80007d5e <__malloc_unlock>:
80007d5e:	5e fc       	retal	r12

80007d60 <__hi0bits>:
80007d60:	18 98       	mov	r8,r12
80007d62:	e0 1c 00 00 	andl	r12,0x0
80007d66:	f0 09 15 10 	lsl	r9,r8,0x10
80007d6a:	58 0c       	cp.w	r12,0
80007d6c:	f2 08 17 00 	moveq	r8,r9
80007d70:	f9 bc 00 10 	moveq	r12,16
80007d74:	f9 bc 01 00 	movne	r12,0
80007d78:	10 9a       	mov	r10,r8
80007d7a:	f0 09 15 08 	lsl	r9,r8,0x8
80007d7e:	e6 1a ff 00 	andh	r10,0xff00,COH
80007d82:	f7 bc 00 f8 	subeq	r12,-8
80007d86:	f2 08 17 00 	moveq	r8,r9
80007d8a:	10 9a       	mov	r10,r8
80007d8c:	f0 09 15 04 	lsl	r9,r8,0x4
80007d90:	e6 1a f0 00 	andh	r10,0xf000,COH
80007d94:	f7 bc 00 fc 	subeq	r12,-4
80007d98:	f2 08 17 00 	moveq	r8,r9
80007d9c:	10 9a       	mov	r10,r8
80007d9e:	f0 09 15 02 	lsl	r9,r8,0x2
80007da2:	e6 1a c0 00 	andh	r10,0xc000,COH
80007da6:	f7 bc 00 fe 	subeq	r12,-2
80007daa:	f2 08 17 00 	moveq	r8,r9
80007dae:	58 08       	cp.w	r8,0
80007db0:	5e 5c       	retlt	r12
80007db2:	ed b8 00 1e 	bld	r8,0x1e
80007db6:	f9 bc 01 20 	movne	r12,32
80007dba:	f7 bc 00 ff 	subeq	r12,-1
80007dbe:	5e fc       	retal	r12

80007dc0 <__lo0bits>:
80007dc0:	18 99       	mov	r9,r12
80007dc2:	78 08       	ld.w	r8,r12[0x0]
80007dc4:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
80007dc8:	c1 50       	breq	80007df2 <__lo0bits+0x32>
80007dca:	ed b8 00 00 	bld	r8,0x0
80007dce:	c0 21       	brne	80007dd2 <__lo0bits+0x12>
80007dd0:	5e fd       	retal	0
80007dd2:	10 9b       	mov	r11,r8
80007dd4:	f0 0a 16 01 	lsr	r10,r8,0x1
80007dd8:	e2 1b 00 02 	andl	r11,0x2,COH
80007ddc:	a3 88       	lsr	r8,0x2
80007dde:	58 0b       	cp.w	r11,0
80007de0:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80007de4:	f9 bc 01 01 	movne	r12,1
80007de8:	f3 f8 0a 00 	st.weq	r9[0x0],r8
80007dec:	f9 bc 00 02 	moveq	r12,2
80007df0:	5e fc       	retal	r12
80007df2:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80007df6:	f0 0b 16 10 	lsr	r11,r8,0x10
80007dfa:	58 0a       	cp.w	r10,0
80007dfc:	f6 08 17 00 	moveq	r8,r11
80007e00:	f9 bc 00 10 	moveq	r12,16
80007e04:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80007e08:	f0 0a 16 08 	lsr	r10,r8,0x8
80007e0c:	58 0b       	cp.w	r11,0
80007e0e:	f7 bc 00 f8 	subeq	r12,-8
80007e12:	f4 08 17 00 	moveq	r8,r10
80007e16:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
80007e1a:	f0 0a 16 04 	lsr	r10,r8,0x4
80007e1e:	58 0b       	cp.w	r11,0
80007e20:	f7 bc 00 fc 	subeq	r12,-4
80007e24:	f4 08 17 00 	moveq	r8,r10
80007e28:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80007e2c:	f0 0a 16 02 	lsr	r10,r8,0x2
80007e30:	58 0b       	cp.w	r11,0
80007e32:	f7 bc 00 fe 	subeq	r12,-2
80007e36:	f4 08 17 00 	moveq	r8,r10
80007e3a:	ed b8 00 00 	bld	r8,0x0
80007e3e:	c0 60       	breq	80007e4a <__lo0bits+0x8a>
80007e40:	a1 98       	lsr	r8,0x1
80007e42:	c0 31       	brne	80007e48 <__lo0bits+0x88>
80007e44:	32 0c       	mov	r12,32
80007e46:	5e fc       	retal	r12
80007e48:	2f fc       	sub	r12,-1
80007e4a:	93 08       	st.w	r9[0x0],r8
80007e4c:	5e fc       	retal	r12

80007e4e <__mcmp>:
80007e4e:	d4 01       	pushm	lr
80007e50:	18 98       	mov	r8,r12
80007e52:	76 49       	ld.w	r9,r11[0x10]
80007e54:	78 4c       	ld.w	r12,r12[0x10]
80007e56:	12 1c       	sub	r12,r9
80007e58:	c1 31       	brne	80007e7e <__mcmp+0x30>
80007e5a:	2f b9       	sub	r9,-5
80007e5c:	a3 69       	lsl	r9,0x2
80007e5e:	12 0b       	add	r11,r9
80007e60:	f0 09 00 09 	add	r9,r8,r9
80007e64:	2e c8       	sub	r8,-20
80007e66:	13 4e       	ld.w	lr,--r9
80007e68:	17 4a       	ld.w	r10,--r11
80007e6a:	14 3e       	cp.w	lr,r10
80007e6c:	c0 60       	breq	80007e78 <__mcmp+0x2a>
80007e6e:	f9 bc 03 ff 	movlo	r12,-1
80007e72:	f9 bc 02 01 	movhs	r12,1
80007e76:	d8 02       	popm	pc
80007e78:	10 39       	cp.w	r9,r8
80007e7a:	fe 9b ff f6 	brhi	80007e66 <__mcmp+0x18>
80007e7e:	d8 02       	popm	pc

80007e80 <_Bfree>:
80007e80:	d4 21       	pushm	r4-r7,lr
80007e82:	18 97       	mov	r7,r12
80007e84:	16 95       	mov	r5,r11
80007e86:	78 96       	ld.w	r6,r12[0x24]
80007e88:	58 06       	cp.w	r6,0
80007e8a:	c0 91       	brne	80007e9c <_Bfree+0x1c>
80007e8c:	31 0c       	mov	r12,16
80007e8e:	fe b0 fd 1d 	rcall	800078c8 <malloc>
80007e92:	99 36       	st.w	r12[0xc],r6
80007e94:	8f 9c       	st.w	r7[0x24],r12
80007e96:	99 16       	st.w	r12[0x4],r6
80007e98:	99 26       	st.w	r12[0x8],r6
80007e9a:	99 06       	st.w	r12[0x0],r6
80007e9c:	58 05       	cp.w	r5,0
80007e9e:	c0 90       	breq	80007eb0 <_Bfree+0x30>
80007ea0:	6a 19       	ld.w	r9,r5[0x4]
80007ea2:	6e 98       	ld.w	r8,r7[0x24]
80007ea4:	70 38       	ld.w	r8,r8[0xc]
80007ea6:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80007eaa:	8b 0a       	st.w	r5[0x0],r10
80007eac:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80007eb0:	d8 22       	popm	r4-r7,pc
80007eb2:	d7 03       	nop

80007eb4 <_Balloc>:
80007eb4:	d4 21       	pushm	r4-r7,lr
80007eb6:	18 97       	mov	r7,r12
80007eb8:	16 96       	mov	r6,r11
80007eba:	78 95       	ld.w	r5,r12[0x24]
80007ebc:	58 05       	cp.w	r5,0
80007ebe:	c0 91       	brne	80007ed0 <_Balloc+0x1c>
80007ec0:	31 0c       	mov	r12,16
80007ec2:	fe b0 fd 03 	rcall	800078c8 <malloc>
80007ec6:	99 35       	st.w	r12[0xc],r5
80007ec8:	8f 9c       	st.w	r7[0x24],r12
80007eca:	99 15       	st.w	r12[0x4],r5
80007ecc:	99 25       	st.w	r12[0x8],r5
80007ece:	99 05       	st.w	r12[0x0],r5
80007ed0:	6e 95       	ld.w	r5,r7[0x24]
80007ed2:	6a 38       	ld.w	r8,r5[0xc]
80007ed4:	58 08       	cp.w	r8,0
80007ed6:	c0 b1       	brne	80007eec <_Balloc+0x38>
80007ed8:	31 0a       	mov	r10,16
80007eda:	30 4b       	mov	r11,4
80007edc:	0e 9c       	mov	r12,r7
80007ede:	e0 a0 04 93 	rcall	80008804 <_calloc_r>
80007ee2:	8b 3c       	st.w	r5[0xc],r12
80007ee4:	6e 98       	ld.w	r8,r7[0x24]
80007ee6:	70 3c       	ld.w	r12,r8[0xc]
80007ee8:	58 0c       	cp.w	r12,0
80007eea:	c1 b0       	breq	80007f20 <_Balloc+0x6c>
80007eec:	6e 98       	ld.w	r8,r7[0x24]
80007eee:	70 38       	ld.w	r8,r8[0xc]
80007ef0:	f0 06 00 28 	add	r8,r8,r6<<0x2
80007ef4:	70 0c       	ld.w	r12,r8[0x0]
80007ef6:	58 0c       	cp.w	r12,0
80007ef8:	c0 40       	breq	80007f00 <_Balloc+0x4c>
80007efa:	78 09       	ld.w	r9,r12[0x0]
80007efc:	91 09       	st.w	r8[0x0],r9
80007efe:	c0 e8       	rjmp	80007f1a <_Balloc+0x66>
80007f00:	0e 9c       	mov	r12,r7
80007f02:	30 17       	mov	r7,1
80007f04:	0e 9b       	mov	r11,r7
80007f06:	ee 06 09 47 	lsl	r7,r7,r6
80007f0a:	ee ca ff fb 	sub	r10,r7,-5
80007f0e:	a3 6a       	lsl	r10,0x2
80007f10:	e0 a0 04 7a 	rcall	80008804 <_calloc_r>
80007f14:	c0 60       	breq	80007f20 <_Balloc+0x6c>
80007f16:	99 16       	st.w	r12[0x4],r6
80007f18:	99 27       	st.w	r12[0x8],r7
80007f1a:	30 08       	mov	r8,0
80007f1c:	99 38       	st.w	r12[0xc],r8
80007f1e:	99 48       	st.w	r12[0x10],r8
80007f20:	d8 22       	popm	r4-r7,pc
80007f22:	d7 03       	nop

80007f24 <__d2b>:
80007f24:	d4 31       	pushm	r0-r7,lr
80007f26:	20 2d       	sub	sp,8
80007f28:	16 93       	mov	r3,r11
80007f2a:	12 96       	mov	r6,r9
80007f2c:	10 95       	mov	r5,r8
80007f2e:	14 92       	mov	r2,r10
80007f30:	30 1b       	mov	r11,1
80007f32:	cc 1f       	rcall	80007eb4 <_Balloc>
80007f34:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
80007f38:	50 09       	stdsp	sp[0x0],r9
80007f3a:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80007f3e:	b5 a9       	sbr	r9,0x14
80007f40:	f0 01 16 14 	lsr	r1,r8,0x14
80007f44:	fb f9 1a 00 	st.wne	sp[0x0],r9
80007f48:	18 94       	mov	r4,r12
80007f4a:	58 02       	cp.w	r2,0
80007f4c:	c1 d0       	breq	80007f86 <__d2b+0x62>
80007f4e:	fa cc ff f8 	sub	r12,sp,-8
80007f52:	18 d2       	st.w	--r12,r2
80007f54:	c3 6f       	rcall	80007dc0 <__lo0bits>
80007f56:	40 18       	lddsp	r8,sp[0x4]
80007f58:	c0 d0       	breq	80007f72 <__d2b+0x4e>
80007f5a:	40 09       	lddsp	r9,sp[0x0]
80007f5c:	f8 0a 11 20 	rsub	r10,r12,32
80007f60:	f2 0a 09 4a 	lsl	r10,r9,r10
80007f64:	f5 e8 10 08 	or	r8,r10,r8
80007f68:	89 58       	st.w	r4[0x14],r8
80007f6a:	f2 0c 0a 49 	lsr	r9,r9,r12
80007f6e:	50 09       	stdsp	sp[0x0],r9
80007f70:	c0 28       	rjmp	80007f74 <__d2b+0x50>
80007f72:	89 58       	st.w	r4[0x14],r8
80007f74:	40 08       	lddsp	r8,sp[0x0]
80007f76:	58 08       	cp.w	r8,0
80007f78:	f9 b3 01 02 	movne	r3,2
80007f7c:	f9 b3 00 01 	moveq	r3,1
80007f80:	89 68       	st.w	r4[0x18],r8
80007f82:	89 43       	st.w	r4[0x10],r3
80007f84:	c0 88       	rjmp	80007f94 <__d2b+0x70>
80007f86:	1a 9c       	mov	r12,sp
80007f88:	c1 cf       	rcall	80007dc0 <__lo0bits>
80007f8a:	30 13       	mov	r3,1
80007f8c:	40 08       	lddsp	r8,sp[0x0]
80007f8e:	2e 0c       	sub	r12,-32
80007f90:	89 43       	st.w	r4[0x10],r3
80007f92:	89 58       	st.w	r4[0x14],r8
80007f94:	58 01       	cp.w	r1,0
80007f96:	c0 90       	breq	80007fa8 <__d2b+0x84>
80007f98:	e2 c1 04 33 	sub	r1,r1,1075
80007f9c:	18 01       	add	r1,r12
80007f9e:	8d 01       	st.w	r6[0x0],r1
80007fa0:	f8 0c 11 35 	rsub	r12,r12,53
80007fa4:	8b 0c       	st.w	r5[0x0],r12
80007fa6:	c0 c8       	rjmp	80007fbe <__d2b+0x9a>
80007fa8:	e6 c8 ff fc 	sub	r8,r3,-4
80007fac:	f8 cc 04 32 	sub	r12,r12,1074
80007fb0:	a5 73       	lsl	r3,0x5
80007fb2:	8d 0c       	st.w	r6[0x0],r12
80007fb4:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80007fb8:	cd 4e       	rcall	80007d60 <__hi0bits>
80007fba:	18 13       	sub	r3,r12
80007fbc:	8b 03       	st.w	r5[0x0],r3
80007fbe:	08 9c       	mov	r12,r4
80007fc0:	2f ed       	sub	sp,-8
80007fc2:	d8 32       	popm	r0-r7,pc

80007fc4 <__mdiff>:
80007fc4:	d4 31       	pushm	r0-r7,lr
80007fc6:	74 48       	ld.w	r8,r10[0x10]
80007fc8:	76 45       	ld.w	r5,r11[0x10]
80007fca:	16 97       	mov	r7,r11
80007fcc:	14 96       	mov	r6,r10
80007fce:	10 15       	sub	r5,r8
80007fd0:	c1 31       	brne	80007ff6 <__mdiff+0x32>
80007fd2:	2f b8       	sub	r8,-5
80007fd4:	ee ce ff ec 	sub	lr,r7,-20
80007fd8:	a3 68       	lsl	r8,0x2
80007fda:	f4 08 00 0b 	add	r11,r10,r8
80007fde:	ee 08 00 08 	add	r8,r7,r8
80007fe2:	11 4a       	ld.w	r10,--r8
80007fe4:	17 49       	ld.w	r9,--r11
80007fe6:	12 3a       	cp.w	r10,r9
80007fe8:	c0 30       	breq	80007fee <__mdiff+0x2a>
80007fea:	c0 e2       	brcc	80008006 <__mdiff+0x42>
80007fec:	c0 78       	rjmp	80007ffa <__mdiff+0x36>
80007fee:	1c 38       	cp.w	r8,lr
80007ff0:	fe 9b ff f9 	brhi	80007fe2 <__mdiff+0x1e>
80007ff4:	c4 98       	rjmp	80008086 <__mdiff+0xc2>
80007ff6:	58 05       	cp.w	r5,0
80007ff8:	c0 64       	brge	80008004 <__mdiff+0x40>
80007ffa:	0e 98       	mov	r8,r7
80007ffc:	30 15       	mov	r5,1
80007ffe:	0c 97       	mov	r7,r6
80008000:	10 96       	mov	r6,r8
80008002:	c0 28       	rjmp	80008006 <__mdiff+0x42>
80008004:	30 05       	mov	r5,0
80008006:	6e 1b       	ld.w	r11,r7[0x4]
80008008:	c5 6f       	rcall	80007eb4 <_Balloc>
8000800a:	6e 49       	ld.w	r9,r7[0x10]
8000800c:	6c 44       	ld.w	r4,r6[0x10]
8000800e:	99 35       	st.w	r12[0xc],r5
80008010:	2f b4       	sub	r4,-5
80008012:	f2 c5 ff fb 	sub	r5,r9,-5
80008016:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000801a:	ee 05 00 25 	add	r5,r7,r5<<0x2
8000801e:	2e c6       	sub	r6,-20
80008020:	2e c7       	sub	r7,-20
80008022:	f8 c8 ff ec 	sub	r8,r12,-20
80008026:	30 0a       	mov	r10,0
80008028:	0f 0e       	ld.w	lr,r7++
8000802a:	0d 0b       	ld.w	r11,r6++
8000802c:	fc 02 16 10 	lsr	r2,lr,0x10
80008030:	f6 03 16 10 	lsr	r3,r11,0x10
80008034:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80008038:	e4 03 01 03 	sub	r3,r2,r3
8000803c:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008040:	fc 0b 01 0b 	sub	r11,lr,r11
80008044:	f6 0a 00 0a 	add	r10,r11,r10
80008048:	b0 1a       	st.h	r8[0x2],r10
8000804a:	b1 4a       	asr	r10,0x10
8000804c:	e6 0a 00 0a 	add	r10,r3,r10
80008050:	b0 0a       	st.h	r8[0x0],r10
80008052:	2f c8       	sub	r8,-4
80008054:	b1 4a       	asr	r10,0x10
80008056:	08 36       	cp.w	r6,r4
80008058:	ce 83       	brcs	80008028 <__mdiff+0x64>
8000805a:	c0 d8       	rjmp	80008074 <__mdiff+0xb0>
8000805c:	0f 0b       	ld.w	r11,r7++
8000805e:	f6 0e 16 10 	lsr	lr,r11,0x10
80008062:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008066:	16 0a       	add	r10,r11
80008068:	b0 1a       	st.h	r8[0x2],r10
8000806a:	b1 4a       	asr	r10,0x10
8000806c:	1c 0a       	add	r10,lr
8000806e:	b0 0a       	st.h	r8[0x0],r10
80008070:	2f c8       	sub	r8,-4
80008072:	b1 4a       	asr	r10,0x10
80008074:	0a 37       	cp.w	r7,r5
80008076:	cf 33       	brcs	8000805c <__mdiff+0x98>
80008078:	c0 28       	rjmp	8000807c <__mdiff+0xb8>
8000807a:	20 19       	sub	r9,1
8000807c:	11 4a       	ld.w	r10,--r8
8000807e:	58 0a       	cp.w	r10,0
80008080:	cf d0       	breq	8000807a <__mdiff+0xb6>
80008082:	99 49       	st.w	r12[0x10],r9
80008084:	d8 32       	popm	r0-r7,pc
80008086:	30 0b       	mov	r11,0
80008088:	c1 6f       	rcall	80007eb4 <_Balloc>
8000808a:	30 18       	mov	r8,1
8000808c:	99 48       	st.w	r12[0x10],r8
8000808e:	30 08       	mov	r8,0
80008090:	99 58       	st.w	r12[0x14],r8
80008092:	d8 32       	popm	r0-r7,pc

80008094 <__lshift>:
80008094:	d4 31       	pushm	r0-r7,lr
80008096:	16 97       	mov	r7,r11
80008098:	76 46       	ld.w	r6,r11[0x10]
8000809a:	f4 02 14 05 	asr	r2,r10,0x5
8000809e:	2f f6       	sub	r6,-1
800080a0:	14 93       	mov	r3,r10
800080a2:	18 94       	mov	r4,r12
800080a4:	04 06       	add	r6,r2
800080a6:	76 1b       	ld.w	r11,r11[0x4]
800080a8:	6e 28       	ld.w	r8,r7[0x8]
800080aa:	c0 38       	rjmp	800080b0 <__lshift+0x1c>
800080ac:	2f fb       	sub	r11,-1
800080ae:	a1 78       	lsl	r8,0x1
800080b0:	10 36       	cp.w	r6,r8
800080b2:	fe 99 ff fd 	brgt	800080ac <__lshift+0x18>
800080b6:	08 9c       	mov	r12,r4
800080b8:	cf ee       	rcall	80007eb4 <_Balloc>
800080ba:	30 09       	mov	r9,0
800080bc:	18 95       	mov	r5,r12
800080be:	f8 c8 ff ec 	sub	r8,r12,-20
800080c2:	12 9a       	mov	r10,r9
800080c4:	c0 38       	rjmp	800080ca <__lshift+0x36>
800080c6:	10 aa       	st.w	r8++,r10
800080c8:	2f f9       	sub	r9,-1
800080ca:	04 39       	cp.w	r9,r2
800080cc:	cf d5       	brlt	800080c6 <__lshift+0x32>
800080ce:	6e 4b       	ld.w	r11,r7[0x10]
800080d0:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
800080d4:	2f bb       	sub	r11,-5
800080d6:	ee c9 ff ec 	sub	r9,r7,-20
800080da:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
800080de:	58 03       	cp.w	r3,0
800080e0:	c1 30       	breq	80008106 <__lshift+0x72>
800080e2:	e6 0c 11 20 	rsub	r12,r3,32
800080e6:	30 0a       	mov	r10,0
800080e8:	72 02       	ld.w	r2,r9[0x0]
800080ea:	e4 03 09 42 	lsl	r2,r2,r3
800080ee:	04 4a       	or	r10,r2
800080f0:	10 aa       	st.w	r8++,r10
800080f2:	13 0a       	ld.w	r10,r9++
800080f4:	f4 0c 0a 4a 	lsr	r10,r10,r12
800080f8:	16 39       	cp.w	r9,r11
800080fa:	cf 73       	brcs	800080e8 <__lshift+0x54>
800080fc:	91 0a       	st.w	r8[0x0],r10
800080fe:	58 0a       	cp.w	r10,0
80008100:	c0 70       	breq	8000810e <__lshift+0x7a>
80008102:	2f f6       	sub	r6,-1
80008104:	c0 58       	rjmp	8000810e <__lshift+0x7a>
80008106:	13 0a       	ld.w	r10,r9++
80008108:	10 aa       	st.w	r8++,r10
8000810a:	16 39       	cp.w	r9,r11
8000810c:	cf d3       	brcs	80008106 <__lshift+0x72>
8000810e:	08 9c       	mov	r12,r4
80008110:	20 16       	sub	r6,1
80008112:	0e 9b       	mov	r11,r7
80008114:	8b 46       	st.w	r5[0x10],r6
80008116:	cb 5e       	rcall	80007e80 <_Bfree>
80008118:	0a 9c       	mov	r12,r5
8000811a:	d8 32       	popm	r0-r7,pc

8000811c <__multiply>:
8000811c:	d4 31       	pushm	r0-r7,lr
8000811e:	20 2d       	sub	sp,8
80008120:	76 49       	ld.w	r9,r11[0x10]
80008122:	74 48       	ld.w	r8,r10[0x10]
80008124:	16 96       	mov	r6,r11
80008126:	14 95       	mov	r5,r10
80008128:	10 39       	cp.w	r9,r8
8000812a:	ec 08 17 50 	movlt	r8,r6
8000812e:	ea 06 17 50 	movlt	r6,r5
80008132:	f0 05 17 50 	movlt	r5,r8
80008136:	6c 28       	ld.w	r8,r6[0x8]
80008138:	76 43       	ld.w	r3,r11[0x10]
8000813a:	74 42       	ld.w	r2,r10[0x10]
8000813c:	76 1b       	ld.w	r11,r11[0x4]
8000813e:	e4 03 00 07 	add	r7,r2,r3
80008142:	10 37       	cp.w	r7,r8
80008144:	f7 bb 09 ff 	subgt	r11,-1
80008148:	cb 6e       	rcall	80007eb4 <_Balloc>
8000814a:	ee c4 ff fb 	sub	r4,r7,-5
8000814e:	f8 c9 ff ec 	sub	r9,r12,-20
80008152:	f8 04 00 24 	add	r4,r12,r4<<0x2
80008156:	30 0a       	mov	r10,0
80008158:	12 98       	mov	r8,r9
8000815a:	c0 28       	rjmp	8000815e <__multiply+0x42>
8000815c:	10 aa       	st.w	r8++,r10
8000815e:	08 38       	cp.w	r8,r4
80008160:	cf e3       	brcs	8000815c <__multiply+0x40>
80008162:	2f b3       	sub	r3,-5
80008164:	2f b2       	sub	r2,-5
80008166:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000816a:	ea 02 00 22 	add	r2,r5,r2<<0x2
8000816e:	ec cb ff ec 	sub	r11,r6,-20
80008172:	50 12       	stdsp	sp[0x4],r2
80008174:	ea ca ff ec 	sub	r10,r5,-20
80008178:	c4 48       	rjmp	80008200 <__multiply+0xe4>
8000817a:	94 95       	ld.uh	r5,r10[0x2]
8000817c:	58 05       	cp.w	r5,0
8000817e:	c2 00       	breq	800081be <__multiply+0xa2>
80008180:	12 98       	mov	r8,r9
80008182:	16 96       	mov	r6,r11
80008184:	30 0e       	mov	lr,0
80008186:	50 09       	stdsp	sp[0x0],r9
80008188:	0d 02       	ld.w	r2,r6++
8000818a:	e4 00 16 10 	lsr	r0,r2,0x10
8000818e:	70 01       	ld.w	r1,r8[0x0]
80008190:	70 09       	ld.w	r9,r8[0x0]
80008192:	b1 81       	lsr	r1,0x10
80008194:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80008198:	e0 05 03 41 	mac	r1,r0,r5
8000819c:	ab 32       	mul	r2,r5
8000819e:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
800081a2:	00 02       	add	r2,r0
800081a4:	e4 0e 00 0e 	add	lr,r2,lr
800081a8:	b0 1e       	st.h	r8[0x2],lr
800081aa:	b1 8e       	lsr	lr,0x10
800081ac:	1c 01       	add	r1,lr
800081ae:	b0 01       	st.h	r8[0x0],r1
800081b0:	e2 0e 16 10 	lsr	lr,r1,0x10
800081b4:	2f c8       	sub	r8,-4
800081b6:	06 36       	cp.w	r6,r3
800081b8:	ce 83       	brcs	80008188 <__multiply+0x6c>
800081ba:	40 09       	lddsp	r9,sp[0x0]
800081bc:	91 0e       	st.w	r8[0x0],lr
800081be:	94 86       	ld.uh	r6,r10[0x0]
800081c0:	58 06       	cp.w	r6,0
800081c2:	c1 d0       	breq	800081fc <__multiply+0xe0>
800081c4:	72 02       	ld.w	r2,r9[0x0]
800081c6:	12 98       	mov	r8,r9
800081c8:	16 9e       	mov	lr,r11
800081ca:	30 05       	mov	r5,0
800081cc:	b0 12       	st.h	r8[0x2],r2
800081ce:	1d 01       	ld.w	r1,lr++
800081d0:	90 82       	ld.uh	r2,r8[0x0]
800081d2:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
800081d6:	ad 30       	mul	r0,r6
800081d8:	e0 02 00 02 	add	r2,r0,r2
800081dc:	e4 05 00 05 	add	r5,r2,r5
800081e0:	b0 05       	st.h	r8[0x0],r5
800081e2:	b1 85       	lsr	r5,0x10
800081e4:	b1 81       	lsr	r1,0x10
800081e6:	2f c8       	sub	r8,-4
800081e8:	ad 31       	mul	r1,r6
800081ea:	90 92       	ld.uh	r2,r8[0x2]
800081ec:	e2 02 00 02 	add	r2,r1,r2
800081f0:	0a 02       	add	r2,r5
800081f2:	e4 05 16 10 	lsr	r5,r2,0x10
800081f6:	06 3e       	cp.w	lr,r3
800081f8:	ce a3       	brcs	800081cc <__multiply+0xb0>
800081fa:	91 02       	st.w	r8[0x0],r2
800081fc:	2f ca       	sub	r10,-4
800081fe:	2f c9       	sub	r9,-4
80008200:	40 18       	lddsp	r8,sp[0x4]
80008202:	10 3a       	cp.w	r10,r8
80008204:	cb b3       	brcs	8000817a <__multiply+0x5e>
80008206:	c0 28       	rjmp	8000820a <__multiply+0xee>
80008208:	20 17       	sub	r7,1
8000820a:	58 07       	cp.w	r7,0
8000820c:	e0 8a 00 05 	brle	80008216 <__multiply+0xfa>
80008210:	09 48       	ld.w	r8,--r4
80008212:	58 08       	cp.w	r8,0
80008214:	cf a0       	breq	80008208 <__multiply+0xec>
80008216:	99 47       	st.w	r12[0x10],r7
80008218:	2f ed       	sub	sp,-8
8000821a:	d8 32       	popm	r0-r7,pc

8000821c <__i2b>:
8000821c:	d4 21       	pushm	r4-r7,lr
8000821e:	16 97       	mov	r7,r11
80008220:	30 1b       	mov	r11,1
80008222:	c4 9e       	rcall	80007eb4 <_Balloc>
80008224:	30 19       	mov	r9,1
80008226:	99 57       	st.w	r12[0x14],r7
80008228:	99 49       	st.w	r12[0x10],r9
8000822a:	d8 22       	popm	r4-r7,pc

8000822c <__multadd>:
8000822c:	d4 31       	pushm	r0-r7,lr
8000822e:	30 08       	mov	r8,0
80008230:	12 95       	mov	r5,r9
80008232:	16 97       	mov	r7,r11
80008234:	18 96       	mov	r6,r12
80008236:	76 44       	ld.w	r4,r11[0x10]
80008238:	f6 c9 ff ec 	sub	r9,r11,-20
8000823c:	72 0b       	ld.w	r11,r9[0x0]
8000823e:	f6 0c 16 10 	lsr	r12,r11,0x10
80008242:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008246:	f4 0c 02 4c 	mul	r12,r10,r12
8000824a:	f4 0b 03 45 	mac	r5,r10,r11
8000824e:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80008252:	b1 85       	lsr	r5,0x10
80008254:	18 05       	add	r5,r12
80008256:	ea 0c 15 10 	lsl	r12,r5,0x10
8000825a:	f8 0b 00 0b 	add	r11,r12,r11
8000825e:	12 ab       	st.w	r9++,r11
80008260:	2f f8       	sub	r8,-1
80008262:	b1 85       	lsr	r5,0x10
80008264:	08 38       	cp.w	r8,r4
80008266:	ce b5       	brlt	8000823c <__multadd+0x10>
80008268:	58 05       	cp.w	r5,0
8000826a:	c1 c0       	breq	800082a2 <__multadd+0x76>
8000826c:	6e 28       	ld.w	r8,r7[0x8]
8000826e:	10 34       	cp.w	r4,r8
80008270:	c1 35       	brlt	80008296 <__multadd+0x6a>
80008272:	6e 1b       	ld.w	r11,r7[0x4]
80008274:	0c 9c       	mov	r12,r6
80008276:	2f fb       	sub	r11,-1
80008278:	c1 ee       	rcall	80007eb4 <_Balloc>
8000827a:	6e 4a       	ld.w	r10,r7[0x10]
8000827c:	ee cb ff f4 	sub	r11,r7,-12
80008280:	18 93       	mov	r3,r12
80008282:	2f ea       	sub	r10,-2
80008284:	2f 4c       	sub	r12,-12
80008286:	a3 6a       	lsl	r10,0x2
80008288:	fe b0 de 3d 	rcall	80003f02 <memcpy>
8000828c:	0e 9b       	mov	r11,r7
8000828e:	0c 9c       	mov	r12,r6
80008290:	fe b0 fd f8 	rcall	80007e80 <_Bfree>
80008294:	06 97       	mov	r7,r3
80008296:	e8 c8 ff ff 	sub	r8,r4,-1
8000829a:	2f b4       	sub	r4,-5
8000829c:	8f 48       	st.w	r7[0x10],r8
8000829e:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
800082a2:	0e 9c       	mov	r12,r7
800082a4:	d8 32       	popm	r0-r7,pc
800082a6:	d7 03       	nop

800082a8 <__pow5mult>:
800082a8:	d4 31       	pushm	r0-r7,lr
800082aa:	14 96       	mov	r6,r10
800082ac:	18 97       	mov	r7,r12
800082ae:	16 94       	mov	r4,r11
800082b0:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
800082b4:	c0 90       	breq	800082c6 <__pow5mult+0x1e>
800082b6:	20 18       	sub	r8,1
800082b8:	fe c9 e0 7c 	sub	r9,pc,-8068
800082bc:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
800082c0:	30 09       	mov	r9,0
800082c2:	cb 5f       	rcall	8000822c <__multadd>
800082c4:	18 94       	mov	r4,r12
800082c6:	a3 46       	asr	r6,0x2
800082c8:	c3 40       	breq	80008330 <__pow5mult+0x88>
800082ca:	6e 95       	ld.w	r5,r7[0x24]
800082cc:	58 05       	cp.w	r5,0
800082ce:	c0 91       	brne	800082e0 <__pow5mult+0x38>
800082d0:	31 0c       	mov	r12,16
800082d2:	fe b0 fa fb 	rcall	800078c8 <malloc>
800082d6:	99 35       	st.w	r12[0xc],r5
800082d8:	8f 9c       	st.w	r7[0x24],r12
800082da:	99 15       	st.w	r12[0x4],r5
800082dc:	99 25       	st.w	r12[0x8],r5
800082de:	99 05       	st.w	r12[0x0],r5
800082e0:	6e 93       	ld.w	r3,r7[0x24]
800082e2:	66 25       	ld.w	r5,r3[0x8]
800082e4:	58 05       	cp.w	r5,0
800082e6:	c0 c1       	brne	800082fe <__pow5mult+0x56>
800082e8:	e0 6b 02 71 	mov	r11,625
800082ec:	0e 9c       	mov	r12,r7
800082ee:	c9 7f       	rcall	8000821c <__i2b>
800082f0:	87 2c       	st.w	r3[0x8],r12
800082f2:	30 08       	mov	r8,0
800082f4:	18 95       	mov	r5,r12
800082f6:	99 08       	st.w	r12[0x0],r8
800082f8:	c0 38       	rjmp	800082fe <__pow5mult+0x56>
800082fa:	06 9c       	mov	r12,r3
800082fc:	18 95       	mov	r5,r12
800082fe:	ed b6 00 00 	bld	r6,0x0
80008302:	c0 b1       	brne	80008318 <__pow5mult+0x70>
80008304:	08 9b       	mov	r11,r4
80008306:	0a 9a       	mov	r10,r5
80008308:	0e 9c       	mov	r12,r7
8000830a:	c0 9f       	rcall	8000811c <__multiply>
8000830c:	08 9b       	mov	r11,r4
8000830e:	18 93       	mov	r3,r12
80008310:	0e 9c       	mov	r12,r7
80008312:	06 94       	mov	r4,r3
80008314:	fe b0 fd b6 	rcall	80007e80 <_Bfree>
80008318:	a1 56       	asr	r6,0x1
8000831a:	c0 b0       	breq	80008330 <__pow5mult+0x88>
8000831c:	6a 03       	ld.w	r3,r5[0x0]
8000831e:	58 03       	cp.w	r3,0
80008320:	ce d1       	brne	800082fa <__pow5mult+0x52>
80008322:	0a 9a       	mov	r10,r5
80008324:	0a 9b       	mov	r11,r5
80008326:	0e 9c       	mov	r12,r7
80008328:	cf ae       	rcall	8000811c <__multiply>
8000832a:	8b 0c       	st.w	r5[0x0],r12
8000832c:	99 03       	st.w	r12[0x0],r3
8000832e:	ce 7b       	rjmp	800082fc <__pow5mult+0x54>
80008330:	08 9c       	mov	r12,r4
80008332:	d8 32       	popm	r0-r7,pc

80008334 <_realloc_r>:
80008334:	d4 31       	pushm	r0-r7,lr
80008336:	20 1d       	sub	sp,4
80008338:	16 94       	mov	r4,r11
8000833a:	18 92       	mov	r2,r12
8000833c:	14 9b       	mov	r11,r10
8000833e:	58 04       	cp.w	r4,0
80008340:	c0 51       	brne	8000834a <_realloc_r+0x16>
80008342:	fe b0 fa cb 	rcall	800078d8 <_malloc_r>
80008346:	18 95       	mov	r5,r12
80008348:	c5 39       	rjmp	800085ee <_realloc_r+0x2ba>
8000834a:	50 0a       	stdsp	sp[0x0],r10
8000834c:	fe b0 fd 08 	rcall	80007d5c <__malloc_lock>
80008350:	40 0b       	lddsp	r11,sp[0x0]
80008352:	f6 c8 ff f5 	sub	r8,r11,-11
80008356:	e8 c1 00 08 	sub	r1,r4,8
8000835a:	10 96       	mov	r6,r8
8000835c:	62 1c       	ld.w	r12,r1[0x4]
8000835e:	e0 16 ff f8 	andl	r6,0xfff8
80008362:	59 68       	cp.w	r8,22
80008364:	f9 b6 08 10 	movls	r6,16
80008368:	16 36       	cp.w	r6,r11
8000836a:	5f 38       	srlo	r8
8000836c:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80008370:	c0 50       	breq	8000837a <_realloc_r+0x46>
80008372:	30 c8       	mov	r8,12
80008374:	30 05       	mov	r5,0
80008376:	85 38       	st.w	r2[0xc],r8
80008378:	c3 b9       	rjmp	800085ee <_realloc_r+0x2ba>
8000837a:	18 90       	mov	r0,r12
8000837c:	e0 10 ff fc 	andl	r0,0xfffc
80008380:	0c 30       	cp.w	r0,r6
80008382:	e0 84 01 0b 	brge	80008598 <_realloc_r+0x264>
80008386:	e0 68 01 24 	mov	r8,292
8000838a:	e2 00 00 09 	add	r9,r1,r0
8000838e:	70 25       	ld.w	r5,r8[0x8]
80008390:	0a 39       	cp.w	r9,r5
80008392:	c0 90       	breq	800083a4 <_realloc_r+0x70>
80008394:	72 1a       	ld.w	r10,r9[0x4]
80008396:	a1 ca       	cbr	r10,0x0
80008398:	f2 0a 00 0a 	add	r10,r9,r10
8000839c:	74 1a       	ld.w	r10,r10[0x4]
8000839e:	ed ba 00 00 	bld	r10,0x0
800083a2:	c2 20       	breq	800083e6 <_realloc_r+0xb2>
800083a4:	72 1a       	ld.w	r10,r9[0x4]
800083a6:	e0 1a ff fc 	andl	r10,0xfffc
800083aa:	f4 00 00 03 	add	r3,r10,r0
800083ae:	0a 39       	cp.w	r9,r5
800083b0:	c1 31       	brne	800083d6 <_realloc_r+0xa2>
800083b2:	ec c7 ff f0 	sub	r7,r6,-16
800083b6:	0e 33       	cp.w	r3,r7
800083b8:	c1 95       	brlt	800083ea <_realloc_r+0xb6>
800083ba:	e2 06 00 09 	add	r9,r1,r6
800083be:	0c 13       	sub	r3,r6
800083c0:	a1 a3       	sbr	r3,0x0
800083c2:	93 13       	st.w	r9[0x4],r3
800083c4:	91 29       	st.w	r8[0x8],r9
800083c6:	04 9c       	mov	r12,r2
800083c8:	62 18       	ld.w	r8,r1[0x4]
800083ca:	08 95       	mov	r5,r4
800083cc:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800083d0:	10 46       	or	r6,r8
800083d2:	83 16       	st.w	r1[0x4],r6
800083d4:	c0 b9       	rjmp	800085ea <_realloc_r+0x2b6>
800083d6:	0c 33       	cp.w	r3,r6
800083d8:	c0 95       	brlt	800083ea <_realloc_r+0xb6>
800083da:	72 28       	ld.w	r8,r9[0x8]
800083dc:	02 97       	mov	r7,r1
800083de:	72 39       	ld.w	r9,r9[0xc]
800083e0:	93 28       	st.w	r9[0x8],r8
800083e2:	91 39       	st.w	r8[0xc],r9
800083e4:	cd c8       	rjmp	8000859c <_realloc_r+0x268>
800083e6:	30 0a       	mov	r10,0
800083e8:	14 99       	mov	r9,r10
800083ea:	ed bc 00 00 	bld	r12,0x0
800083ee:	e0 80 00 95 	breq	80008518 <_realloc_r+0x1e4>
800083f2:	62 07       	ld.w	r7,r1[0x0]
800083f4:	e2 07 01 07 	sub	r7,r1,r7
800083f8:	6e 1c       	ld.w	r12,r7[0x4]
800083fa:	e0 1c ff fc 	andl	r12,0xfffc
800083fe:	58 09       	cp.w	r9,0
80008400:	c5 60       	breq	800084ac <_realloc_r+0x178>
80008402:	f8 00 00 03 	add	r3,r12,r0
80008406:	0a 39       	cp.w	r9,r5
80008408:	c4 81       	brne	80008498 <_realloc_r+0x164>
8000840a:	14 03       	add	r3,r10
8000840c:	ec c9 ff f0 	sub	r9,r6,-16
80008410:	12 33       	cp.w	r3,r9
80008412:	c4 d5       	brlt	800084ac <_realloc_r+0x178>
80008414:	6e 3a       	ld.w	r10,r7[0xc]
80008416:	6e 29       	ld.w	r9,r7[0x8]
80008418:	95 29       	st.w	r10[0x8],r9
8000841a:	93 3a       	st.w	r9[0xc],r10
8000841c:	ee c5 ff f8 	sub	r5,r7,-8
80008420:	e0 ca 00 04 	sub	r10,r0,4
80008424:	e0 4a 00 24 	cp.w	r10,36
80008428:	e0 8b 00 25 	brhi	80008472 <_realloc_r+0x13e>
8000842c:	0a 99       	mov	r9,r5
8000842e:	59 3a       	cp.w	r10,19
80008430:	e0 88 00 1a 	brls	80008464 <_realloc_r+0x130>
80008434:	09 09       	ld.w	r9,r4++
80008436:	8b 09       	st.w	r5[0x0],r9
80008438:	09 09       	ld.w	r9,r4++
8000843a:	8f 39       	st.w	r7[0xc],r9
8000843c:	ee c9 ff f0 	sub	r9,r7,-16
80008440:	59 ba       	cp.w	r10,27
80008442:	e0 88 00 11 	brls	80008464 <_realloc_r+0x130>
80008446:	09 0b       	ld.w	r11,r4++
80008448:	93 0b       	st.w	r9[0x0],r11
8000844a:	09 09       	ld.w	r9,r4++
8000844c:	8f 59       	st.w	r7[0x14],r9
8000844e:	ee c9 ff e8 	sub	r9,r7,-24
80008452:	e0 4a 00 24 	cp.w	r10,36
80008456:	c0 71       	brne	80008464 <_realloc_r+0x130>
80008458:	09 0a       	ld.w	r10,r4++
8000845a:	93 0a       	st.w	r9[0x0],r10
8000845c:	ee c9 ff e0 	sub	r9,r7,-32
80008460:	09 0a       	ld.w	r10,r4++
80008462:	8f 7a       	st.w	r7[0x1c],r10
80008464:	09 0a       	ld.w	r10,r4++
80008466:	12 aa       	st.w	r9++,r10
80008468:	68 0a       	ld.w	r10,r4[0x0]
8000846a:	93 0a       	st.w	r9[0x0],r10
8000846c:	68 1a       	ld.w	r10,r4[0x4]
8000846e:	93 1a       	st.w	r9[0x4],r10
80008470:	c0 78       	rjmp	8000847e <_realloc_r+0x14a>
80008472:	50 08       	stdsp	sp[0x0],r8
80008474:	08 9b       	mov	r11,r4
80008476:	0a 9c       	mov	r12,r5
80008478:	fe b0 fc 53 	rcall	80007d1e <memmove>
8000847c:	40 08       	lddsp	r8,sp[0x0]
8000847e:	ee 06 00 09 	add	r9,r7,r6
80008482:	0c 13       	sub	r3,r6
80008484:	a1 a3       	sbr	r3,0x0
80008486:	93 13       	st.w	r9[0x4],r3
80008488:	91 29       	st.w	r8[0x8],r9
8000848a:	04 9c       	mov	r12,r2
8000848c:	6e 18       	ld.w	r8,r7[0x4]
8000848e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008492:	10 46       	or	r6,r8
80008494:	8f 16       	st.w	r7[0x4],r6
80008496:	ca a8       	rjmp	800085ea <_realloc_r+0x2b6>
80008498:	14 03       	add	r3,r10
8000849a:	0c 33       	cp.w	r3,r6
8000849c:	c0 85       	brlt	800084ac <_realloc_r+0x178>
8000849e:	72 28       	ld.w	r8,r9[0x8]
800084a0:	72 39       	ld.w	r9,r9[0xc]
800084a2:	93 28       	st.w	r9[0x8],r8
800084a4:	91 39       	st.w	r8[0xc],r9
800084a6:	6e 28       	ld.w	r8,r7[0x8]
800084a8:	6e 39       	ld.w	r9,r7[0xc]
800084aa:	c0 78       	rjmp	800084b8 <_realloc_r+0x184>
800084ac:	f8 00 00 03 	add	r3,r12,r0
800084b0:	0c 33       	cp.w	r3,r6
800084b2:	c3 35       	brlt	80008518 <_realloc_r+0x1e4>
800084b4:	6e 39       	ld.w	r9,r7[0xc]
800084b6:	6e 28       	ld.w	r8,r7[0x8]
800084b8:	93 28       	st.w	r9[0x8],r8
800084ba:	91 39       	st.w	r8[0xc],r9
800084bc:	e0 ca 00 04 	sub	r10,r0,4
800084c0:	ee cc ff f8 	sub	r12,r7,-8
800084c4:	e0 4a 00 24 	cp.w	r10,36
800084c8:	e0 8b 00 24 	brhi	80008510 <_realloc_r+0x1dc>
800084cc:	59 3a       	cp.w	r10,19
800084ce:	e0 88 00 1a 	brls	80008502 <_realloc_r+0x1ce>
800084d2:	09 08       	ld.w	r8,r4++
800084d4:	99 08       	st.w	r12[0x0],r8
800084d6:	09 08       	ld.w	r8,r4++
800084d8:	8f 38       	st.w	r7[0xc],r8
800084da:	ee cc ff f0 	sub	r12,r7,-16
800084de:	59 ba       	cp.w	r10,27
800084e0:	e0 88 00 11 	brls	80008502 <_realloc_r+0x1ce>
800084e4:	09 08       	ld.w	r8,r4++
800084e6:	99 08       	st.w	r12[0x0],r8
800084e8:	09 08       	ld.w	r8,r4++
800084ea:	8f 58       	st.w	r7[0x14],r8
800084ec:	ee cc ff e8 	sub	r12,r7,-24
800084f0:	e0 4a 00 24 	cp.w	r10,36
800084f4:	c0 71       	brne	80008502 <_realloc_r+0x1ce>
800084f6:	09 08       	ld.w	r8,r4++
800084f8:	99 08       	st.w	r12[0x0],r8
800084fa:	ee cc ff e0 	sub	r12,r7,-32
800084fe:	09 08       	ld.w	r8,r4++
80008500:	8f 78       	st.w	r7[0x1c],r8
80008502:	09 08       	ld.w	r8,r4++
80008504:	18 a8       	st.w	r12++,r8
80008506:	68 08       	ld.w	r8,r4[0x0]
80008508:	99 08       	st.w	r12[0x0],r8
8000850a:	68 18       	ld.w	r8,r4[0x4]
8000850c:	99 18       	st.w	r12[0x4],r8
8000850e:	c4 78       	rjmp	8000859c <_realloc_r+0x268>
80008510:	08 9b       	mov	r11,r4
80008512:	fe b0 fc 06 	rcall	80007d1e <memmove>
80008516:	c4 38       	rjmp	8000859c <_realloc_r+0x268>
80008518:	04 9c       	mov	r12,r2
8000851a:	fe b0 f9 df 	rcall	800078d8 <_malloc_r>
8000851e:	18 95       	mov	r5,r12
80008520:	c3 a0       	breq	80008594 <_realloc_r+0x260>
80008522:	62 18       	ld.w	r8,r1[0x4]
80008524:	f8 c9 00 08 	sub	r9,r12,8
80008528:	a1 c8       	cbr	r8,0x0
8000852a:	e2 08 00 08 	add	r8,r1,r8
8000852e:	10 39       	cp.w	r9,r8
80008530:	c0 71       	brne	8000853e <_realloc_r+0x20a>
80008532:	72 13       	ld.w	r3,r9[0x4]
80008534:	02 97       	mov	r7,r1
80008536:	e0 13 ff fc 	andl	r3,0xfffc
8000853a:	00 03       	add	r3,r0
8000853c:	c3 08       	rjmp	8000859c <_realloc_r+0x268>
8000853e:	e0 ca 00 04 	sub	r10,r0,4
80008542:	e0 4a 00 24 	cp.w	r10,36
80008546:	e0 8b 00 20 	brhi	80008586 <_realloc_r+0x252>
8000854a:	08 99       	mov	r9,r4
8000854c:	18 98       	mov	r8,r12
8000854e:	59 3a       	cp.w	r10,19
80008550:	e0 88 00 14 	brls	80008578 <_realloc_r+0x244>
80008554:	13 0b       	ld.w	r11,r9++
80008556:	10 ab       	st.w	r8++,r11
80008558:	13 0b       	ld.w	r11,r9++
8000855a:	10 ab       	st.w	r8++,r11
8000855c:	59 ba       	cp.w	r10,27
8000855e:	e0 88 00 0d 	brls	80008578 <_realloc_r+0x244>
80008562:	13 0b       	ld.w	r11,r9++
80008564:	10 ab       	st.w	r8++,r11
80008566:	13 0b       	ld.w	r11,r9++
80008568:	10 ab       	st.w	r8++,r11
8000856a:	e0 4a 00 24 	cp.w	r10,36
8000856e:	c0 51       	brne	80008578 <_realloc_r+0x244>
80008570:	13 0a       	ld.w	r10,r9++
80008572:	10 aa       	st.w	r8++,r10
80008574:	13 0a       	ld.w	r10,r9++
80008576:	10 aa       	st.w	r8++,r10
80008578:	13 0a       	ld.w	r10,r9++
8000857a:	10 aa       	st.w	r8++,r10
8000857c:	72 0a       	ld.w	r10,r9[0x0]
8000857e:	91 0a       	st.w	r8[0x0],r10
80008580:	72 19       	ld.w	r9,r9[0x4]
80008582:	91 19       	st.w	r8[0x4],r9
80008584:	c0 48       	rjmp	8000858c <_realloc_r+0x258>
80008586:	08 9b       	mov	r11,r4
80008588:	fe b0 fb cb 	rcall	80007d1e <memmove>
8000858c:	08 9b       	mov	r11,r4
8000858e:	04 9c       	mov	r12,r2
80008590:	fe b0 f6 fe 	rcall	8000738c <_free_r>
80008594:	04 9c       	mov	r12,r2
80008596:	c2 a8       	rjmp	800085ea <_realloc_r+0x2b6>
80008598:	00 93       	mov	r3,r0
8000859a:	02 97       	mov	r7,r1
8000859c:	e6 06 01 09 	sub	r9,r3,r6
800085a0:	6e 18       	ld.w	r8,r7[0x4]
800085a2:	58 f9       	cp.w	r9,15
800085a4:	e0 88 00 16 	brls	800085d0 <_realloc_r+0x29c>
800085a8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800085ac:	ed e8 10 08 	or	r8,r6,r8
800085b0:	8f 18       	st.w	r7[0x4],r8
800085b2:	12 98       	mov	r8,r9
800085b4:	a1 a8       	sbr	r8,0x0
800085b6:	ee 06 00 0b 	add	r11,r7,r6
800085ba:	f6 09 00 09 	add	r9,r11,r9
800085be:	97 18       	st.w	r11[0x4],r8
800085c0:	72 18       	ld.w	r8,r9[0x4]
800085c2:	a1 a8       	sbr	r8,0x0
800085c4:	2f 8b       	sub	r11,-8
800085c6:	93 18       	st.w	r9[0x4],r8
800085c8:	04 9c       	mov	r12,r2
800085ca:	fe b0 f6 e1 	rcall	8000738c <_free_r>
800085ce:	c0 b8       	rjmp	800085e4 <_realloc_r+0x2b0>
800085d0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800085d4:	e7 e8 10 08 	or	r8,r3,r8
800085d8:	8f 18       	st.w	r7[0x4],r8
800085da:	ee 03 00 03 	add	r3,r7,r3
800085de:	66 18       	ld.w	r8,r3[0x4]
800085e0:	a1 a8       	sbr	r8,0x0
800085e2:	87 18       	st.w	r3[0x4],r8
800085e4:	04 9c       	mov	r12,r2
800085e6:	ee c5 ff f8 	sub	r5,r7,-8
800085ea:	fe b0 fb ba 	rcall	80007d5e <__malloc_unlock>
800085ee:	0a 9c       	mov	r12,r5
800085f0:	2f fd       	sub	sp,-4
800085f2:	d8 32       	popm	r0-r7,pc

800085f4 <__isinfd>:
800085f4:	14 98       	mov	r8,r10
800085f6:	fc 19 7f f0 	movh	r9,0x7ff0
800085fa:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
800085fe:	f0 0b 11 00 	rsub	r11,r8,0
80008602:	f7 e8 10 08 	or	r8,r11,r8
80008606:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000860a:	f2 08 01 08 	sub	r8,r9,r8
8000860e:	f0 0c 11 00 	rsub	r12,r8,0
80008612:	f9 e8 10 08 	or	r8,r12,r8
80008616:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000861a:	2f fc       	sub	r12,-1
8000861c:	5e fc       	retal	r12

8000861e <__isnand>:
8000861e:	14 98       	mov	r8,r10
80008620:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80008624:	f0 0c 11 00 	rsub	r12,r8,0
80008628:	10 4c       	or	r12,r8
8000862a:	fc 18 7f f0 	movh	r8,0x7ff0
8000862e:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
80008632:	f0 0c 01 0c 	sub	r12,r8,r12
80008636:	bf 9c       	lsr	r12,0x1f
80008638:	5e fc       	retal	r12
8000863a:	d7 03       	nop

8000863c <_sbrk_r>:
8000863c:	d4 21       	pushm	r4-r7,lr
8000863e:	30 08       	mov	r8,0
80008640:	18 97       	mov	r7,r12
80008642:	e0 66 07 54 	mov	r6,1876
80008646:	16 9c       	mov	r12,r11
80008648:	8d 08       	st.w	r6[0x0],r8
8000864a:	ca fc       	rcall	800087a8 <_sbrk>
8000864c:	5b fc       	cp.w	r12,-1
8000864e:	c0 51       	brne	80008658 <_sbrk_r+0x1c>
80008650:	6c 08       	ld.w	r8,r6[0x0]
80008652:	58 08       	cp.w	r8,0
80008654:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008658:	d8 22       	popm	r4-r7,pc
8000865a:	d7 03       	nop

8000865c <__sclose>:
8000865c:	d4 01       	pushm	lr
8000865e:	96 7b       	ld.sh	r11,r11[0xe]
80008660:	cf ec       	rcall	8000885c <_close_r>
80008662:	d8 02       	popm	pc

80008664 <__sseek>:
80008664:	d4 21       	pushm	r4-r7,lr
80008666:	16 97       	mov	r7,r11
80008668:	96 7b       	ld.sh	r11,r11[0xe]
8000866a:	c8 5d       	rcall	80008974 <_lseek_r>
8000866c:	8e 68       	ld.sh	r8,r7[0xc]
8000866e:	10 99       	mov	r9,r8
80008670:	ad c8       	cbr	r8,0xc
80008672:	ad a9       	sbr	r9,0xc
80008674:	5b fc       	cp.w	r12,-1
80008676:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000867a:	ef f9 1c 06 	st.hne	r7[0xc],r9
8000867e:	ef fc 1a 15 	st.wne	r7[0x54],r12
80008682:	d8 22       	popm	r4-r7,pc

80008684 <__swrite>:
80008684:	d4 21       	pushm	r4-r7,lr
80008686:	96 68       	ld.sh	r8,r11[0xc]
80008688:	16 97       	mov	r7,r11
8000868a:	14 95       	mov	r5,r10
8000868c:	12 94       	mov	r4,r9
8000868e:	e2 18 01 00 	andl	r8,0x100,COH
80008692:	18 96       	mov	r6,r12
80008694:	c0 50       	breq	8000869e <__swrite+0x1a>
80008696:	30 29       	mov	r9,2
80008698:	30 0a       	mov	r10,0
8000869a:	96 7b       	ld.sh	r11,r11[0xe]
8000869c:	c6 cd       	rcall	80008974 <_lseek_r>
8000869e:	8e 68       	ld.sh	r8,r7[0xc]
800086a0:	ad c8       	cbr	r8,0xc
800086a2:	08 99       	mov	r9,r4
800086a4:	0a 9a       	mov	r10,r5
800086a6:	8e 7b       	ld.sh	r11,r7[0xe]
800086a8:	0c 9c       	mov	r12,r6
800086aa:	ae 68       	st.h	r7[0xc],r8
800086ac:	c9 ac       	rcall	800087e0 <_write_r>
800086ae:	d8 22       	popm	r4-r7,pc

800086b0 <__sread>:
800086b0:	d4 21       	pushm	r4-r7,lr
800086b2:	16 97       	mov	r7,r11
800086b4:	96 7b       	ld.sh	r11,r11[0xe]
800086b6:	c7 1d       	rcall	80008998 <_read_r>
800086b8:	c0 65       	brlt	800086c4 <__sread+0x14>
800086ba:	6f 58       	ld.w	r8,r7[0x54]
800086bc:	18 08       	add	r8,r12
800086be:	ef 48 00 54 	st.w	r7[84],r8
800086c2:	d8 22       	popm	r4-r7,pc
800086c4:	8e 68       	ld.sh	r8,r7[0xc]
800086c6:	ad c8       	cbr	r8,0xc
800086c8:	ae 68       	st.h	r7[0xc],r8
800086ca:	d8 22       	popm	r4-r7,pc

800086cc <strlen>:
800086cc:	30 09       	mov	r9,0
800086ce:	18 98       	mov	r8,r12
800086d0:	c0 28       	rjmp	800086d4 <strlen+0x8>
800086d2:	2f f8       	sub	r8,-1
800086d4:	11 8a       	ld.ub	r10,r8[0x0]
800086d6:	f2 0a 18 00 	cp.b	r10,r9
800086da:	cf c1       	brne	800086d2 <strlen+0x6>
800086dc:	f0 0c 01 0c 	sub	r12,r8,r12
800086e0:	5e fc       	retal	r12
800086e2:	d7 03       	nop

800086e4 <_close>:
800086e4:	30 28       	mov	r8,2
800086e6:	d6 73       	breakpoint
800086e8:	3f fc       	mov	r12,-1
800086ea:	35 8b       	mov	r11,88
800086ec:	58 0c       	cp.w	r12,0
800086ee:	5e 4c       	retge	r12
800086f0:	e0 6a 07 54 	mov	r10,1876
800086f4:	95 0b       	st.w	r10[0x0],r11
800086f6:	5e fc       	retal	r12

800086f8 <_lseek>:
800086f8:	30 58       	mov	r8,5
800086fa:	d6 73       	breakpoint
800086fc:	3f fc       	mov	r12,-1
800086fe:	35 8b       	mov	r11,88
80008700:	58 0c       	cp.w	r12,0
80008702:	5e 4c       	retge	r12
80008704:	e0 6a 07 54 	mov	r10,1876
80008708:	95 0b       	st.w	r10[0x0],r11
8000870a:	5e fc       	retal	r12

8000870c <_read>:
8000870c:	30 38       	mov	r8,3
8000870e:	d6 73       	breakpoint
80008710:	3f fc       	mov	r12,-1
80008712:	35 8b       	mov	r11,88
80008714:	58 0c       	cp.w	r12,0
80008716:	5e 4c       	retge	r12
80008718:	e0 6a 07 54 	mov	r10,1876
8000871c:	95 0b       	st.w	r10[0x0],r11
8000871e:	5e fc       	retal	r12

80008720 <_write>:
80008720:	30 48       	mov	r8,4
80008722:	d6 73       	breakpoint
80008724:	3f fc       	mov	r12,-1
80008726:	35 8b       	mov	r11,88
80008728:	58 0c       	cp.w	r12,0
8000872a:	5e 4c       	retge	r12
8000872c:	e0 6a 07 54 	mov	r10,1876
80008730:	95 0b       	st.w	r10[0x0],r11
80008732:	5e fc       	retal	r12

80008734 <isatty>:
80008734:	30 b8       	mov	r8,11
80008736:	d6 73       	breakpoint
80008738:	3f fc       	mov	r12,-1
8000873a:	35 8b       	mov	r11,88
8000873c:	58 0c       	cp.w	r12,0
8000873e:	5e 4c       	retge	r12
80008740:	e0 6a 07 54 	mov	r10,1876
80008744:	95 0b       	st.w	r10[0x0],r11
80008746:	5e fc       	retal	r12

80008748 <_fstat_host>:
80008748:	30 98       	mov	r8,9
8000874a:	d6 73       	breakpoint
8000874c:	3f fc       	mov	r12,-1
8000874e:	35 8b       	mov	r11,88
80008750:	58 0c       	cp.w	r12,0
80008752:	5e 4c       	retge	r12
80008754:	e0 6a 07 54 	mov	r10,1876
80008758:	95 0b       	st.w	r10[0x0],r11
8000875a:	5e fc       	retal	r12

8000875c <_fstat>:
8000875c:	d4 21       	pushm	r4-r7,lr
8000875e:	21 0d       	sub	sp,64
80008760:	16 97       	mov	r7,r11
80008762:	1a 9b       	mov	r11,sp
80008764:	cf 2f       	rcall	80008748 <_fstat_host>
80008766:	c0 34       	brge	8000876c <_fstat+0x10>
80008768:	3f fc       	mov	r12,-1
8000876a:	c1 c8       	rjmp	800087a2 <_fstat+0x46>
8000876c:	40 08       	lddsp	r8,sp[0x0]
8000876e:	ae 08       	st.h	r7[0x0],r8
80008770:	40 18       	lddsp	r8,sp[0x4]
80008772:	ae 18       	st.h	r7[0x2],r8
80008774:	40 28       	lddsp	r8,sp[0x8]
80008776:	8f 18       	st.w	r7[0x4],r8
80008778:	40 38       	lddsp	r8,sp[0xc]
8000877a:	ae 48       	st.h	r7[0x8],r8
8000877c:	40 48       	lddsp	r8,sp[0x10]
8000877e:	ae 58       	st.h	r7[0xa],r8
80008780:	40 58       	lddsp	r8,sp[0x14]
80008782:	ae 68       	st.h	r7[0xc],r8
80008784:	40 68       	lddsp	r8,sp[0x18]
80008786:	ae 78       	st.h	r7[0xe],r8
80008788:	40 88       	lddsp	r8,sp[0x20]
8000878a:	8f 48       	st.w	r7[0x10],r8
8000878c:	40 a8       	lddsp	r8,sp[0x28]
8000878e:	8f b8       	st.w	r7[0x2c],r8
80008790:	40 c8       	lddsp	r8,sp[0x30]
80008792:	8f c8       	st.w	r7[0x30],r8
80008794:	40 d8       	lddsp	r8,sp[0x34]
80008796:	8f 58       	st.w	r7[0x14],r8
80008798:	40 e8       	lddsp	r8,sp[0x38]
8000879a:	30 0c       	mov	r12,0
8000879c:	8f 78       	st.w	r7[0x1c],r8
8000879e:	40 f8       	lddsp	r8,sp[0x3c]
800087a0:	8f 98       	st.w	r7[0x24],r8
800087a2:	2f 0d       	sub	sp,-64
800087a4:	d8 22       	popm	r4-r7,pc
800087a6:	d7 03       	nop

800087a8 <_sbrk>:
800087a8:	d4 01       	pushm	lr
800087aa:	e0 68 06 78 	mov	r8,1656
800087ae:	70 09       	ld.w	r9,r8[0x0]
800087b0:	58 09       	cp.w	r9,0
800087b2:	c0 41       	brne	800087ba <_sbrk+0x12>
800087b4:	e0 69 07 58 	mov	r9,1880
800087b8:	91 09       	st.w	r8[0x0],r9
800087ba:	e0 69 06 78 	mov	r9,1656
800087be:	e0 6a 30 00 	mov	r10,12288
800087c2:	72 08       	ld.w	r8,r9[0x0]
800087c4:	f0 0c 00 0c 	add	r12,r8,r12
800087c8:	14 3c       	cp.w	r12,r10
800087ca:	e0 8b 00 04 	brhi	800087d2 <_sbrk+0x2a>
800087ce:	93 0c       	st.w	r9[0x0],r12
800087d0:	c0 58       	rjmp	800087da <_sbrk+0x32>
800087d2:	c5 5c       	rcall	8000887c <__errno>
800087d4:	30 c8       	mov	r8,12
800087d6:	99 08       	st.w	r12[0x0],r8
800087d8:	3f f8       	mov	r8,-1
800087da:	10 9c       	mov	r12,r8
800087dc:	d8 02       	popm	pc
800087de:	d7 03       	nop

800087e0 <_write_r>:
800087e0:	d4 21       	pushm	r4-r7,lr
800087e2:	16 98       	mov	r8,r11
800087e4:	18 97       	mov	r7,r12
800087e6:	10 9c       	mov	r12,r8
800087e8:	30 08       	mov	r8,0
800087ea:	14 9b       	mov	r11,r10
800087ec:	e0 66 07 54 	mov	r6,1876
800087f0:	12 9a       	mov	r10,r9
800087f2:	8d 08       	st.w	r6[0x0],r8
800087f4:	c9 6f       	rcall	80008720 <_write>
800087f6:	5b fc       	cp.w	r12,-1
800087f8:	c0 51       	brne	80008802 <_write_r+0x22>
800087fa:	6c 08       	ld.w	r8,r6[0x0]
800087fc:	58 08       	cp.w	r8,0
800087fe:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008802:	d8 22       	popm	r4-r7,pc

80008804 <_calloc_r>:
80008804:	d4 21       	pushm	r4-r7,lr
80008806:	f4 0b 02 4b 	mul	r11,r10,r11
8000880a:	fe b0 f8 67 	rcall	800078d8 <_malloc_r>
8000880e:	18 97       	mov	r7,r12
80008810:	c2 30       	breq	80008856 <_calloc_r+0x52>
80008812:	f8 fa ff fc 	ld.w	r10,r12[-4]
80008816:	e0 1a ff fc 	andl	r10,0xfffc
8000881a:	20 4a       	sub	r10,4
8000881c:	e0 4a 00 24 	cp.w	r10,36
80008820:	e0 8b 00 18 	brhi	80008850 <_calloc_r+0x4c>
80008824:	18 98       	mov	r8,r12
80008826:	59 3a       	cp.w	r10,19
80008828:	e0 88 00 0f 	brls	80008846 <_calloc_r+0x42>
8000882c:	30 09       	mov	r9,0
8000882e:	10 a9       	st.w	r8++,r9
80008830:	10 a9       	st.w	r8++,r9
80008832:	59 ba       	cp.w	r10,27
80008834:	e0 88 00 09 	brls	80008846 <_calloc_r+0x42>
80008838:	10 a9       	st.w	r8++,r9
8000883a:	10 a9       	st.w	r8++,r9
8000883c:	e0 4a 00 24 	cp.w	r10,36
80008840:	c0 31       	brne	80008846 <_calloc_r+0x42>
80008842:	10 a9       	st.w	r8++,r9
80008844:	10 a9       	st.w	r8++,r9
80008846:	30 09       	mov	r9,0
80008848:	10 a9       	st.w	r8++,r9
8000884a:	91 19       	st.w	r8[0x4],r9
8000884c:	91 09       	st.w	r8[0x0],r9
8000884e:	c0 48       	rjmp	80008856 <_calloc_r+0x52>
80008850:	30 0b       	mov	r11,0
80008852:	fe b0 db fc 	rcall	8000404a <memset>
80008856:	0e 9c       	mov	r12,r7
80008858:	d8 22       	popm	r4-r7,pc
8000885a:	d7 03       	nop

8000885c <_close_r>:
8000885c:	d4 21       	pushm	r4-r7,lr
8000885e:	30 08       	mov	r8,0
80008860:	18 97       	mov	r7,r12
80008862:	e0 66 07 54 	mov	r6,1876
80008866:	16 9c       	mov	r12,r11
80008868:	8d 08       	st.w	r6[0x0],r8
8000886a:	c3 df       	rcall	800086e4 <_close>
8000886c:	5b fc       	cp.w	r12,-1
8000886e:	c0 51       	brne	80008878 <_close_r+0x1c>
80008870:	6c 08       	ld.w	r8,r6[0x0]
80008872:	58 08       	cp.w	r8,0
80008874:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008878:	d8 22       	popm	r4-r7,pc
8000887a:	d7 03       	nop

8000887c <__errno>:
8000887c:	e0 68 01 20 	mov	r8,288
80008880:	70 0c       	ld.w	r12,r8[0x0]
80008882:	2f 4c       	sub	r12,-12
80008884:	5e fc       	retal	r12
80008886:	d7 03       	nop

80008888 <_fclose_r>:
80008888:	d4 21       	pushm	r4-r7,lr
8000888a:	18 96       	mov	r6,r12
8000888c:	16 97       	mov	r7,r11
8000888e:	58 0b       	cp.w	r11,0
80008890:	c0 31       	brne	80008896 <_fclose_r+0xe>
80008892:	16 95       	mov	r5,r11
80008894:	c5 38       	rjmp	8000893a <_fclose_r+0xb2>
80008896:	fe b0 f4 8f 	rcall	800071b4 <__sfp_lock_acquire>
8000889a:	58 06       	cp.w	r6,0
8000889c:	c0 70       	breq	800088aa <_fclose_r+0x22>
8000889e:	6c 68       	ld.w	r8,r6[0x18]
800088a0:	58 08       	cp.w	r8,0
800088a2:	c0 41       	brne	800088aa <_fclose_r+0x22>
800088a4:	0c 9c       	mov	r12,r6
800088a6:	fe b0 f4 d9 	rcall	80007258 <__sinit>
800088aa:	fe c8 e7 16 	sub	r8,pc,-6378
800088ae:	10 37       	cp.w	r7,r8
800088b0:	c0 31       	brne	800088b6 <_fclose_r+0x2e>
800088b2:	6c 07       	ld.w	r7,r6[0x0]
800088b4:	c0 c8       	rjmp	800088cc <_fclose_r+0x44>
800088b6:	fe c8 e7 02 	sub	r8,pc,-6398
800088ba:	10 37       	cp.w	r7,r8
800088bc:	c0 31       	brne	800088c2 <_fclose_r+0x3a>
800088be:	6c 17       	ld.w	r7,r6[0x4]
800088c0:	c0 68       	rjmp	800088cc <_fclose_r+0x44>
800088c2:	fe c8 e6 ee 	sub	r8,pc,-6418
800088c6:	10 37       	cp.w	r7,r8
800088c8:	ed f7 00 02 	ld.weq	r7,r6[0x8]
800088cc:	8e 69       	ld.sh	r9,r7[0xc]
800088ce:	30 08       	mov	r8,0
800088d0:	f0 09 19 00 	cp.h	r9,r8
800088d4:	c0 51       	brne	800088de <_fclose_r+0x56>
800088d6:	fe b0 f4 70 	rcall	800071b6 <__sfp_lock_release>
800088da:	30 05       	mov	r5,0
800088dc:	c2 f8       	rjmp	8000893a <_fclose_r+0xb2>
800088de:	0e 9b       	mov	r11,r7
800088e0:	0c 9c       	mov	r12,r6
800088e2:	fe b0 f3 e3 	rcall	800070a8 <_fflush_r>
800088e6:	6e c8       	ld.w	r8,r7[0x30]
800088e8:	18 95       	mov	r5,r12
800088ea:	58 08       	cp.w	r8,0
800088ec:	c0 60       	breq	800088f8 <_fclose_r+0x70>
800088ee:	6e 8b       	ld.w	r11,r7[0x20]
800088f0:	0c 9c       	mov	r12,r6
800088f2:	5d 18       	icall	r8
800088f4:	f9 b5 05 ff 	movlt	r5,-1
800088f8:	8e 68       	ld.sh	r8,r7[0xc]
800088fa:	ed b8 00 07 	bld	r8,0x7
800088fe:	c0 51       	brne	80008908 <_fclose_r+0x80>
80008900:	6e 4b       	ld.w	r11,r7[0x10]
80008902:	0c 9c       	mov	r12,r6
80008904:	fe b0 f5 44 	rcall	8000738c <_free_r>
80008908:	6e db       	ld.w	r11,r7[0x34]
8000890a:	58 0b       	cp.w	r11,0
8000890c:	c0 a0       	breq	80008920 <_fclose_r+0x98>
8000890e:	ee c8 ff bc 	sub	r8,r7,-68
80008912:	10 3b       	cp.w	r11,r8
80008914:	c0 40       	breq	8000891c <_fclose_r+0x94>
80008916:	0c 9c       	mov	r12,r6
80008918:	fe b0 f5 3a 	rcall	8000738c <_free_r>
8000891c:	30 08       	mov	r8,0
8000891e:	8f d8       	st.w	r7[0x34],r8
80008920:	6f 2b       	ld.w	r11,r7[0x48]
80008922:	58 0b       	cp.w	r11,0
80008924:	c0 70       	breq	80008932 <_fclose_r+0xaa>
80008926:	0c 9c       	mov	r12,r6
80008928:	fe b0 f5 32 	rcall	8000738c <_free_r>
8000892c:	30 08       	mov	r8,0
8000892e:	ef 48 00 48 	st.w	r7[72],r8
80008932:	30 08       	mov	r8,0
80008934:	ae 68       	st.h	r7[0xc],r8
80008936:	fe b0 f4 40 	rcall	800071b6 <__sfp_lock_release>
8000893a:	0a 9c       	mov	r12,r5
8000893c:	d8 22       	popm	r4-r7,pc
8000893e:	d7 03       	nop

80008940 <fclose>:
80008940:	d4 01       	pushm	lr
80008942:	e0 68 01 20 	mov	r8,288
80008946:	18 9b       	mov	r11,r12
80008948:	70 0c       	ld.w	r12,r8[0x0]
8000894a:	c9 ff       	rcall	80008888 <_fclose_r>
8000894c:	d8 02       	popm	pc
8000894e:	d7 03       	nop

80008950 <_fstat_r>:
80008950:	d4 21       	pushm	r4-r7,lr
80008952:	16 98       	mov	r8,r11
80008954:	18 97       	mov	r7,r12
80008956:	10 9c       	mov	r12,r8
80008958:	30 08       	mov	r8,0
8000895a:	e0 66 07 54 	mov	r6,1876
8000895e:	14 9b       	mov	r11,r10
80008960:	8d 08       	st.w	r6[0x0],r8
80008962:	cf de       	rcall	8000875c <_fstat>
80008964:	5b fc       	cp.w	r12,-1
80008966:	c0 51       	brne	80008970 <_fstat_r+0x20>
80008968:	6c 08       	ld.w	r8,r6[0x0]
8000896a:	58 08       	cp.w	r8,0
8000896c:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008970:	d8 22       	popm	r4-r7,pc
80008972:	d7 03       	nop

80008974 <_lseek_r>:
80008974:	d4 21       	pushm	r4-r7,lr
80008976:	16 98       	mov	r8,r11
80008978:	18 97       	mov	r7,r12
8000897a:	10 9c       	mov	r12,r8
8000897c:	30 08       	mov	r8,0
8000897e:	14 9b       	mov	r11,r10
80008980:	e0 66 07 54 	mov	r6,1876
80008984:	12 9a       	mov	r10,r9
80008986:	8d 08       	st.w	r6[0x0],r8
80008988:	cb 8e       	rcall	800086f8 <_lseek>
8000898a:	5b fc       	cp.w	r12,-1
8000898c:	c0 51       	brne	80008996 <_lseek_r+0x22>
8000898e:	6c 08       	ld.w	r8,r6[0x0]
80008990:	58 08       	cp.w	r8,0
80008992:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008996:	d8 22       	popm	r4-r7,pc

80008998 <_read_r>:
80008998:	d4 21       	pushm	r4-r7,lr
8000899a:	16 98       	mov	r8,r11
8000899c:	18 97       	mov	r7,r12
8000899e:	10 9c       	mov	r12,r8
800089a0:	30 08       	mov	r8,0
800089a2:	14 9b       	mov	r11,r10
800089a4:	e0 66 07 54 	mov	r6,1876
800089a8:	12 9a       	mov	r10,r9
800089aa:	8d 08       	st.w	r6[0x0],r8
800089ac:	cb 0e       	rcall	8000870c <_read>
800089ae:	5b fc       	cp.w	r12,-1
800089b0:	c0 51       	brne	800089ba <_read_r+0x22>
800089b2:	6c 08       	ld.w	r8,r6[0x0]
800089b4:	58 08       	cp.w	r8,0
800089b6:	ef f8 1a 03 	st.wne	r7[0xc],r8
800089ba:	d8 22       	popm	r4-r7,pc

800089bc <__avr32_f64_sub_from_add>:
800089bc:	ee 19 80 00 	eorh	r9,0x8000

800089c0 <__avr32_f64_sub>:
800089c0:	f7 e9 20 0c 	eor	r12,r11,r9
800089c4:	e0 86 00 ca 	brmi	80008b58 <__avr32_f64_add_from_sub>
800089c8:	eb cd 40 e0 	pushm	r5-r7,lr
800089cc:	16 9c       	mov	r12,r11
800089ce:	e6 1c 80 00 	andh	r12,0x8000,COH
800089d2:	bf db       	cbr	r11,0x1f
800089d4:	bf d9       	cbr	r9,0x1f
800089d6:	10 3a       	cp.w	r10,r8
800089d8:	f2 0b 13 00 	cpc	r11,r9
800089dc:	c0 92       	brcc	800089ee <__avr32_f64_sub+0x2e>
800089de:	16 97       	mov	r7,r11
800089e0:	12 9b       	mov	r11,r9
800089e2:	0e 99       	mov	r9,r7
800089e4:	14 97       	mov	r7,r10
800089e6:	10 9a       	mov	r10,r8
800089e8:	0e 98       	mov	r8,r7
800089ea:	ee 1c 80 00 	eorh	r12,0x8000
800089ee:	f6 07 16 14 	lsr	r7,r11,0x14
800089f2:	ab 7b       	lsl	r11,0xb
800089f4:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800089f8:	ab 7a       	lsl	r10,0xb
800089fa:	bf bb       	sbr	r11,0x1f
800089fc:	f2 06 16 14 	lsr	r6,r9,0x14
80008a00:	c4 40       	breq	80008a88 <__avr32_f64_sub_opL_subnormal>
80008a02:	ab 79       	lsl	r9,0xb
80008a04:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80008a08:	ab 78       	lsl	r8,0xb
80008a0a:	bf b9       	sbr	r9,0x1f

80008a0c <__avr32_f64_sub_opL_subnormal_done>:
80008a0c:	e0 47 07 ff 	cp.w	r7,2047
80008a10:	c4 f0       	breq	80008aae <__avr32_f64_sub_opH_nan_or_inf>
80008a12:	0e 26       	rsub	r6,r7
80008a14:	c1 20       	breq	80008a38 <__avr32_f64_sub_shift_done>
80008a16:	ec 05 11 20 	rsub	r5,r6,32
80008a1a:	e0 46 00 20 	cp.w	r6,32
80008a1e:	c7 c2       	brcc	80008b16 <__avr32_f64_sub_longshift>
80008a20:	f0 05 09 4e 	lsl	lr,r8,r5
80008a24:	f2 05 09 45 	lsl	r5,r9,r5
80008a28:	f0 06 0a 48 	lsr	r8,r8,r6
80008a2c:	f2 06 0a 49 	lsr	r9,r9,r6
80008a30:	0a 48       	or	r8,r5
80008a32:	58 0e       	cp.w	lr,0
80008a34:	5f 1e       	srne	lr
80008a36:	1c 48       	or	r8,lr

80008a38 <__avr32_f64_sub_shift_done>:
80008a38:	10 1a       	sub	r10,r8
80008a3a:	f6 09 01 4b 	sbc	r11,r11,r9
80008a3e:	f6 06 12 00 	clz	r6,r11
80008a42:	c0 e0       	breq	80008a5e <__avr32_f64_sub_longnormalize_done>
80008a44:	c7 83       	brcs	80008b34 <__avr32_f64_sub_longnormalize>
80008a46:	ec 0e 11 20 	rsub	lr,r6,32
80008a4a:	f6 06 09 4b 	lsl	r11,r11,r6
80008a4e:	f4 0e 0a 4e 	lsr	lr,r10,lr
80008a52:	1c 4b       	or	r11,lr
80008a54:	f4 06 09 4a 	lsl	r10,r10,r6
80008a58:	0c 17       	sub	r7,r6
80008a5a:	e0 8a 00 39 	brle	80008acc <__avr32_f64_sub_subnormal_result>

80008a5e <__avr32_f64_sub_longnormalize_done>:
80008a5e:	f4 09 15 15 	lsl	r9,r10,0x15
80008a62:	ab 9a       	lsr	r10,0xb
80008a64:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80008a68:	ab 9b       	lsr	r11,0xb
80008a6a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008a6e:	18 4b       	or	r11,r12

80008a70 <__avr32_f64_sub_round>:
80008a70:	fc 17 80 00 	movh	r7,0x8000
80008a74:	ed ba 00 00 	bld	r10,0x0
80008a78:	f7 b7 01 ff 	subne	r7,-1
80008a7c:	0e 39       	cp.w	r9,r7
80008a7e:	5f 29       	srhs	r9
80008a80:	12 0a       	add	r10,r9
80008a82:	5c 0b       	acr	r11
80008a84:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008a88 <__avr32_f64_sub_opL_subnormal>:
80008a88:	ab 79       	lsl	r9,0xb
80008a8a:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80008a8e:	ab 78       	lsl	r8,0xb
80008a90:	f3 e8 10 0e 	or	lr,r9,r8
80008a94:	f9 b6 01 01 	movne	r6,1
80008a98:	ee 0e 11 00 	rsub	lr,r7,0
80008a9c:	f9 b7 00 01 	moveq	r7,1
80008aa0:	ef bb 00 1f 	bst	r11,0x1f
80008aa4:	f7 ea 10 0e 	or	lr,r11,r10
80008aa8:	f9 b7 00 00 	moveq	r7,0
80008aac:	cb 0b       	rjmp	80008a0c <__avr32_f64_sub_opL_subnormal_done>

80008aae <__avr32_f64_sub_opH_nan_or_inf>:
80008aae:	bf db       	cbr	r11,0x1f
80008ab0:	f7 ea 10 0e 	or	lr,r11,r10
80008ab4:	c0 81       	brne	80008ac4 <__avr32_f64_sub_return_nan>
80008ab6:	e0 46 07 ff 	cp.w	r6,2047
80008aba:	c0 50       	breq	80008ac4 <__avr32_f64_sub_return_nan>
80008abc:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80008ac0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008ac4 <__avr32_f64_sub_return_nan>:
80008ac4:	3f fa       	mov	r10,-1
80008ac6:	3f fb       	mov	r11,-1
80008ac8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008acc <__avr32_f64_sub_subnormal_result>:
80008acc:	5c 37       	neg	r7
80008ace:	2f f7       	sub	r7,-1
80008ad0:	f1 b7 04 c0 	satu	r7,0x6
80008ad4:	e0 47 00 20 	cp.w	r7,32
80008ad8:	c1 14       	brge	80008afa <__avr32_f64_sub_subnormal_result+0x2e>
80008ada:	ee 08 11 20 	rsub	r8,r7,32
80008ade:	f4 08 09 49 	lsl	r9,r10,r8
80008ae2:	5f 16       	srne	r6
80008ae4:	f4 07 0a 4a 	lsr	r10,r10,r7
80008ae8:	0c 4a       	or	r10,r6
80008aea:	f6 08 09 49 	lsl	r9,r11,r8
80008aee:	f5 e9 10 0a 	or	r10,r10,r9
80008af2:	f4 07 0a 4b 	lsr	r11,r10,r7
80008af6:	30 07       	mov	r7,0
80008af8:	cb 3b       	rjmp	80008a5e <__avr32_f64_sub_longnormalize_done>
80008afa:	ee 08 11 40 	rsub	r8,r7,64
80008afe:	f6 08 09 49 	lsl	r9,r11,r8
80008b02:	14 49       	or	r9,r10
80008b04:	5f 16       	srne	r6
80008b06:	f6 07 0a 4a 	lsr	r10,r11,r7
80008b0a:	0c 4a       	or	r10,r6
80008b0c:	30 0b       	mov	r11,0
80008b0e:	30 07       	mov	r7,0
80008b10:	ca 7b       	rjmp	80008a5e <__avr32_f64_sub_longnormalize_done>
80008b12:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008b16 <__avr32_f64_sub_longshift>:
80008b16:	f1 b6 04 c0 	satu	r6,0x6
80008b1a:	f0 0e 17 00 	moveq	lr,r8
80008b1e:	c0 40       	breq	80008b26 <__avr32_f64_sub_longshift+0x10>
80008b20:	f2 05 09 4e 	lsl	lr,r9,r5
80008b24:	10 4e       	or	lr,r8
80008b26:	f2 06 0a 48 	lsr	r8,r9,r6
80008b2a:	30 09       	mov	r9,0
80008b2c:	58 0e       	cp.w	lr,0
80008b2e:	5f 1e       	srne	lr
80008b30:	1c 48       	or	r8,lr
80008b32:	c8 3b       	rjmp	80008a38 <__avr32_f64_sub_shift_done>

80008b34 <__avr32_f64_sub_longnormalize>:
80008b34:	f4 06 12 00 	clz	r6,r10
80008b38:	f9 b7 03 00 	movlo	r7,0
80008b3c:	f9 b6 03 00 	movlo	r6,0
80008b40:	f9 bc 03 00 	movlo	r12,0
80008b44:	f7 b6 02 e0 	subhs	r6,-32
80008b48:	f4 06 09 4b 	lsl	r11,r10,r6
80008b4c:	30 0a       	mov	r10,0
80008b4e:	0c 17       	sub	r7,r6
80008b50:	fe 9a ff be 	brle	80008acc <__avr32_f64_sub_subnormal_result>
80008b54:	c8 5b       	rjmp	80008a5e <__avr32_f64_sub_longnormalize_done>
80008b56:	d7 03       	nop

80008b58 <__avr32_f64_add_from_sub>:
80008b58:	ee 19 80 00 	eorh	r9,0x8000

80008b5c <__avr32_f64_add>:
80008b5c:	f7 e9 20 0c 	eor	r12,r11,r9
80008b60:	fe 96 ff 2e 	brmi	800089bc <__avr32_f64_sub_from_add>
80008b64:	eb cd 40 e0 	pushm	r5-r7,lr
80008b68:	16 9c       	mov	r12,r11
80008b6a:	e6 1c 80 00 	andh	r12,0x8000,COH
80008b6e:	bf db       	cbr	r11,0x1f
80008b70:	bf d9       	cbr	r9,0x1f
80008b72:	12 3b       	cp.w	r11,r9
80008b74:	c0 72       	brcc	80008b82 <__avr32_f64_add+0x26>
80008b76:	16 97       	mov	r7,r11
80008b78:	12 9b       	mov	r11,r9
80008b7a:	0e 99       	mov	r9,r7
80008b7c:	14 97       	mov	r7,r10
80008b7e:	10 9a       	mov	r10,r8
80008b80:	0e 98       	mov	r8,r7
80008b82:	30 0e       	mov	lr,0
80008b84:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80008b88:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80008b8c:	b5 ab       	sbr	r11,0x14
80008b8e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80008b92:	c6 20       	breq	80008c56 <__avr32_f64_add_op2_subnormal>
80008b94:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80008b98:	b5 a9       	sbr	r9,0x14
80008b9a:	e0 47 07 ff 	cp.w	r7,2047
80008b9e:	c2 80       	breq	80008bee <__avr32_f64_add_opH_nan_or_inf>
80008ba0:	0e 26       	rsub	r6,r7
80008ba2:	c1 20       	breq	80008bc6 <__avr32_f64_add_shift_done>
80008ba4:	e0 46 00 36 	cp.w	r6,54
80008ba8:	c1 52       	brcc	80008bd2 <__avr32_f64_add_res_of_done>
80008baa:	ec 05 11 20 	rsub	r5,r6,32
80008bae:	e0 46 00 20 	cp.w	r6,32
80008bb2:	c3 52       	brcc	80008c1c <__avr32_f64_add_longshift>
80008bb4:	f0 05 09 4e 	lsl	lr,r8,r5
80008bb8:	f2 05 09 45 	lsl	r5,r9,r5
80008bbc:	f0 06 0a 48 	lsr	r8,r8,r6
80008bc0:	f2 06 0a 49 	lsr	r9,r9,r6
80008bc4:	0a 48       	or	r8,r5

80008bc6 <__avr32_f64_add_shift_done>:
80008bc6:	10 0a       	add	r10,r8
80008bc8:	f6 09 00 4b 	adc	r11,r11,r9
80008bcc:	ed bb 00 15 	bld	r11,0x15
80008bd0:	c3 40       	breq	80008c38 <__avr32_f64_add_res_of>

80008bd2 <__avr32_f64_add_res_of_done>:
80008bd2:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008bd6:	18 4b       	or	r11,r12

80008bd8 <__avr32_f64_add_round>:
80008bd8:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80008bdc:	18 4e       	or	lr,r12
80008bde:	ee 1e 80 00 	eorh	lr,0x8000
80008be2:	f1 be 04 20 	satu	lr,0x1
80008be6:	1c 0a       	add	r10,lr
80008be8:	5c 0b       	acr	r11
80008bea:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008bee <__avr32_f64_add_opH_nan_or_inf>:
80008bee:	b5 cb       	cbr	r11,0x14
80008bf0:	f7 ea 10 0e 	or	lr,r11,r10
80008bf4:	c1 01       	brne	80008c14 <__avr32_f64_add_return_nan>
80008bf6:	e0 46 07 ff 	cp.w	r6,2047
80008bfa:	c0 30       	breq	80008c00 <__avr32_f64_add_opL_nan_or_inf>
80008bfc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008c00 <__avr32_f64_add_opL_nan_or_inf>:
80008c00:	b5 c9       	cbr	r9,0x14
80008c02:	f3 e8 10 0e 	or	lr,r9,r8
80008c06:	c0 71       	brne	80008c14 <__avr32_f64_add_return_nan>
80008c08:	30 0a       	mov	r10,0
80008c0a:	fc 1b 7f f0 	movh	r11,0x7ff0
80008c0e:	18 4b       	or	r11,r12
80008c10:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008c14 <__avr32_f64_add_return_nan>:
80008c14:	3f fa       	mov	r10,-1
80008c16:	3f fb       	mov	r11,-1
80008c18:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008c1c <__avr32_f64_add_longshift>:
80008c1c:	f1 b6 04 c0 	satu	r6,0x6
80008c20:	f0 0e 17 00 	moveq	lr,r8
80008c24:	c0 60       	breq	80008c30 <__avr32_f64_add_longshift+0x14>
80008c26:	f2 05 09 4e 	lsl	lr,r9,r5
80008c2a:	58 08       	cp.w	r8,0
80008c2c:	5f 18       	srne	r8
80008c2e:	10 4e       	or	lr,r8
80008c30:	f2 06 0a 48 	lsr	r8,r9,r6
80008c34:	30 09       	mov	r9,0
80008c36:	cc 8b       	rjmp	80008bc6 <__avr32_f64_add_shift_done>

80008c38 <__avr32_f64_add_res_of>:
80008c38:	fd ee 10 1e 	or	lr,lr,lr<<0x1
80008c3c:	a1 9b       	lsr	r11,0x1
80008c3e:	5d 0a       	ror	r10
80008c40:	5d 0e       	ror	lr
80008c42:	2f f7       	sub	r7,-1
80008c44:	e0 47 07 ff 	cp.w	r7,2047
80008c48:	f9 ba 00 00 	moveq	r10,0
80008c4c:	f9 bb 00 00 	moveq	r11,0
80008c50:	f9 be 00 00 	moveq	lr,0
80008c54:	cb fb       	rjmp	80008bd2 <__avr32_f64_add_res_of_done>

80008c56 <__avr32_f64_add_op2_subnormal>:
80008c56:	30 16       	mov	r6,1
80008c58:	58 07       	cp.w	r7,0
80008c5a:	ca 01       	brne	80008b9a <__avr32_f64_add+0x3e>
80008c5c:	b5 cb       	cbr	r11,0x14
80008c5e:	10 0a       	add	r10,r8
80008c60:	f6 09 00 4b 	adc	r11,r11,r9
80008c64:	18 4b       	or	r11,r12
80008c66:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80008c6a:	d7 03       	nop

80008c6c <__avr32_f64_to_u32>:
80008c6c:	58 0b       	cp.w	r11,0
80008c6e:	5e 6d       	retmi	0

80008c70 <__avr32_f64_to_s32>:
80008c70:	f6 0c 15 01 	lsl	r12,r11,0x1
80008c74:	b5 9c       	lsr	r12,0x15
80008c76:	e0 2c 03 ff 	sub	r12,1023
80008c7a:	5e 3d       	retlo	0
80008c7c:	f8 0c 11 1f 	rsub	r12,r12,31
80008c80:	16 99       	mov	r9,r11
80008c82:	ab 7b       	lsl	r11,0xb
80008c84:	bf bb       	sbr	r11,0x1f
80008c86:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80008c8a:	f6 0c 0a 4b 	lsr	r11,r11,r12
80008c8e:	a1 79       	lsl	r9,0x1
80008c90:	5e 2b       	reths	r11
80008c92:	5c 3b       	neg	r11
80008c94:	5e fb       	retal	r11

80008c96 <__avr32_f64_cmp_eq>:
80008c96:	10 3a       	cp.w	r10,r8
80008c98:	f2 0b 13 00 	cpc	r11,r9
80008c9c:	c0 80       	breq	80008cac <__avr32_f64_cmp_eq+0x16>
80008c9e:	a1 7b       	lsl	r11,0x1
80008ca0:	a1 79       	lsl	r9,0x1
80008ca2:	14 4b       	or	r11,r10
80008ca4:	12 4b       	or	r11,r9
80008ca6:	10 4b       	or	r11,r8
80008ca8:	5e 0f       	reteq	1
80008caa:	5e fd       	retal	0
80008cac:	a1 7b       	lsl	r11,0x1
80008cae:	fc 1c ff e0 	movh	r12,0xffe0
80008cb2:	58 0a       	cp.w	r10,0
80008cb4:	f8 0b 13 00 	cpc	r11,r12
80008cb8:	5e 8f       	retls	1
80008cba:	5e fd       	retal	0

80008cbc <__avr32_f64_cmp_ge>:
80008cbc:	1a de       	st.w	--sp,lr
80008cbe:	1a d7       	st.w	--sp,r7
80008cc0:	a1 7b       	lsl	r11,0x1
80008cc2:	5f 3c       	srlo	r12
80008cc4:	a1 79       	lsl	r9,0x1
80008cc6:	5f 37       	srlo	r7
80008cc8:	5c fc       	rol	r12
80008cca:	fc 1e ff e0 	movh	lr,0xffe0
80008cce:	58 0a       	cp.w	r10,0
80008cd0:	fc 0b 13 00 	cpc	r11,lr
80008cd4:	e0 8b 00 1d 	brhi	80008d0e <__avr32_f64_cmp_ge+0x52>
80008cd8:	58 08       	cp.w	r8,0
80008cda:	fc 09 13 00 	cpc	r9,lr
80008cde:	e0 8b 00 18 	brhi	80008d0e <__avr32_f64_cmp_ge+0x52>
80008ce2:	58 0b       	cp.w	r11,0
80008ce4:	f5 ba 00 00 	subfeq	r10,0
80008ce8:	c1 50       	breq	80008d12 <__avr32_f64_cmp_ge+0x56>
80008cea:	1b 07       	ld.w	r7,sp++
80008cec:	1b 0e       	ld.w	lr,sp++
80008cee:	58 3c       	cp.w	r12,3
80008cf0:	c0 a0       	breq	80008d04 <__avr32_f64_cmp_ge+0x48>
80008cf2:	58 1c       	cp.w	r12,1
80008cf4:	c0 33       	brcs	80008cfa <__avr32_f64_cmp_ge+0x3e>
80008cf6:	5e 0f       	reteq	1
80008cf8:	5e 1d       	retne	0
80008cfa:	10 3a       	cp.w	r10,r8
80008cfc:	f2 0b 13 00 	cpc	r11,r9
80008d00:	5e 2f       	reths	1
80008d02:	5e 3d       	retlo	0
80008d04:	14 38       	cp.w	r8,r10
80008d06:	f6 09 13 00 	cpc	r9,r11
80008d0a:	5e 2f       	reths	1
80008d0c:	5e 3d       	retlo	0
80008d0e:	1b 07       	ld.w	r7,sp++
80008d10:	d8 0a       	popm	pc,r12=0
80008d12:	58 17       	cp.w	r7,1
80008d14:	5f 0c       	sreq	r12
80008d16:	58 09       	cp.w	r9,0
80008d18:	f5 b8 00 00 	subfeq	r8,0
80008d1c:	1b 07       	ld.w	r7,sp++
80008d1e:	1b 0e       	ld.w	lr,sp++
80008d20:	5e 0f       	reteq	1
80008d22:	5e fc       	retal	r12

80008d24 <__avr32_f64_cmp_lt>:
80008d24:	1a de       	st.w	--sp,lr
80008d26:	1a d7       	st.w	--sp,r7
80008d28:	a1 7b       	lsl	r11,0x1
80008d2a:	5f 3c       	srlo	r12
80008d2c:	a1 79       	lsl	r9,0x1
80008d2e:	5f 37       	srlo	r7
80008d30:	5c fc       	rol	r12
80008d32:	fc 1e ff e0 	movh	lr,0xffe0
80008d36:	58 0a       	cp.w	r10,0
80008d38:	fc 0b 13 00 	cpc	r11,lr
80008d3c:	e0 8b 00 1d 	brhi	80008d76 <__avr32_f64_cmp_lt+0x52>
80008d40:	58 08       	cp.w	r8,0
80008d42:	fc 09 13 00 	cpc	r9,lr
80008d46:	e0 8b 00 18 	brhi	80008d76 <__avr32_f64_cmp_lt+0x52>
80008d4a:	58 0b       	cp.w	r11,0
80008d4c:	f5 ba 00 00 	subfeq	r10,0
80008d50:	c1 50       	breq	80008d7a <__avr32_f64_cmp_lt+0x56>
80008d52:	1b 07       	ld.w	r7,sp++
80008d54:	1b 0e       	ld.w	lr,sp++
80008d56:	58 3c       	cp.w	r12,3
80008d58:	c0 a0       	breq	80008d6c <__avr32_f64_cmp_lt+0x48>
80008d5a:	58 1c       	cp.w	r12,1
80008d5c:	c0 33       	brcs	80008d62 <__avr32_f64_cmp_lt+0x3e>
80008d5e:	5e 0d       	reteq	0
80008d60:	5e 1f       	retne	1
80008d62:	10 3a       	cp.w	r10,r8
80008d64:	f2 0b 13 00 	cpc	r11,r9
80008d68:	5e 2d       	reths	0
80008d6a:	5e 3f       	retlo	1
80008d6c:	14 38       	cp.w	r8,r10
80008d6e:	f6 09 13 00 	cpc	r9,r11
80008d72:	5e 2d       	reths	0
80008d74:	5e 3f       	retlo	1
80008d76:	1b 07       	ld.w	r7,sp++
80008d78:	d8 0a       	popm	pc,r12=0
80008d7a:	58 17       	cp.w	r7,1
80008d7c:	5f 1c       	srne	r12
80008d7e:	58 09       	cp.w	r9,0
80008d80:	f5 b8 00 00 	subfeq	r8,0
80008d84:	1b 07       	ld.w	r7,sp++
80008d86:	1b 0e       	ld.w	lr,sp++
80008d88:	5e 0d       	reteq	0
80008d8a:	5e fc       	retal	r12

80008d8c <__avr32_f64_div>:
80008d8c:	eb cd 40 ff 	pushm	r0-r7,lr
80008d90:	f7 e9 20 0e 	eor	lr,r11,r9
80008d94:	f6 07 16 14 	lsr	r7,r11,0x14
80008d98:	a9 7b       	lsl	r11,0x9
80008d9a:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80008d9e:	a9 7a       	lsl	r10,0x9
80008da0:	bd bb       	sbr	r11,0x1d
80008da2:	e4 1b 3f ff 	andh	r11,0x3fff
80008da6:	ab d7       	cbr	r7,0xb
80008da8:	e0 80 00 cc 	breq	80008f40 <__avr32_f64_div_round_subnormal+0x54>
80008dac:	e0 47 07 ff 	cp.w	r7,2047
80008db0:	e0 84 00 b5 	brge	80008f1a <__avr32_f64_div_round_subnormal+0x2e>
80008db4:	f2 06 16 14 	lsr	r6,r9,0x14
80008db8:	a9 79       	lsl	r9,0x9
80008dba:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80008dbe:	a9 78       	lsl	r8,0x9
80008dc0:	bd b9       	sbr	r9,0x1d
80008dc2:	e4 19 3f ff 	andh	r9,0x3fff
80008dc6:	ab d6       	cbr	r6,0xb
80008dc8:	e0 80 00 e2 	breq	80008f8c <__avr32_f64_div_round_subnormal+0xa0>
80008dcc:	e0 46 07 ff 	cp.w	r6,2047
80008dd0:	e0 84 00 b2 	brge	80008f34 <__avr32_f64_div_round_subnormal+0x48>
80008dd4:	0c 17       	sub	r7,r6
80008dd6:	fe 37 fc 01 	sub	r7,-1023
80008dda:	fc 1c 80 00 	movh	r12,0x8000
80008dde:	f8 03 16 01 	lsr	r3,r12,0x1
80008de2:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80008de6:	5c d4       	com	r4
80008de8:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80008dec:	e6 09 06 44 	mulu.d	r4,r3,r9
80008df0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008df4:	e6 05 06 44 	mulu.d	r4,r3,r5
80008df8:	ea 03 15 02 	lsl	r3,r5,0x2
80008dfc:	e6 09 06 44 	mulu.d	r4,r3,r9
80008e00:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008e04:	e6 05 06 44 	mulu.d	r4,r3,r5
80008e08:	ea 03 15 02 	lsl	r3,r5,0x2
80008e0c:	e6 09 06 44 	mulu.d	r4,r3,r9
80008e10:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008e14:	e6 05 06 44 	mulu.d	r4,r3,r5
80008e18:	ea 03 15 02 	lsl	r3,r5,0x2
80008e1c:	e6 08 06 40 	mulu.d	r0,r3,r8
80008e20:	e4 09 07 40 	macu.d	r0,r2,r9
80008e24:	e6 09 06 44 	mulu.d	r4,r3,r9
80008e28:	02 04       	add	r4,r1
80008e2a:	5c 05       	acr	r5
80008e2c:	a3 65       	lsl	r5,0x2
80008e2e:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008e32:	a3 64       	lsl	r4,0x2
80008e34:	5c 34       	neg	r4
80008e36:	f8 05 01 45 	sbc	r5,r12,r5
80008e3a:	e6 04 06 40 	mulu.d	r0,r3,r4
80008e3e:	e4 05 07 40 	macu.d	r0,r2,r5
80008e42:	e6 05 06 44 	mulu.d	r4,r3,r5
80008e46:	02 04       	add	r4,r1
80008e48:	5c 05       	acr	r5
80008e4a:	ea 03 15 02 	lsl	r3,r5,0x2
80008e4e:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008e52:	e8 02 15 02 	lsl	r2,r4,0x2
80008e56:	e6 08 06 40 	mulu.d	r0,r3,r8
80008e5a:	e4 09 07 40 	macu.d	r0,r2,r9
80008e5e:	e6 09 06 44 	mulu.d	r4,r3,r9
80008e62:	02 04       	add	r4,r1
80008e64:	5c 05       	acr	r5
80008e66:	a3 65       	lsl	r5,0x2
80008e68:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008e6c:	a3 64       	lsl	r4,0x2
80008e6e:	5c 34       	neg	r4
80008e70:	f8 05 01 45 	sbc	r5,r12,r5
80008e74:	e6 04 06 40 	mulu.d	r0,r3,r4
80008e78:	e4 05 07 40 	macu.d	r0,r2,r5
80008e7c:	e6 05 06 44 	mulu.d	r4,r3,r5
80008e80:	02 04       	add	r4,r1
80008e82:	5c 05       	acr	r5
80008e84:	ea 03 15 02 	lsl	r3,r5,0x2
80008e88:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008e8c:	e8 02 15 02 	lsl	r2,r4,0x2
80008e90:	e6 0a 06 40 	mulu.d	r0,r3,r10
80008e94:	e4 0b 07 40 	macu.d	r0,r2,r11
80008e98:	e6 0b 06 42 	mulu.d	r2,r3,r11
80008e9c:	02 02       	add	r2,r1
80008e9e:	5c 03       	acr	r3
80008ea0:	ed b3 00 1c 	bld	r3,0x1c
80008ea4:	c0 90       	breq	80008eb6 <__avr32_f64_div+0x12a>
80008ea6:	a1 72       	lsl	r2,0x1
80008ea8:	5c f3       	rol	r3
80008eaa:	20 17       	sub	r7,1
80008eac:	a3 9a       	lsr	r10,0x3
80008eae:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80008eb2:	a3 9b       	lsr	r11,0x3
80008eb4:	c0 58       	rjmp	80008ebe <__avr32_f64_div+0x132>
80008eb6:	a5 8a       	lsr	r10,0x4
80008eb8:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80008ebc:	a5 8b       	lsr	r11,0x4
80008ebe:	58 07       	cp.w	r7,0
80008ec0:	e0 8a 00 8b 	brle	80008fd6 <__avr32_f64_div_res_subnormal>
80008ec4:	e0 12 ff 00 	andl	r2,0xff00
80008ec8:	e8 12 00 80 	orl	r2,0x80
80008ecc:	e6 08 06 40 	mulu.d	r0,r3,r8
80008ed0:	e4 09 07 40 	macu.d	r0,r2,r9
80008ed4:	e4 08 06 44 	mulu.d	r4,r2,r8
80008ed8:	e6 09 06 48 	mulu.d	r8,r3,r9
80008edc:	00 05       	add	r5,r0
80008ede:	f0 01 00 48 	adc	r8,r8,r1
80008ee2:	5c 09       	acr	r9
80008ee4:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80008ee8:	58 04       	cp.w	r4,0
80008eea:	5c 25       	cpc	r5

80008eec <__avr32_f64_div_round_subnormal>:
80008eec:	f4 08 13 00 	cpc	r8,r10
80008ef0:	f6 09 13 00 	cpc	r9,r11
80008ef4:	5f 36       	srlo	r6
80008ef6:	f8 06 17 00 	moveq	r6,r12
80008efa:	e4 0a 16 08 	lsr	r10,r2,0x8
80008efe:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80008f02:	e6 0b 16 08 	lsr	r11,r3,0x8
80008f06:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008f0a:	ed be 00 1f 	bld	lr,0x1f
80008f0e:	ef bb 00 1f 	bst	r11,0x1f
80008f12:	0c 0a       	add	r10,r6
80008f14:	5c 0b       	acr	r11
80008f16:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008f1a:	e4 1b 00 0f 	andh	r11,0xf
80008f1e:	14 4b       	or	r11,r10
80008f20:	e0 81 00 a7 	brne	8000906e <__avr32_f64_div_res_subnormal+0x98>
80008f24:	f2 06 16 14 	lsr	r6,r9,0x14
80008f28:	ab d6       	cbr	r6,0xb
80008f2a:	e0 46 07 ff 	cp.w	r6,2047
80008f2e:	e0 81 00 a4 	brne	80009076 <__avr32_f64_div_res_subnormal+0xa0>
80008f32:	c9 e8       	rjmp	8000906e <__avr32_f64_div_res_subnormal+0x98>
80008f34:	e4 19 00 0f 	andh	r9,0xf
80008f38:	10 49       	or	r9,r8
80008f3a:	e0 81 00 9a 	brne	8000906e <__avr32_f64_div_res_subnormal+0x98>
80008f3e:	c9 28       	rjmp	80009062 <__avr32_f64_div_res_subnormal+0x8c>
80008f40:	a3 7b       	lsl	r11,0x3
80008f42:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80008f46:	a3 7a       	lsl	r10,0x3
80008f48:	f5 eb 10 04 	or	r4,r10,r11
80008f4c:	e0 80 00 a0 	breq	8000908c <__avr32_f64_div_op1_zero>
80008f50:	f6 04 12 00 	clz	r4,r11
80008f54:	c1 70       	breq	80008f82 <__avr32_f64_div_round_subnormal+0x96>
80008f56:	c0 c3       	brcs	80008f6e <__avr32_f64_div_round_subnormal+0x82>
80008f58:	e8 05 11 20 	rsub	r5,r4,32
80008f5c:	f6 04 09 4b 	lsl	r11,r11,r4
80008f60:	f4 05 0a 45 	lsr	r5,r10,r5
80008f64:	0a 4b       	or	r11,r5
80008f66:	f4 04 09 4a 	lsl	r10,r10,r4
80008f6a:	08 17       	sub	r7,r4
80008f6c:	c0 b8       	rjmp	80008f82 <__avr32_f64_div_round_subnormal+0x96>
80008f6e:	f4 04 12 00 	clz	r4,r10
80008f72:	f9 b4 03 00 	movlo	r4,0
80008f76:	f7 b4 02 e0 	subhs	r4,-32
80008f7a:	f4 04 09 4b 	lsl	r11,r10,r4
80008f7e:	30 0a       	mov	r10,0
80008f80:	08 17       	sub	r7,r4
80008f82:	a3 8a       	lsr	r10,0x2
80008f84:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80008f88:	a3 8b       	lsr	r11,0x2
80008f8a:	c1 1b       	rjmp	80008dac <__avr32_f64_div+0x20>
80008f8c:	a3 79       	lsl	r9,0x3
80008f8e:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80008f92:	a3 78       	lsl	r8,0x3
80008f94:	f3 e8 10 04 	or	r4,r9,r8
80008f98:	c6 f0       	breq	80009076 <__avr32_f64_div_res_subnormal+0xa0>
80008f9a:	f2 04 12 00 	clz	r4,r9
80008f9e:	c1 70       	breq	80008fcc <__avr32_f64_div_round_subnormal+0xe0>
80008fa0:	c0 c3       	brcs	80008fb8 <__avr32_f64_div_round_subnormal+0xcc>
80008fa2:	e8 05 11 20 	rsub	r5,r4,32
80008fa6:	f2 04 09 49 	lsl	r9,r9,r4
80008faa:	f0 05 0a 45 	lsr	r5,r8,r5
80008fae:	0a 49       	or	r9,r5
80008fb0:	f0 04 09 48 	lsl	r8,r8,r4
80008fb4:	08 16       	sub	r6,r4
80008fb6:	c0 b8       	rjmp	80008fcc <__avr32_f64_div_round_subnormal+0xe0>
80008fb8:	f0 04 12 00 	clz	r4,r8
80008fbc:	f9 b4 03 00 	movlo	r4,0
80008fc0:	f7 b4 02 e0 	subhs	r4,-32
80008fc4:	f0 04 09 49 	lsl	r9,r8,r4
80008fc8:	30 08       	mov	r8,0
80008fca:	08 16       	sub	r6,r4
80008fcc:	a3 88       	lsr	r8,0x2
80008fce:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
80008fd2:	a3 89       	lsr	r9,0x2
80008fd4:	cf ca       	rjmp	80008dcc <__avr32_f64_div+0x40>

80008fd6 <__avr32_f64_div_res_subnormal>:
80008fd6:	5c 37       	neg	r7
80008fd8:	2f f7       	sub	r7,-1
80008fda:	f1 b7 04 c0 	satu	r7,0x6
80008fde:	e0 47 00 20 	cp.w	r7,32
80008fe2:	c1 54       	brge	8000900c <__avr32_f64_div_res_subnormal+0x36>
80008fe4:	ee 06 11 20 	rsub	r6,r7,32
80008fe8:	e4 07 0a 42 	lsr	r2,r2,r7
80008fec:	e6 06 09 4c 	lsl	r12,r3,r6
80008ff0:	18 42       	or	r2,r12
80008ff2:	e6 07 0a 43 	lsr	r3,r3,r7
80008ff6:	f4 06 09 41 	lsl	r1,r10,r6
80008ffa:	f4 07 0a 4a 	lsr	r10,r10,r7
80008ffe:	f6 06 09 4c 	lsl	r12,r11,r6
80009002:	18 4a       	or	r10,r12
80009004:	f6 07 0a 4b 	lsr	r11,r11,r7
80009008:	30 00       	mov	r0,0
8000900a:	c1 58       	rjmp	80009034 <__avr32_f64_div_res_subnormal+0x5e>
8000900c:	ee 06 11 20 	rsub	r6,r7,32
80009010:	f9 b0 00 00 	moveq	r0,0
80009014:	f9 bc 00 00 	moveq	r12,0
80009018:	c0 50       	breq	80009022 <__avr32_f64_div_res_subnormal+0x4c>
8000901a:	f4 06 09 40 	lsl	r0,r10,r6
8000901e:	f6 06 09 4c 	lsl	r12,r11,r6
80009022:	e6 07 0a 42 	lsr	r2,r3,r7
80009026:	30 03       	mov	r3,0
80009028:	f4 07 0a 41 	lsr	r1,r10,r7
8000902c:	18 41       	or	r1,r12
8000902e:	f6 07 0a 4a 	lsr	r10,r11,r7
80009032:	30 0b       	mov	r11,0
80009034:	e0 12 ff 00 	andl	r2,0xff00
80009038:	e8 12 00 80 	orl	r2,0x80
8000903c:	e6 08 06 46 	mulu.d	r6,r3,r8
80009040:	e4 09 07 46 	macu.d	r6,r2,r9
80009044:	e4 08 06 44 	mulu.d	r4,r2,r8
80009048:	e6 09 06 48 	mulu.d	r8,r3,r9
8000904c:	0c 05       	add	r5,r6
8000904e:	f0 07 00 48 	adc	r8,r8,r7
80009052:	5c 09       	acr	r9
80009054:	30 07       	mov	r7,0
80009056:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000905a:	00 34       	cp.w	r4,r0
8000905c:	e2 05 13 00 	cpc	r5,r1
80009060:	c4 6b       	rjmp	80008eec <__avr32_f64_div_round_subnormal>
80009062:	1c 9b       	mov	r11,lr
80009064:	e6 1b 80 00 	andh	r11,0x8000,COH
80009068:	30 0a       	mov	r10,0
8000906a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000906e:	3f fb       	mov	r11,-1
80009070:	30 0a       	mov	r10,0
80009072:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009076:	f5 eb 10 04 	or	r4,r10,r11
8000907a:	c0 90       	breq	8000908c <__avr32_f64_div_op1_zero>
8000907c:	1c 9b       	mov	r11,lr
8000907e:	e6 1b 80 00 	andh	r11,0x8000,COH
80009082:	ea 1b 7f f0 	orh	r11,0x7ff0
80009086:	30 0a       	mov	r10,0
80009088:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000908c <__avr32_f64_div_op1_zero>:
8000908c:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80009090:	ce f0       	breq	8000906e <__avr32_f64_div_res_subnormal+0x98>
80009092:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80009096:	e0 44 07 ff 	cp.w	r4,2047
8000909a:	ce 41       	brne	80009062 <__avr32_f64_div_res_subnormal+0x8c>
8000909c:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
800090a0:	ce 10       	breq	80009062 <__avr32_f64_div_res_subnormal+0x8c>
800090a2:	ce 6b       	rjmp	8000906e <__avr32_f64_div_res_subnormal+0x98>

800090a4 <__avr32_udiv64>:
800090a4:	d4 31       	pushm	r0-r7,lr
800090a6:	1a 97       	mov	r7,sp
800090a8:	20 3d       	sub	sp,12
800090aa:	10 9c       	mov	r12,r8
800090ac:	12 9e       	mov	lr,r9
800090ae:	14 93       	mov	r3,r10
800090b0:	58 09       	cp.w	r9,0
800090b2:	e0 81 00 bd 	brne	8000922c <__avr32_udiv64+0x188>
800090b6:	16 38       	cp.w	r8,r11
800090b8:	e0 88 00 40 	brls	80009138 <__avr32_udiv64+0x94>
800090bc:	f0 08 12 00 	clz	r8,r8
800090c0:	c0 d0       	breq	800090da <__avr32_udiv64+0x36>
800090c2:	f6 08 09 4b 	lsl	r11,r11,r8
800090c6:	f0 09 11 20 	rsub	r9,r8,32
800090ca:	f8 08 09 4c 	lsl	r12,r12,r8
800090ce:	f4 09 0a 49 	lsr	r9,r10,r9
800090d2:	f4 08 09 43 	lsl	r3,r10,r8
800090d6:	f3 eb 10 0b 	or	r11,r9,r11
800090da:	f8 0e 16 10 	lsr	lr,r12,0x10
800090de:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800090e2:	f6 0e 0d 00 	divu	r0,r11,lr
800090e6:	e6 0b 16 10 	lsr	r11,r3,0x10
800090ea:	00 99       	mov	r9,r0
800090ec:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800090f0:	e0 0a 02 48 	mul	r8,r0,r10
800090f4:	10 3b       	cp.w	r11,r8
800090f6:	c0 a2       	brcc	8000910a <__avr32_udiv64+0x66>
800090f8:	20 19       	sub	r9,1
800090fa:	18 0b       	add	r11,r12
800090fc:	18 3b       	cp.w	r11,r12
800090fe:	c0 63       	brcs	8000910a <__avr32_udiv64+0x66>
80009100:	10 3b       	cp.w	r11,r8
80009102:	f7 b9 03 01 	sublo	r9,1
80009106:	f7 dc e3 0b 	addcs	r11,r11,r12
8000910a:	f6 08 01 01 	sub	r1,r11,r8
8000910e:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80009112:	e2 0e 0d 00 	divu	r0,r1,lr
80009116:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000911a:	00 98       	mov	r8,r0
8000911c:	e0 0a 02 4a 	mul	r10,r0,r10
80009120:	14 33       	cp.w	r3,r10
80009122:	c0 82       	brcc	80009132 <__avr32_udiv64+0x8e>
80009124:	20 18       	sub	r8,1
80009126:	18 03       	add	r3,r12
80009128:	18 33       	cp.w	r3,r12
8000912a:	c0 43       	brcs	80009132 <__avr32_udiv64+0x8e>
8000912c:	14 33       	cp.w	r3,r10
8000912e:	f7 b8 03 01 	sublo	r8,1
80009132:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80009136:	cd f8       	rjmp	800092f4 <__avr32_udiv64+0x250>
80009138:	58 08       	cp.w	r8,0
8000913a:	c0 51       	brne	80009144 <__avr32_udiv64+0xa0>
8000913c:	30 19       	mov	r9,1
8000913e:	f2 08 0d 08 	divu	r8,r9,r8
80009142:	10 9c       	mov	r12,r8
80009144:	f8 06 12 00 	clz	r6,r12
80009148:	c0 41       	brne	80009150 <__avr32_udiv64+0xac>
8000914a:	18 1b       	sub	r11,r12
8000914c:	30 19       	mov	r9,1
8000914e:	c4 08       	rjmp	800091ce <__avr32_udiv64+0x12a>
80009150:	ec 01 11 20 	rsub	r1,r6,32
80009154:	f4 01 0a 49 	lsr	r9,r10,r1
80009158:	f8 06 09 4c 	lsl	r12,r12,r6
8000915c:	f6 06 09 48 	lsl	r8,r11,r6
80009160:	f6 01 0a 41 	lsr	r1,r11,r1
80009164:	f3 e8 10 08 	or	r8,r9,r8
80009168:	f8 03 16 10 	lsr	r3,r12,0x10
8000916c:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80009170:	e2 03 0d 00 	divu	r0,r1,r3
80009174:	f0 0b 16 10 	lsr	r11,r8,0x10
80009178:	00 9e       	mov	lr,r0
8000917a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000917e:	e0 05 02 49 	mul	r9,r0,r5
80009182:	12 3b       	cp.w	r11,r9
80009184:	c0 a2       	brcc	80009198 <__avr32_udiv64+0xf4>
80009186:	20 1e       	sub	lr,1
80009188:	18 0b       	add	r11,r12
8000918a:	18 3b       	cp.w	r11,r12
8000918c:	c0 63       	brcs	80009198 <__avr32_udiv64+0xf4>
8000918e:	12 3b       	cp.w	r11,r9
80009190:	f7 be 03 01 	sublo	lr,1
80009194:	f7 dc e3 0b 	addcs	r11,r11,r12
80009198:	12 1b       	sub	r11,r9
8000919a:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
8000919e:	f6 03 0d 02 	divu	r2,r11,r3
800091a2:	f1 e3 11 08 	or	r8,r8,r3<<0x10
800091a6:	04 99       	mov	r9,r2
800091a8:	e4 05 02 4b 	mul	r11,r2,r5
800091ac:	16 38       	cp.w	r8,r11
800091ae:	c0 a2       	brcc	800091c2 <__avr32_udiv64+0x11e>
800091b0:	20 19       	sub	r9,1
800091b2:	18 08       	add	r8,r12
800091b4:	18 38       	cp.w	r8,r12
800091b6:	c0 63       	brcs	800091c2 <__avr32_udiv64+0x11e>
800091b8:	16 38       	cp.w	r8,r11
800091ba:	f7 b9 03 01 	sublo	r9,1
800091be:	f1 dc e3 08 	addcs	r8,r8,r12
800091c2:	f4 06 09 43 	lsl	r3,r10,r6
800091c6:	f0 0b 01 0b 	sub	r11,r8,r11
800091ca:	f3 ee 11 09 	or	r9,r9,lr<<0x10
800091ce:	f8 06 16 10 	lsr	r6,r12,0x10
800091d2:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
800091d6:	f6 06 0d 00 	divu	r0,r11,r6
800091da:	e6 0b 16 10 	lsr	r11,r3,0x10
800091de:	00 9a       	mov	r10,r0
800091e0:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800091e4:	e0 0e 02 48 	mul	r8,r0,lr
800091e8:	10 3b       	cp.w	r11,r8
800091ea:	c0 a2       	brcc	800091fe <__avr32_udiv64+0x15a>
800091ec:	20 1a       	sub	r10,1
800091ee:	18 0b       	add	r11,r12
800091f0:	18 3b       	cp.w	r11,r12
800091f2:	c0 63       	brcs	800091fe <__avr32_udiv64+0x15a>
800091f4:	10 3b       	cp.w	r11,r8
800091f6:	f7 ba 03 01 	sublo	r10,1
800091fa:	f7 dc e3 0b 	addcs	r11,r11,r12
800091fe:	f6 08 01 01 	sub	r1,r11,r8
80009202:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80009206:	e2 06 0d 00 	divu	r0,r1,r6
8000920a:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000920e:	00 98       	mov	r8,r0
80009210:	e0 0e 02 4b 	mul	r11,r0,lr
80009214:	16 33       	cp.w	r3,r11
80009216:	c0 82       	brcc	80009226 <__avr32_udiv64+0x182>
80009218:	20 18       	sub	r8,1
8000921a:	18 03       	add	r3,r12
8000921c:	18 33       	cp.w	r3,r12
8000921e:	c0 43       	brcs	80009226 <__avr32_udiv64+0x182>
80009220:	16 33       	cp.w	r3,r11
80009222:	f7 b8 03 01 	sublo	r8,1
80009226:	f1 ea 11 08 	or	r8,r8,r10<<0x10
8000922a:	c6 98       	rjmp	800092fc <__avr32_udiv64+0x258>
8000922c:	16 39       	cp.w	r9,r11
8000922e:	e0 8b 00 65 	brhi	800092f8 <__avr32_udiv64+0x254>
80009232:	f2 09 12 00 	clz	r9,r9
80009236:	c0 b1       	brne	8000924c <__avr32_udiv64+0x1a8>
80009238:	10 3a       	cp.w	r10,r8
8000923a:	5f 2a       	srhs	r10
8000923c:	1c 3b       	cp.w	r11,lr
8000923e:	5f b8       	srhi	r8
80009240:	10 4a       	or	r10,r8
80009242:	f2 0a 18 00 	cp.b	r10,r9
80009246:	c5 90       	breq	800092f8 <__avr32_udiv64+0x254>
80009248:	30 18       	mov	r8,1
8000924a:	c5 98       	rjmp	800092fc <__avr32_udiv64+0x258>
8000924c:	f0 09 09 46 	lsl	r6,r8,r9
80009250:	f2 03 11 20 	rsub	r3,r9,32
80009254:	fc 09 09 4e 	lsl	lr,lr,r9
80009258:	f0 03 0a 48 	lsr	r8,r8,r3
8000925c:	f6 09 09 4c 	lsl	r12,r11,r9
80009260:	f4 03 0a 42 	lsr	r2,r10,r3
80009264:	ef 46 ff f4 	st.w	r7[-12],r6
80009268:	f6 03 0a 43 	lsr	r3,r11,r3
8000926c:	18 42       	or	r2,r12
8000926e:	f1 ee 10 0c 	or	r12,r8,lr
80009272:	f8 01 16 10 	lsr	r1,r12,0x10
80009276:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000927a:	e6 01 0d 04 	divu	r4,r3,r1
8000927e:	e4 03 16 10 	lsr	r3,r2,0x10
80009282:	08 9e       	mov	lr,r4
80009284:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80009288:	e8 06 02 48 	mul	r8,r4,r6
8000928c:	10 33       	cp.w	r3,r8
8000928e:	c0 a2       	brcc	800092a2 <__avr32_udiv64+0x1fe>
80009290:	20 1e       	sub	lr,1
80009292:	18 03       	add	r3,r12
80009294:	18 33       	cp.w	r3,r12
80009296:	c0 63       	brcs	800092a2 <__avr32_udiv64+0x1fe>
80009298:	10 33       	cp.w	r3,r8
8000929a:	f7 be 03 01 	sublo	lr,1
8000929e:	e7 dc e3 03 	addcs	r3,r3,r12
800092a2:	10 13       	sub	r3,r8
800092a4:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
800092a8:	e6 01 0d 00 	divu	r0,r3,r1
800092ac:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800092b0:	00 98       	mov	r8,r0
800092b2:	e0 06 02 46 	mul	r6,r0,r6
800092b6:	0c 3b       	cp.w	r11,r6
800092b8:	c0 a2       	brcc	800092cc <__avr32_udiv64+0x228>
800092ba:	20 18       	sub	r8,1
800092bc:	18 0b       	add	r11,r12
800092be:	18 3b       	cp.w	r11,r12
800092c0:	c0 63       	brcs	800092cc <__avr32_udiv64+0x228>
800092c2:	0c 3b       	cp.w	r11,r6
800092c4:	f7 dc e3 0b 	addcs	r11,r11,r12
800092c8:	f7 b8 03 01 	sublo	r8,1
800092cc:	f1 ee 11 08 	or	r8,r8,lr<<0x10
800092d0:	ee f4 ff f4 	ld.w	r4,r7[-12]
800092d4:	0c 1b       	sub	r11,r6
800092d6:	f0 04 06 42 	mulu.d	r2,r8,r4
800092da:	06 95       	mov	r5,r3
800092dc:	16 35       	cp.w	r5,r11
800092de:	e0 8b 00 0a 	brhi	800092f2 <__avr32_udiv64+0x24e>
800092e2:	5f 0b       	sreq	r11
800092e4:	f4 09 09 49 	lsl	r9,r10,r9
800092e8:	12 32       	cp.w	r2,r9
800092ea:	5f b9       	srhi	r9
800092ec:	f7 e9 00 09 	and	r9,r11,r9
800092f0:	c0 60       	breq	800092fc <__avr32_udiv64+0x258>
800092f2:	20 18       	sub	r8,1
800092f4:	30 09       	mov	r9,0
800092f6:	c0 38       	rjmp	800092fc <__avr32_udiv64+0x258>
800092f8:	30 09       	mov	r9,0
800092fa:	12 98       	mov	r8,r9
800092fc:	10 9a       	mov	r10,r8
800092fe:	12 93       	mov	r3,r9
80009300:	10 92       	mov	r2,r8
80009302:	12 9b       	mov	r11,r9
80009304:	2f dd       	sub	sp,-12
80009306:	d8 32       	popm	r0-r7,pc

80009308 <__avr32_umod64>:
80009308:	d4 31       	pushm	r0-r7,lr
8000930a:	1a 97       	mov	r7,sp
8000930c:	20 3d       	sub	sp,12
8000930e:	10 9c       	mov	r12,r8
80009310:	12 95       	mov	r5,r9
80009312:	14 9e       	mov	lr,r10
80009314:	16 91       	mov	r1,r11
80009316:	16 96       	mov	r6,r11
80009318:	58 09       	cp.w	r9,0
8000931a:	e0 81 00 81 	brne	8000941c <__avr32_umod64+0x114>
8000931e:	16 38       	cp.w	r8,r11
80009320:	e0 88 00 12 	brls	80009344 <__avr32_umod64+0x3c>
80009324:	f0 08 12 00 	clz	r8,r8
80009328:	c4 e0       	breq	800093c4 <__avr32_umod64+0xbc>
8000932a:	f6 08 09 46 	lsl	r6,r11,r8
8000932e:	f8 08 09 4c 	lsl	r12,r12,r8
80009332:	f0 0b 11 20 	rsub	r11,r8,32
80009336:	f4 08 09 4e 	lsl	lr,r10,r8
8000933a:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000933e:	f7 e6 10 06 	or	r6,r11,r6
80009342:	c4 18       	rjmp	800093c4 <__avr32_umod64+0xbc>
80009344:	58 08       	cp.w	r8,0
80009346:	c0 51       	brne	80009350 <__avr32_umod64+0x48>
80009348:	30 19       	mov	r9,1
8000934a:	f2 08 0d 08 	divu	r8,r9,r8
8000934e:	10 9c       	mov	r12,r8
80009350:	f8 08 12 00 	clz	r8,r12
80009354:	c0 31       	brne	8000935a <__avr32_umod64+0x52>
80009356:	18 16       	sub	r6,r12
80009358:	c3 68       	rjmp	800093c4 <__avr32_umod64+0xbc>
8000935a:	f0 03 11 20 	rsub	r3,r8,32
8000935e:	f4 03 0a 4b 	lsr	r11,r10,r3
80009362:	f8 08 09 4c 	lsl	r12,r12,r8
80009366:	ec 08 09 49 	lsl	r9,r6,r8
8000936a:	ec 03 0a 43 	lsr	r3,r6,r3
8000936e:	f7 e9 10 09 	or	r9,r11,r9
80009372:	f8 05 16 10 	lsr	r5,r12,0x10
80009376:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000937a:	e6 05 0d 02 	divu	r2,r3,r5
8000937e:	f2 0e 16 10 	lsr	lr,r9,0x10
80009382:	ec 02 02 4b 	mul	r11,r6,r2
80009386:	fd e3 11 0e 	or	lr,lr,r3<<0x10
8000938a:	16 3e       	cp.w	lr,r11
8000938c:	c0 72       	brcc	8000939a <__avr32_umod64+0x92>
8000938e:	18 0e       	add	lr,r12
80009390:	18 3e       	cp.w	lr,r12
80009392:	c0 43       	brcs	8000939a <__avr32_umod64+0x92>
80009394:	16 3e       	cp.w	lr,r11
80009396:	fd dc e3 0e 	addcs	lr,lr,r12
8000939a:	fc 0b 01 03 	sub	r3,lr,r11
8000939e:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
800093a2:	e6 05 0d 02 	divu	r2,r3,r5
800093a6:	f3 e3 11 09 	or	r9,r9,r3<<0x10
800093aa:	a5 36       	mul	r6,r2
800093ac:	0c 39       	cp.w	r9,r6
800093ae:	c0 72       	brcc	800093bc <__avr32_umod64+0xb4>
800093b0:	18 09       	add	r9,r12
800093b2:	18 39       	cp.w	r9,r12
800093b4:	c0 43       	brcs	800093bc <__avr32_umod64+0xb4>
800093b6:	0c 39       	cp.w	r9,r6
800093b8:	f3 dc e3 09 	addcs	r9,r9,r12
800093bc:	f2 06 01 06 	sub	r6,r9,r6
800093c0:	f4 08 09 4e 	lsl	lr,r10,r8
800093c4:	f8 0a 16 10 	lsr	r10,r12,0x10
800093c8:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800093cc:	ec 0a 0d 02 	divu	r2,r6,r10
800093d0:	fc 09 16 10 	lsr	r9,lr,0x10
800093d4:	ea 02 02 4b 	mul	r11,r5,r2
800093d8:	f3 e3 11 09 	or	r9,r9,r3<<0x10
800093dc:	16 39       	cp.w	r9,r11
800093de:	c0 72       	brcc	800093ec <__avr32_umod64+0xe4>
800093e0:	18 09       	add	r9,r12
800093e2:	18 39       	cp.w	r9,r12
800093e4:	c0 43       	brcs	800093ec <__avr32_umod64+0xe4>
800093e6:	16 39       	cp.w	r9,r11
800093e8:	f3 dc e3 09 	addcs	r9,r9,r12
800093ec:	f2 0b 01 0b 	sub	r11,r9,r11
800093f0:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800093f4:	f6 0a 0d 0a 	divu	r10,r11,r10
800093f8:	fd eb 11 0e 	or	lr,lr,r11<<0x10
800093fc:	ea 0a 02 4a 	mul	r10,r5,r10
80009400:	14 3e       	cp.w	lr,r10
80009402:	c0 72       	brcc	80009410 <__avr32_umod64+0x108>
80009404:	18 0e       	add	lr,r12
80009406:	18 3e       	cp.w	lr,r12
80009408:	c0 43       	brcs	80009410 <__avr32_umod64+0x108>
8000940a:	14 3e       	cp.w	lr,r10
8000940c:	fd dc e3 0e 	addcs	lr,lr,r12
80009410:	fc 0a 01 0a 	sub	r10,lr,r10
80009414:	30 0b       	mov	r11,0
80009416:	f4 08 0a 4a 	lsr	r10,r10,r8
8000941a:	c7 b8       	rjmp	80009510 <__avr32_umod64+0x208>
8000941c:	16 39       	cp.w	r9,r11
8000941e:	e0 8b 00 79 	brhi	80009510 <__avr32_umod64+0x208>
80009422:	f2 09 12 00 	clz	r9,r9
80009426:	c1 21       	brne	8000944a <__avr32_umod64+0x142>
80009428:	10 3a       	cp.w	r10,r8
8000942a:	5f 2b       	srhs	r11
8000942c:	0a 31       	cp.w	r1,r5
8000942e:	5f ba       	srhi	r10
80009430:	f7 ea 10 0a 	or	r10,r11,r10
80009434:	f2 0a 18 00 	cp.b	r10,r9
80009438:	c0 60       	breq	80009444 <__avr32_umod64+0x13c>
8000943a:	fc 08 01 0c 	sub	r12,lr,r8
8000943e:	e2 05 01 46 	sbc	r6,r1,r5
80009442:	18 9e       	mov	lr,r12
80009444:	0c 9b       	mov	r11,r6
80009446:	1c 9a       	mov	r10,lr
80009448:	c6 48       	rjmp	80009510 <__avr32_umod64+0x208>
8000944a:	ea 09 09 4c 	lsl	r12,r5,r9
8000944e:	f2 06 11 20 	rsub	r6,r9,32
80009452:	f6 09 09 4b 	lsl	r11,r11,r9
80009456:	f0 09 09 42 	lsl	r2,r8,r9
8000945a:	ef 46 ff f4 	st.w	r7[-12],r6
8000945e:	f0 06 0a 48 	lsr	r8,r8,r6
80009462:	18 48       	or	r8,r12
80009464:	e2 06 0a 4c 	lsr	r12,r1,r6
80009468:	f4 09 09 43 	lsl	r3,r10,r9
8000946c:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80009470:	f4 06 0a 4a 	lsr	r10,r10,r6
80009474:	16 4a       	or	r10,r11
80009476:	f0 0b 16 10 	lsr	r11,r8,0x10
8000947a:	f8 0b 0d 04 	divu	r4,r12,r11
8000947e:	f4 0c 16 10 	lsr	r12,r10,0x10
80009482:	08 91       	mov	r1,r4
80009484:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
80009488:	e8 0e 02 46 	mul	r6,r4,lr
8000948c:	0c 3c       	cp.w	r12,r6
8000948e:	c0 a2       	brcc	800094a2 <__avr32_umod64+0x19a>
80009490:	20 11       	sub	r1,1
80009492:	10 0c       	add	r12,r8
80009494:	10 3c       	cp.w	r12,r8
80009496:	c0 63       	brcs	800094a2 <__avr32_umod64+0x19a>
80009498:	0c 3c       	cp.w	r12,r6
8000949a:	f7 b1 03 01 	sublo	r1,1
8000949e:	f9 d8 e3 0c 	addcs	r12,r12,r8
800094a2:	0c 1c       	sub	r12,r6
800094a4:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
800094a8:	f8 0b 0d 04 	divu	r4,r12,r11
800094ac:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
800094b0:	08 96       	mov	r6,r4
800094b2:	e8 0e 02 4e 	mul	lr,r4,lr
800094b6:	1c 3b       	cp.w	r11,lr
800094b8:	c0 a2       	brcc	800094cc <__avr32_umod64+0x1c4>
800094ba:	20 16       	sub	r6,1
800094bc:	10 0b       	add	r11,r8
800094be:	10 3b       	cp.w	r11,r8
800094c0:	c0 63       	brcs	800094cc <__avr32_umod64+0x1c4>
800094c2:	1c 3b       	cp.w	r11,lr
800094c4:	f7 b6 03 01 	sublo	r6,1
800094c8:	f7 d8 e3 0b 	addcs	r11,r11,r8
800094cc:	ed e1 11 01 	or	r1,r6,r1<<0x10
800094d0:	1c 1b       	sub	r11,lr
800094d2:	e2 02 06 40 	mulu.d	r0,r1,r2
800094d6:	00 9e       	mov	lr,r0
800094d8:	02 9c       	mov	r12,r1
800094da:	16 3c       	cp.w	r12,r11
800094dc:	e0 8b 00 08 	brhi	800094ec <__avr32_umod64+0x1e4>
800094e0:	5f 06       	sreq	r6
800094e2:	06 30       	cp.w	r0,r3
800094e4:	5f ba       	srhi	r10
800094e6:	ed ea 00 0a 	and	r10,r6,r10
800094ea:	c0 60       	breq	800094f6 <__avr32_umod64+0x1ee>
800094ec:	fc 02 01 04 	sub	r4,lr,r2
800094f0:	f8 08 01 4c 	sbc	r12,r12,r8
800094f4:	08 9e       	mov	lr,r4
800094f6:	e6 0e 01 0a 	sub	r10,r3,lr
800094fa:	f6 0c 01 4c 	sbc	r12,r11,r12
800094fe:	ee f1 ff f4 	ld.w	r1,r7[-12]
80009502:	f8 09 0a 4b 	lsr	r11,r12,r9
80009506:	f4 09 0a 4a 	lsr	r10,r10,r9
8000950a:	f8 01 09 4c 	lsl	r12,r12,r1
8000950e:	18 4a       	or	r10,r12
80009510:	2f dd       	sub	sp,-12
80009512:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80009600 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80009600:	c0 08       	rjmp	80009600 <_evba>
	...

80009604 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80009604:	c0 08       	rjmp	80009604 <_handle_TLB_Multiple_Hit>
	...

80009608 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80009608:	c0 08       	rjmp	80009608 <_handle_Bus_Error_Data_Fetch>
	...

8000960c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000960c:	c0 08       	rjmp	8000960c <_handle_Bus_Error_Instruction_Fetch>
	...

80009610 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80009610:	c0 08       	rjmp	80009610 <_handle_NMI>
	...

80009614 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80009614:	c0 08       	rjmp	80009614 <_handle_Instruction_Address>
	...

80009618 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80009618:	c0 08       	rjmp	80009618 <_handle_ITLB_Protection>
	...

8000961c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000961c:	c0 08       	rjmp	8000961c <_handle_Breakpoint>
	...

80009620 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80009620:	c0 08       	rjmp	80009620 <_handle_Illegal_Opcode>
	...

80009624 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80009624:	c0 08       	rjmp	80009624 <_handle_Unimplemented_Instruction>
	...

80009628 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80009628:	c0 08       	rjmp	80009628 <_handle_Privilege_Violation>
	...

8000962c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000962c:	c0 08       	rjmp	8000962c <_handle_Floating_Point>
	...

80009630 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80009630:	c0 08       	rjmp	80009630 <_handle_Coprocessor_Absent>
	...

80009634 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80009634:	c0 08       	rjmp	80009634 <_handle_Data_Address_Read>
	...

80009638 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80009638:	c0 08       	rjmp	80009638 <_handle_Data_Address_Write>
	...

8000963c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000963c:	c0 08       	rjmp	8000963c <_handle_DTLB_Protection_Read>
	...

80009640 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80009640:	c0 08       	rjmp	80009640 <_handle_DTLB_Protection_Write>
	...

80009644 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80009644:	c0 08       	rjmp	80009644 <_handle_DTLB_Modified>
	...

80009650 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80009650:	c0 08       	rjmp	80009650 <_handle_ITLB_Miss>
	...

80009660 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80009660:	c0 08       	rjmp	80009660 <_handle_DTLB_Miss_Read>
	...

80009670 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80009670:	c0 08       	rjmp	80009670 <_handle_DTLB_Miss_Write>
	...

80009700 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80009700:	c0 08       	rjmp	80009700 <_handle_Supervisor_Call>
80009702:	d7 03       	nop

80009704 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009704:	30 0c       	mov	r12,0
80009706:	fe b0 c8 55 	rcall	800027b0 <_get_interrupt_handler>
8000970a:	58 0c       	cp.w	r12,0
8000970c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009710:	d6 03       	rete

80009712 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009712:	30 1c       	mov	r12,1
80009714:	fe b0 c8 4e 	rcall	800027b0 <_get_interrupt_handler>
80009718:	58 0c       	cp.w	r12,0
8000971a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000971e:	d6 03       	rete

80009720 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009720:	30 2c       	mov	r12,2
80009722:	fe b0 c8 47 	rcall	800027b0 <_get_interrupt_handler>
80009726:	58 0c       	cp.w	r12,0
80009728:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000972c:	d6 03       	rete

8000972e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000972e:	30 3c       	mov	r12,3
80009730:	fe b0 c8 40 	rcall	800027b0 <_get_interrupt_handler>
80009734:	58 0c       	cp.w	r12,0
80009736:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000973a:	d6 03       	rete
8000973c:	d7 03       	nop
8000973e:	d7 03       	nop
80009740:	d7 03       	nop
80009742:	d7 03       	nop
80009744:	d7 03       	nop
80009746:	d7 03       	nop
80009748:	d7 03       	nop
8000974a:	d7 03       	nop
8000974c:	d7 03       	nop
8000974e:	d7 03       	nop
80009750:	d7 03       	nop
80009752:	d7 03       	nop
80009754:	d7 03       	nop
80009756:	d7 03       	nop
80009758:	d7 03       	nop
8000975a:	d7 03       	nop
8000975c:	d7 03       	nop
8000975e:	d7 03       	nop
80009760:	d7 03       	nop
80009762:	d7 03       	nop
80009764:	d7 03       	nop
80009766:	d7 03       	nop
80009768:	d7 03       	nop
8000976a:	d7 03       	nop
8000976c:	d7 03       	nop
8000976e:	d7 03       	nop
80009770:	d7 03       	nop
80009772:	d7 03       	nop
80009774:	d7 03       	nop
80009776:	d7 03       	nop
80009778:	d7 03       	nop
8000977a:	d7 03       	nop
8000977c:	d7 03       	nop
8000977e:	d7 03       	nop
80009780:	d7 03       	nop
80009782:	d7 03       	nop
80009784:	d7 03       	nop
80009786:	d7 03       	nop
80009788:	d7 03       	nop
8000978a:	d7 03       	nop
8000978c:	d7 03       	nop
8000978e:	d7 03       	nop
80009790:	d7 03       	nop
80009792:	d7 03       	nop
80009794:	d7 03       	nop
80009796:	d7 03       	nop
80009798:	d7 03       	nop
8000979a:	d7 03       	nop
8000979c:	d7 03       	nop
8000979e:	d7 03       	nop
800097a0:	d7 03       	nop
800097a2:	d7 03       	nop
800097a4:	d7 03       	nop
800097a6:	d7 03       	nop
800097a8:	d7 03       	nop
800097aa:	d7 03       	nop
800097ac:	d7 03       	nop
800097ae:	d7 03       	nop
800097b0:	d7 03       	nop
800097b2:	d7 03       	nop
800097b4:	d7 03       	nop
800097b6:	d7 03       	nop
800097b8:	d7 03       	nop
800097ba:	d7 03       	nop
800097bc:	d7 03       	nop
800097be:	d7 03       	nop
800097c0:	d7 03       	nop
800097c2:	d7 03       	nop
800097c4:	d7 03       	nop
800097c6:	d7 03       	nop
800097c8:	d7 03       	nop
800097ca:	d7 03       	nop
800097cc:	d7 03       	nop
800097ce:	d7 03       	nop
800097d0:	d7 03       	nop
800097d2:	d7 03       	nop
800097d4:	d7 03       	nop
800097d6:	d7 03       	nop
800097d8:	d7 03       	nop
800097da:	d7 03       	nop
800097dc:	d7 03       	nop
800097de:	d7 03       	nop
800097e0:	d7 03       	nop
800097e2:	d7 03       	nop
800097e4:	d7 03       	nop
800097e6:	d7 03       	nop
800097e8:	d7 03       	nop
800097ea:	d7 03       	nop
800097ec:	d7 03       	nop
800097ee:	d7 03       	nop
800097f0:	d7 03       	nop
800097f2:	d7 03       	nop
800097f4:	d7 03       	nop
800097f6:	d7 03       	nop
800097f8:	d7 03       	nop
800097fa:	d7 03       	nop
800097fc:	d7 03       	nop
800097fe:	d7 03       	nop
