
*** Running vivado
    with args -log div_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source div_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 523.313 ; gain = 0.000
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [c:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (36#1) [c:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 523.313 ; gain = 0.000
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 523.313 ; gain = 0.000
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.351 . Memory (MB): peak = 1150.023 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1150.023 ; gain = 626.711
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1150.023 ; gain = 626.711
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1150.023 ; gain = 626.711
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1150.023 ; gain = 626.711
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1150.023 ; gain = 626.711
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1738.906 ; gain = 1215.594
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1754.055 ; gain = 1230.742
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1766.203 ; gain = 1242.891
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1766.203 ; gain = 1242.891
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1766.203 ; gain = 1242.891
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1766.203 ; gain = 1242.891
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1766.203 ; gain = 1242.891
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1766.203 ; gain = 1242.891
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1766.203 ; gain = 1242.891

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |CARRY8            |    18|
|2     |DSP48E1           |     5|
|3     |DSP_ALU           |     1|
|4     |DSP_ALU_1         |     1|
|5     |DSP_ALU_2         |     5|
|6     |DSP_A_B_DATA      |     6|
|7     |DSP_A_B_DATA_1    |     1|
|8     |DSP_C_DATA        |     2|
|9     |DSP_C_DATA_1      |     5|
|10    |DSP_MULTIPLIER    |     7|
|11    |DSP_M_DATA        |     7|
|12    |DSP_OUTPUT        |     2|
|13    |DSP_OUTPUT_1      |     5|
|14    |DSP_PREADD        |     7|
|15    |DSP_PREADD_DATA   |     2|
|16    |DSP_PREADD_DATA_1 |     5|
|17    |LUT1              |    84|
|18    |LUT2              |   128|
|19    |LUT3              |   200|
|20    |LUT4              |    52|
|21    |LUT5              |    95|
|22    |LUT6              |    50|
|23    |MUXCY             |    51|
|24    |RAMB16            |     1|
|25    |SRL16E            |   123|
|26    |SRLC32E           |     1|
|27    |XORCY             |    40|
|28    |FDE               |    10|
|29    |FDRE              |  1014|
+------+------------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1766.203 ; gain = 1242.891
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 1792.910 ; gain = 1269.598
