G:\lattice\radiant\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple   -part iCE40UP5K  -package SG48  -grade High-Performance_1.2V    -software Radiant -maxfan 1000 -RWCheckOnRam 0 -pipe -fixgatedclocks 0 -fixgeneratedclocks 0 -summaryfile C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\synlog\report\DDS_simple_DDS_simple_fpga_mapper.xml  -top_level_module  top  -flow mapping  -multisrs  -ovm  C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.vm   -autoconstraint  -freq 1.000   C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\synwork\DDS_simple_DDS_simple_prem.srd  -sap  C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.sap  -otap  C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.tap  -omap  C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.map  -devicelib  G:\lattice\radiant\synpbase\lib\generic\ice40up.v  -sap  C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.sap  -ologparam  C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\syntmp\DDS_simple_DDS_simple.plg  -osyn  C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\DDS_simple_DDS_simple.srm  -prjdir  C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\  -prjname  proj_1  -log  C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\synlog\DDS_simple_DDS_simple_fpga_mapper.srr  -jobname  "fpga_mapper" 
relcom:G:\lattice\radiant\synpbase\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\DDS_simple -part iCE40UP5K -package SG48 -grade High-Performance_1.2V -software Radiant -maxfan 1000 -RWCheckOnRam 0 -pipe -fixgatedclocks 0 -fixgeneratedclocks 0 -summaryfile ..\synlog\report\DDS_simple_DDS_simple_fpga_mapper.xml -top_level_module top -flow mapping -multisrs -ovm ..\DDS_simple_DDS_simple.vm -autoconstraint -freq 1.000 ..\synwork\DDS_simple_DDS_simple_prem.srd -sap ..\DDS_simple_DDS_simple.sap -otap ..\DDS_simple_DDS_simple.tap -omap ..\DDS_simple_DDS_simple.map -devicelib G:\lattice\radiant\synpbase\lib\generic\ice40up.v -sap ..\DDS_simple_DDS_simple.sap -ologparam DDS_simple_DDS_simple.plg -osyn ..\DDS_simple_DDS_simple.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\DDS_simple_DDS_simple_fpga_mapper.srr -jobname "fpga_mapper"
rc:1 success:1 runtime:13
file:..\DDS_simple_DDS_simple.vm|io:o|time:1644491450|size:402837|exec:0|csum:
file:..\synwork\DDS_simple_DDS_simple_prem.srd|io:i|time:1644491438|size:109675|exec:0|csum:D759454CD9096BDCA404C19E3B57A8C1
file:..\DDS_simple_DDS_simple.sap|io:o|time:1644491438|size:1979|exec:0|csum:
file:..\DDS_simple_DDS_simple.tap|io:o|time:0|size:0|exec:0|csum:
file:..\DDS_simple_DDS_simple.map|io:o|time:1644491451|size:28|exec:0|csum:
file:G:\lattice\radiant\synpbase\lib\generic\ice40up.v|io:i|time:1513353490|size:26426|exec:0|csum:D4C61525392CB516CD39E101EC31BE6D
file:..\DDS_simple_DDS_simple.sap|io:o|time:1644491438|size:1979|exec:0|csum:
file:DDS_simple_DDS_simple.plg|io:o|time:1644491451|size:881|exec:0|csum:
file:..\DDS_simple_DDS_simple.srm|io:o|time:1644491450|size:29790|exec:0|csum:
file:..\synlog\DDS_simple_DDS_simple_fpga_mapper.srr|io:o|time:1644491451|size:126128|exec:0|csum:
file:G:\lattice\radiant\synpbase\bin64\m_generic.exe|io:i|time:1513353474|size:32437760|exec:1|csum:F6CCE1F94AE5EA67BEB5D7E03972A1B1
