Adder: 4 A B Cin Sum Cout
Symbol table:
Name                                     Bin Type  Width  Slots  Index Depend Info
FullAdder                                Int UInt      1      1     47I     -1  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 47:33]
FullAdder._io_cout_T                     Int UInt      1      1     43I     30  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 28:22]
FullAdder._io_cout_T_1                   Int UInt      1      1     11I     68  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 28:34]
FullAdder._io_sum_T                      Int UInt      1      1     10I     76  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 23:21]
FullAdder.a_and_b                        Int UInt      1      1     40I     29  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 25:22]
FullAdder.a_and_cin                      Int UInt      1      1     41I     28  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 27:24]
FullAdder.a_xor_b                        Int UInt      1      1     21I     69  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 22:22]
FullAdder.b_and_cin                      Int UInt      1      1      8I     26  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 26:24]
FullAdder.io_a                           Int UInt      1      1     12I     27 
FullAdder.io_b                           Int UInt      1      1     16I     25 
FullAdder.io_cin                         Int UInt      1      1     63I     24 
FullAdder.io_cout                        Int UInt      1      1     58I     31 
FullAdder.io_sum                         Int UInt      1      1     57I     70 
FullAdder_1                              Int UInt      1      1     46I     -1  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 47:33]
FullAdder_1._io_cout_T                   Int UInt      1      1     62I     38  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 28:22]
FullAdder_1._io_cout_T_1                 Int UInt      1      1     82I     65  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 28:34]
FullAdder_1._io_sum_T                    Int UInt      1      1     44I     66  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 23:21]
FullAdder_1.a_and_b                      Int UInt      1      1     22I     22  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 25:22]
FullAdder_1.a_and_cin                    Int UInt      1      1      4I     36  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 27:24]
FullAdder_1.a_xor_b                      Int UInt      1      1     23I     23  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 22:22]
FullAdder_1.b_and_cin                    Int UInt      1      1     45I     37  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 26:24]
FullAdder_1.io_a                         Int UInt      1      1     76I     21 
FullAdder_1.io_b                         Int UInt      1      1     74I     20 
FullAdder_1.io_cin                       Int UInt      1      1     75I     32 
FullAdder_1.io_cout                      Int UInt      1      1     54I     39 
FullAdder_1.io_sum                       Int UInt      1      1     73I     33 
FullAdder_2                              Int UInt      1      1     50I     -1  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 47:33]
FullAdder_2._io_cout_T                   Int UInt      1      1     48I     46  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 28:22]
FullAdder_2._io_cout_T_1                 Int UInt      1      1     78I     62  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 28:34]
FullAdder_2._io_sum_T                    Int UInt      1      1     80I     63  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 23:21]
FullAdder_2.a_and_b                      Int UInt      1      1     24I     18  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 25:22]
FullAdder_2.a_and_cin                    Int UInt      1      1     81I     44  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 27:24]
FullAdder_2.a_xor_b                      Int UInt      1      1     79I     19  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 22:22]
FullAdder_2.b_and_cin                    Int UInt      1      1     28I     45  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 26:24]
FullAdder_2.io_a                         Int UInt      1      1      0I     17 
FullAdder_2.io_b                         Int UInt      1      1      1I     16 
FullAdder_2.io_cin                       Int UInt      1      1     30I     40 
FullAdder_2.io_cout                      Int UInt      1      1     72I     47 
FullAdder_2.io_sum                       Int UInt      1      1     26I     41 
FullAdder_3                              Int UInt      1      1     49I     -1  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 47:33]
FullAdder_3._io_cout_T                   Int UInt      1      1      9I     55  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 28:22]
FullAdder_3._io_cout_T_1                 Int UInt      1      1     68I     59  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 28:34]
FullAdder_3._io_sum_T                    Int UInt      1      1      6I     60  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 23:21]
FullAdder_3.a_and_b                      Int UInt      1      1     69I     14  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 25:22]
FullAdder_3.a_and_cin                    Int UInt      1      1     42I     53  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 27:24]
FullAdder_3.a_xor_b                      Int UInt      1      1     27I     15  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 22:22]
FullAdder_3.b_and_cin                    Int UInt      1      1     14I     54  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/FullAdder.scala 26:24]
FullAdder_3.io_a                         Int UInt      1      1     15I     13 
FullAdder_3.io_b                         Int UInt      1      1     19I     12 
FullAdder_3.io_cin                       Int UInt      1      1     61I     48 
FullAdder_3.io_cout                      Int UInt      1      1     31I     56 
FullAdder_3.io_sum                       Int UInt      1      1     65I     49 
_T                                       Int UInt      1      1     51I     11  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 56:24]
_T_1                                     Int UInt      1      1     77I      6  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 57:24]
_T_2                                     Int UInt      1      1     64I     10  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 56:24]
_T_3                                     Int UInt      1      1     66I      5  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 57:24]
_T_4                                     Int UInt      1      1     67I      9  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 56:24]
_T_5                                     Int UInt      1      1     71I      4  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 57:24]
_T_6                                     Int UInt      1      1     59I      8  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 56:24]
_T_7                                     Int UInt      1      1     60I      3  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 57:24]
_io_Sum_T                                Int UInt      4      1     38I     74  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 63:17]
_sum_0_T                                 Int UInt      1      1     20I     75  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 60:29]
_sum_1_T                                 Int UInt      1      1     56I     35  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 60:29]
_sum_2_T                                 Int UInt      1      1     17I     43  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 60:29]
_sum_3_T                                 Int UInt      1      1     55I     52  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 60:29]
carry_0                                  Int UInt      1      1      7I      1  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 48:19 Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 52:13]
carry_1                                  Int UInt      1      1      5I     67  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 48:19 Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 59:18]
carry_2                                  Int UInt      1      1      3I     64  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 48:19 Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 59:18]
carry_3                                  Int UInt      1      1      2I     61  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 48:19 Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 59:18]
carry_4                                  Int UInt      1      1     18I     58  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 48:19 Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 59:18]
clock                                    Int UInt      1      1     29I     -1 
clock/prev                               Int UInt      1      1     39I     -1 
io_A                                     Int UInt      4      1     53I      7 
io_B                                     Int UInt      4      1     52I      2 
io_Cin                                   Int UInt      1      1     83I      0 
io_Cout                                  Int UInt      1      1     13I     57 
io_Sum                                   Int UInt      4      1     70I     73 
io_Sum_hi                                Int UInt      2      1     25I     51  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 63:17]
io_Sum_lo                                Int UInt      2      1     37I     72  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 63:17]
reset                                    Int UInt      1      1     36I     -1 
sum_0                                    Int UInt      1      1     35I     71  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 60:29]
sum_1                                    Int UInt      1      1     34I     34  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 60:29]
sum_2                                    Int UInt      1      1     33I     42  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 60:29]
sum_3                                    Int UInt      1      1     32I     50  @[Documents/master-delft/thesis/_tywaves/Tydi-Chisel-testing-frameworks-analysis/examples/chisel-examples/src/main/Adder.scala 60:29]
-------- No static assignments -------------------------------------------------
---- WallTime: 0 ---------------------------------------------------------------
------------------------------------------------------------
Starting Treadle at Tue Jan 16 22:19:04 CET 2024 WallTime: 0
reset <= 1
In step at 0
---- step 1 started ------------------------------------------------------------
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 0 h0
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 0 h0
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 0 h0
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 0 h0
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 0 h0
FullAdder._io_cout_T <= 0 h0
FullAdder.io_cout <= 0 h0
FullAdder_1.io_cin <= 0 h0
FullAdder_1.io_sum <= 0 h0
sum_1 <= 0 h0
_sum_1_T <= 0 h0
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 0 h0
carry_1 <= 0 h0
FullAdder._io_cout_T_1 <= 0 h0
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 0 h0
io_Sum <= 0 h0
_io_Sum_T <= 0 h0
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
---- WallTime: 1 ---------------------------------------------------------------
clock <= 1
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 0 h0
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 0 h0
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 0 h0
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 0 h0
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 0 h0
FullAdder._io_cout_T <= 0 h0
FullAdder.io_cout <= 0 h0
FullAdder_1.io_cin <= 0 h0
FullAdder_1.io_sum <= 0 h0
sum_1 <= 0 h0
_sum_1_T <= 0 h0
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 0 h0
carry_1 <= 0 h0
FullAdder._io_cout_T_1 <= 0 h0
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 0 h0
io_Sum <= 0 h0
_io_Sum_T <= 0 h0
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 1 h1
-------- done combinational evaluate -------------------------------------------
---- WallTime: 6 ---------------------------------------------------------------
clock <= 0
---- Done step: 1 finished -----------------------------------------------------
In step at 6
---- step 2 started ------------------------------------------------------------
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 0 h0
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 0 h0
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 0 h0
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 0 h0
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 0 h0
FullAdder._io_cout_T <= 0 h0
FullAdder.io_cout <= 0 h0
FullAdder_1.io_cin <= 0 h0
FullAdder_1.io_sum <= 0 h0
sum_1 <= 0 h0
_sum_1_T <= 0 h0
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 0 h0
carry_1 <= 0 h0
FullAdder._io_cout_T_1 <= 0 h0
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 0 h0
io_Sum <= 0 h0
_io_Sum_T <= 0 h0
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
---- WallTime: 11 --------------------------------------------------------------
clock <= 1
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 0 h0
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 0 h0
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 0 h0
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 0 h0
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 0 h0
FullAdder._io_cout_T <= 0 h0
FullAdder.io_cout <= 0 h0
FullAdder_1.io_cin <= 0 h0
FullAdder_1.io_sum <= 0 h0
sum_1 <= 0 h0
_sum_1_T <= 0 h0
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 0 h0
carry_1 <= 0 h0
FullAdder._io_cout_T_1 <= 0 h0
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 0 h0
io_Sum <= 0 h0
_io_Sum_T <= 0 h0
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 1 h1
-------- done combinational evaluate -------------------------------------------
---- WallTime: 16 --------------------------------------------------------------
clock <= 0
---- Done step: 2 finished -----------------------------------------------------
In step at 16
---- step 3 started ------------------------------------------------------------
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 0 h0
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 0 h0
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 0 h0
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 0 h0
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 0 h0
FullAdder._io_cout_T <= 0 h0
FullAdder.io_cout <= 0 h0
FullAdder_1.io_cin <= 0 h0
FullAdder_1.io_sum <= 0 h0
sum_1 <= 0 h0
_sum_1_T <= 0 h0
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 0 h0
carry_1 <= 0 h0
FullAdder._io_cout_T_1 <= 0 h0
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 0 h0
io_Sum <= 0 h0
_io_Sum_T <= 0 h0
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
---- WallTime: 21 --------------------------------------------------------------
clock <= 1
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 0 h0
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 0 h0
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 0 h0
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 0 h0
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 0 h0
FullAdder._io_cout_T <= 0 h0
FullAdder.io_cout <= 0 h0
FullAdder_1.io_cin <= 0 h0
FullAdder_1.io_sum <= 0 h0
sum_1 <= 0 h0
_sum_1_T <= 0 h0
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 0 h0
carry_1 <= 0 h0
FullAdder._io_cout_T_1 <= 0 h0
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 0 h0
io_Sum <= 0 h0
_io_Sum_T <= 0 h0
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 1 h1
-------- done combinational evaluate -------------------------------------------
---- WallTime: 26 --------------------------------------------------------------
clock <= 0
---- Done step: 3 finished -----------------------------------------------------
In step at 26
---- step 4 started ------------------------------------------------------------
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 0 h0
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 0 h0
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 0 h0
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 0 h0
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 0 h0
FullAdder._io_cout_T <= 0 h0
FullAdder.io_cout <= 0 h0
FullAdder_1.io_cin <= 0 h0
FullAdder_1.io_sum <= 0 h0
sum_1 <= 0 h0
_sum_1_T <= 0 h0
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 0 h0
carry_1 <= 0 h0
FullAdder._io_cout_T_1 <= 0 h0
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 0 h0
io_Sum <= 0 h0
_io_Sum_T <= 0 h0
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
---- WallTime: 31 --------------------------------------------------------------
clock <= 1
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 0 h0
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 0 h0
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 0 h0
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 0 h0
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 0 h0
FullAdder._io_cout_T <= 0 h0
FullAdder.io_cout <= 0 h0
FullAdder_1.io_cin <= 0 h0
FullAdder_1.io_sum <= 0 h0
sum_1 <= 0 h0
_sum_1_T <= 0 h0
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 0 h0
carry_1 <= 0 h0
FullAdder._io_cout_T_1 <= 0 h0
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 0 h0
io_Sum <= 0 h0
_io_Sum_T <= 0 h0
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 1 h1
-------- done combinational evaluate -------------------------------------------
---- WallTime: 36 --------------------------------------------------------------
clock <= 0
---- Done step: 4 finished -----------------------------------------------------
In step at 36
---- step 5 started ------------------------------------------------------------
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 0 h0
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 0 h0
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 0 h0
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 0 h0
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 0 h0
FullAdder._io_cout_T <= 0 h0
FullAdder.io_cout <= 0 h0
FullAdder_1.io_cin <= 0 h0
FullAdder_1.io_sum <= 0 h0
sum_1 <= 0 h0
_sum_1_T <= 0 h0
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 0 h0
carry_1 <= 0 h0
FullAdder._io_cout_T_1 <= 0 h0
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 0 h0
io_Sum <= 0 h0
_io_Sum_T <= 0 h0
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
---- WallTime: 41 --------------------------------------------------------------
clock <= 1
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 0 h0
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 0 h0
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 0 h0
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 0 h0
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 0 h0
FullAdder._io_cout_T <= 0 h0
FullAdder.io_cout <= 0 h0
FullAdder_1.io_cin <= 0 h0
FullAdder_1.io_sum <= 0 h0
sum_1 <= 0 h0
_sum_1_T <= 0 h0
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 0 h0
carry_1 <= 0 h0
FullAdder._io_cout_T_1 <= 0 h0
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 0 h0
io_Sum <= 0 h0
_io_Sum_T <= 0 h0
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 1 h1
-------- done combinational evaluate -------------------------------------------
---- WallTime: 46 --------------------------------------------------------------
clock <= 0
---- Done step: 5 finished -----------------------------------------------------
reset <= 0
io_A <= 1
io_B <= 1
io_Cin <= 0
In step at 46
---- step 6 started ------------------------------------------------------------
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 2 h2
io_Sum <= 2 h2
_io_Sum_T <= 2 h2
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
---- WallTime: 51 --------------------------------------------------------------
clock <= 1
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 2 h2
io_Sum <= 2 h2
_io_Sum_T <= 2 h2
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 1 h1
-------- done combinational evaluate -------------------------------------------
---- WallTime: 56 --------------------------------------------------------------
clock <= 0
---- Done step: 6 finished -----------------------------------------------------
peeking io_Sum on stale circuit, refreshing START
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 2 h2
io_Sum <= 2 h2
_io_Sum_T <= 2 h2
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
peeking io_Sum on stale circuit, refreshing DONE
io_A <= 1
io_B <= 1
io_Cin <= 1
In step at 56
---- step 7 started ------------------------------------------------------------
-------- combinational evaluate ------------------------------------------------
carry_0 <= 1 h1
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 1 h1
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 1 h1
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 1 h1
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 1 h1
sum_0 <= 1 h1
io_Sum_lo <= 3 h3
io_Sum <= 3 h3
_io_Sum_T <= 3 h3
_sum_0_T <= 1 h1
FullAdder._io_sum_T <= 1 h1
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
---- WallTime: 61 --------------------------------------------------------------
clock <= 1
-------- combinational evaluate ------------------------------------------------
carry_0 <= 1 h1
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 1 h1
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 1 h1
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 1 h1
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 1 h1
sum_0 <= 1 h1
io_Sum_lo <= 3 h3
io_Sum <= 3 h3
_io_Sum_T <= 3 h3
_sum_0_T <= 1 h1
FullAdder._io_sum_T <= 1 h1
clock/prev <= 1 h1
-------- done combinational evaluate -------------------------------------------
---- WallTime: 66 --------------------------------------------------------------
clock <= 0
---- Done step: 7 finished -----------------------------------------------------
peeking io_Sum on stale circuit, refreshing START
-------- combinational evaluate ------------------------------------------------
carry_0 <= 1 h1
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 1 h1
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 1 h1
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 1 h1
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 1 h1
sum_0 <= 1 h1
io_Sum_lo <= 3 h3
io_Sum <= 3 h3
_io_Sum_T <= 3 h3
_sum_0_T <= 1 h1
FullAdder._io_sum_T <= 1 h1
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
peeking io_Sum on stale circuit, refreshing DONE
io_A <= 1
io_B <= 9
io_Cin <= 0
In step at 66
---- step 8 started ------------------------------------------------------------
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 1 h1
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 1 h1
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 1 h1
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 1 h1
sum_3 <= 1 h1
io_Sum_hi <= 2 h2
_sum_3_T <= 1 h1
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 1 h1
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 2 h2
io_Sum <= 10 ha
_io_Sum_T <= 10 ha
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
---- WallTime: 71 --------------------------------------------------------------
clock <= 1
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 1 h1
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 1 h1
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 1 h1
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 1 h1
sum_3 <= 1 h1
io_Sum_hi <= 2 h2
_sum_3_T <= 1 h1
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 1 h1
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 2 h2
io_Sum <= 10 ha
_io_Sum_T <= 10 ha
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 1 h1
-------- done combinational evaluate -------------------------------------------
---- WallTime: 76 --------------------------------------------------------------
clock <= 0
---- Done step: 8 finished -----------------------------------------------------
peeking io_Sum on stale circuit, refreshing START
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 1 h1
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 1 h1
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 1 h1
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 1 h1
sum_3 <= 1 h1
io_Sum_hi <= 2 h2
_sum_3_T <= 1 h1
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 1 h1
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 2 h2
io_Sum <= 10 ha
_io_Sum_T <= 10 ha
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
peeking io_Sum on stale circuit, refreshing DONE
io_A <= 1
io_B <= 9
io_Cin <= 1
In step at 76
---- step 9 started ------------------------------------------------------------
-------- combinational evaluate ------------------------------------------------
carry_0 <= 1 h1
_T_7 <= 1 h1
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 1 h1
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 1 h1
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 1 h1
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 1 h1
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 1 h1
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 1 h1
sum_3 <= 1 h1
io_Sum_hi <= 2 h2
_sum_3_T <= 1 h1
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 1 h1
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 1 h1
sum_0 <= 1 h1
io_Sum_lo <= 3 h3
io_Sum <= 11 hb
_io_Sum_T <= 11 hb
_sum_0_T <= 1 h1
FullAdder._io_sum_T <= 1 h1
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
---- WallTime: 81 --------------------------------------------------------------
clock <= 1
-------- combinational evaluate ------------------------------------------------
carry_0 <= 1 h1
_T_7 <= 1 h1
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 1 h1
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 1 h1
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 1 h1
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 1 h1
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 1 h1
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 1 h1
sum_3 <= 1 h1
io_Sum_hi <= 2 h2
_sum_3_T <= 1 h1
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 1 h1
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 1 h1
sum_0 <= 1 h1
io_Sum_lo <= 3 h3
io_Sum <= 11 hb
_io_Sum_T <= 11 hb
_sum_0_T <= 1 h1
FullAdder._io_sum_T <= 1 h1
clock/prev <= 1 h1
-------- done combinational evaluate -------------------------------------------
---- WallTime: 86 --------------------------------------------------------------
clock <= 0
---- Done step: 9 finished -----------------------------------------------------
peeking io_Sum on stale circuit, refreshing START
-------- combinational evaluate ------------------------------------------------
carry_0 <= 1 h1
_T_7 <= 1 h1
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 0 h0
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 1 h1
FullAdder_3.io_a <= 0 h0
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 1 h1
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 1 h1
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 1 h1
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 1 h1
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 1 h1
sum_3 <= 1 h1
io_Sum_hi <= 2 h2
_sum_3_T <= 1 h1
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 1 h1
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 1 h1
sum_0 <= 1 h1
io_Sum_lo <= 3 h3
io_Sum <= 11 hb
_io_Sum_T <= 11 hb
_sum_0_T <= 1 h1
FullAdder._io_sum_T <= 1 h1
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
peeking io_Sum on stale circuit, refreshing DONE
io_A <= 9
io_B <= 1
io_Cin <= 0
In step at 86
---- step 10 started -----------------------------------------------------------
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 1 h1
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 1 h1
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 1 h1
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 1 h1
sum_3 <= 1 h1
io_Sum_hi <= 2 h2
_sum_3_T <= 1 h1
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 1 h1
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 2 h2
io_Sum <= 10 ha
_io_Sum_T <= 10 ha
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
---- WallTime: 91 --------------------------------------------------------------
clock <= 1
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 1 h1
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 1 h1
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 1 h1
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 1 h1
sum_3 <= 1 h1
io_Sum_hi <= 2 h2
_sum_3_T <= 1 h1
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 1 h1
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 2 h2
io_Sum <= 10 ha
_io_Sum_T <= 10 ha
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 1 h1
-------- done combinational evaluate -------------------------------------------
---- WallTime: 96 --------------------------------------------------------------
clock <= 0
---- Done step: 10 finished ----------------------------------------------------
peeking io_Sum on stale circuit, refreshing START
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 1 h1
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 1 h1
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 1 h1
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 1 h1
sum_3 <= 1 h1
io_Sum_hi <= 2 h2
_sum_3_T <= 1 h1
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 1 h1
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 2 h2
io_Sum <= 10 ha
_io_Sum_T <= 10 ha
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
peeking io_Sum on stale circuit, refreshing DONE
io_A <= 9
io_B <= 1
io_Cin <= 1
In step at 96
---- step 11 started -----------------------------------------------------------
-------- combinational evaluate ------------------------------------------------
carry_0 <= 1 h1
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 1 h1
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 1 h1
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 1 h1
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 1 h1
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 1 h1
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 1 h1
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 1 h1
sum_3 <= 1 h1
io_Sum_hi <= 2 h2
_sum_3_T <= 1 h1
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 1 h1
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 1 h1
sum_0 <= 1 h1
io_Sum_lo <= 3 h3
io_Sum <= 11 hb
_io_Sum_T <= 11 hb
_sum_0_T <= 1 h1
FullAdder._io_sum_T <= 1 h1
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
---- WallTime: 101 -------------------------------------------------------------
clock <= 1
-------- combinational evaluate ------------------------------------------------
carry_0 <= 1 h1
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 1 h1
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 1 h1
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 1 h1
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 1 h1
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 1 h1
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 1 h1
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 1 h1
sum_3 <= 1 h1
io_Sum_hi <= 2 h2
_sum_3_T <= 1 h1
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 1 h1
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 1 h1
sum_0 <= 1 h1
io_Sum_lo <= 3 h3
io_Sum <= 11 hb
_io_Sum_T <= 11 hb
_sum_0_T <= 1 h1
FullAdder._io_sum_T <= 1 h1
clock/prev <= 1 h1
-------- done combinational evaluate -------------------------------------------
---- WallTime: 106 -------------------------------------------------------------
clock <= 0
---- Done step: 11 finished ----------------------------------------------------
peeking io_Sum on stale circuit, refreshing START
-------- combinational evaluate ------------------------------------------------
carry_0 <= 1 h1
_T_7 <= 0 h0
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 1 h1
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 0 h0
FullAdder_3.io_a <= 1 h1
FullAdder_3.a_and_b <= 0 h0
FullAdder_3.a_xor_b <= 1 h1
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 1 h1
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 1 h1
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 1 h1
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 1 h1
sum_3 <= 1 h1
io_Sum_hi <= 2 h2
_sum_3_T <= 1 h1
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 0 h0
FullAdder_3.io_cout <= 0 h0
io_Cout <= 0 h0
carry_4 <= 0 h0
FullAdder_3._io_cout_T_1 <= 0 h0
FullAdder_3._io_sum_T <= 1 h1
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 1 h1
sum_0 <= 1 h1
io_Sum_lo <= 3 h3
io_Sum <= 11 hb
_io_Sum_T <= 11 hb
_sum_0_T <= 1 h1
FullAdder._io_sum_T <= 1 h1
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
peeking io_Sum on stale circuit, refreshing DONE
io_A <= 9
io_B <= 9
io_Cin <= 0
In step at 106
---- step 12 started -----------------------------------------------------------
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 1 h1
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 1 h1
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 1 h1
FullAdder_3.io_a <= 1 h1
FullAdder_3.a_and_b <= 1 h1
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 1 h1
FullAdder_3.io_cout <= 1 h1
io_Cout <= 1 h1
carry_4 <= 1 h1
FullAdder_3._io_cout_T_1 <= 1 h1
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 2 h2
io_Sum <= 2 h2
_io_Sum_T <= 2 h2
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
---- WallTime: 111 -------------------------------------------------------------
clock <= 1
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 1 h1
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 1 h1
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 1 h1
FullAdder_3.io_a <= 1 h1
FullAdder_3.a_and_b <= 1 h1
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 1 h1
FullAdder_3.io_cout <= 1 h1
io_Cout <= 1 h1
carry_4 <= 1 h1
FullAdder_3._io_cout_T_1 <= 1 h1
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 2 h2
io_Sum <= 2 h2
_io_Sum_T <= 2 h2
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 1 h1
-------- done combinational evaluate -------------------------------------------
---- WallTime: 116 -------------------------------------------------------------
clock <= 0
---- Done step: 12 finished ----------------------------------------------------
peeking io_Sum on stale circuit, refreshing START
-------- combinational evaluate ------------------------------------------------
carry_0 <= 0 h0
_T_7 <= 1 h1
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 1 h1
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 1 h1
FullAdder_3.io_a <= 1 h1
FullAdder_3.a_and_b <= 1 h1
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 0 h0
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 0 h0
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 0 h0
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 1 h1
FullAdder_3.io_cout <= 1 h1
io_Cout <= 1 h1
carry_4 <= 1 h1
FullAdder_3._io_cout_T_1 <= 1 h1
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 0 h0
sum_0 <= 0 h0
io_Sum_lo <= 2 h2
io_Sum <= 2 h2
_io_Sum_T <= 2 h2
_sum_0_T <= 0 h0
FullAdder._io_sum_T <= 0 h0
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
peeking io_Sum on stale circuit, refreshing DONE
io_A <= 9
io_B <= 9
io_Cin <= 1
In step at 116
---- step 13 started -----------------------------------------------------------
-------- combinational evaluate ------------------------------------------------
carry_0 <= 1 h1
_T_7 <= 1 h1
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 1 h1
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 1 h1
FullAdder_3.io_a <= 1 h1
FullAdder_3.a_and_b <= 1 h1
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 1 h1
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 1 h1
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 1 h1
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 1 h1
FullAdder_3.io_cout <= 1 h1
io_Cout <= 1 h1
carry_4 <= 1 h1
FullAdder_3._io_cout_T_1 <= 1 h1
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 1 h1
sum_0 <= 1 h1
io_Sum_lo <= 3 h3
io_Sum <= 3 h3
_io_Sum_T <= 3 h3
_sum_0_T <= 1 h1
FullAdder._io_sum_T <= 1 h1
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
---- WallTime: 121 -------------------------------------------------------------
clock <= 1
-------- combinational evaluate ------------------------------------------------
carry_0 <= 1 h1
_T_7 <= 1 h1
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 1 h1
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 1 h1
FullAdder_3.io_a <= 1 h1
FullAdder_3.a_and_b <= 1 h1
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 1 h1
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 1 h1
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 1 h1
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 1 h1
FullAdder_3.io_cout <= 1 h1
io_Cout <= 1 h1
carry_4 <= 1 h1
FullAdder_3._io_cout_T_1 <= 1 h1
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 1 h1
sum_0 <= 1 h1
io_Sum_lo <= 3 h3
io_Sum <= 3 h3
_io_Sum_T <= 3 h3
_sum_0_T <= 1 h1
FullAdder._io_sum_T <= 1 h1
clock/prev <= 1 h1
-------- done combinational evaluate -------------------------------------------
---- WallTime: 126 -------------------------------------------------------------
clock <= 0
---- Done step: 13 finished ----------------------------------------------------
peeking io_Sum on stale circuit, refreshing START
-------- combinational evaluate ------------------------------------------------
carry_0 <= 1 h1
_T_7 <= 1 h1
_T_5 <= 0 h0
_T_3 <= 0 h0
_T_1 <= 1 h1
_T_6 <= 1 h1
_T_4 <= 0 h0
_T_2 <= 0 h0
_T <= 1 h1
FullAdder_3.io_b <= 1 h1
FullAdder_3.io_a <= 1 h1
FullAdder_3.a_and_b <= 1 h1
FullAdder_3.a_xor_b <= 0 h0
FullAdder_2.io_b <= 0 h0
FullAdder_2.io_a <= 0 h0
FullAdder_2.a_and_b <= 0 h0
FullAdder_2.a_xor_b <= 0 h0
FullAdder_1.io_b <= 0 h0
FullAdder_1.io_a <= 0 h0
FullAdder_1.a_and_b <= 0 h0
FullAdder_1.a_xor_b <= 0 h0
FullAdder.io_cin <= 1 h1
FullAdder.io_b <= 1 h1
FullAdder.b_and_cin <= 1 h1
FullAdder.io_a <= 1 h1
FullAdder.a_and_cin <= 1 h1
FullAdder.a_and_b <= 1 h1
FullAdder._io_cout_T <= 1 h1
FullAdder.io_cout <= 1 h1
FullAdder_1.io_cin <= 1 h1
FullAdder_1.io_sum <= 1 h1
sum_1 <= 1 h1
_sum_1_T <= 1 h1
FullAdder_1.a_and_cin <= 0 h0
FullAdder_1.b_and_cin <= 0 h0
FullAdder_1._io_cout_T <= 0 h0
FullAdder_1.io_cout <= 0 h0
FullAdder_2.io_cin <= 0 h0
FullAdder_2.io_sum <= 0 h0
sum_2 <= 0 h0
_sum_2_T <= 0 h0
FullAdder_2.a_and_cin <= 0 h0
FullAdder_2.b_and_cin <= 0 h0
FullAdder_2._io_cout_T <= 0 h0
FullAdder_2.io_cout <= 0 h0
FullAdder_3.io_cin <= 0 h0
FullAdder_3.io_sum <= 0 h0
sum_3 <= 0 h0
io_Sum_hi <= 0 h0
_sum_3_T <= 0 h0
FullAdder_3.a_and_cin <= 0 h0
FullAdder_3.b_and_cin <= 0 h0
FullAdder_3._io_cout_T <= 1 h1
FullAdder_3.io_cout <= 1 h1
io_Cout <= 1 h1
carry_4 <= 1 h1
FullAdder_3._io_cout_T_1 <= 1 h1
FullAdder_3._io_sum_T <= 0 h0
carry_3 <= 0 h0
FullAdder_2._io_cout_T_1 <= 0 h0
FullAdder_2._io_sum_T <= 0 h0
carry_2 <= 0 h0
FullAdder_1._io_cout_T_1 <= 0 h0
FullAdder_1._io_sum_T <= 1 h1
carry_1 <= 1 h1
FullAdder._io_cout_T_1 <= 1 h1
FullAdder.a_xor_b <= 0 h0
FullAdder.io_sum <= 1 h1
sum_0 <= 1 h1
io_Sum_lo <= 3 h3
io_Sum <= 3 h3
_io_Sum_T <= 3 h3
_sum_0_T <= 1 h1
FullAdder._io_sum_T <= 1 h1
clock/prev <= 0 h0
-------- done combinational evaluate -------------------------------------------
peeking io_Sum on stale circuit, refreshing DONE

