// Seed: 4389482
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    output tri0  id_2,
    output tri   id_3
    , id_12,
    output wire  id_4,
    input  tri   id_5,
    output tri0  id_6,
    output wand  id_7,
    output wire  id_8,
    input  uwire id_9,
    input  tri0  id_10
);
  wire id_13;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  wand  id_2,
    input  tri   id_3,
    output uwire id_4,
    input  uwire id_5,
    output tri1  id_6
);
  wire id_8;
  assign id_0 = id_3;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_0,
      id_6,
      id_3,
      id_1,
      id_6,
      id_6,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
  wire id_9;
  wire id_10;
endmodule
