# Purpose

<!-- Not sure if we need to add any more to this. -->

This document describes the preliminary design for the RISC-V field programmable
gate array (FPGA)-based central processing unit (CPU) and Language [@pp].
