# Generated by Yosys 0.17+41 (git sha1 c525b5f91, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model tx_top
.inputs clk btnc btnu sw[0] sw[1] sw[2] sw[3] sw[4] sw[5] sw[6] sw[7]
.outputs led[0] led[1] led[2] led[3] led[4] led[5] led[6] led[7] tx_out
.names $false
.names $true
1
.names $undef
.subckt INV I=$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A O=reset_TMR_0
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3284_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A O=reset_TMR_1
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3284_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A O=reset_TMR_2
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3284_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A O=\$0\btnc_r[0:0]_TMR_0
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3285_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A O=\$0\btnc_r[0:0]_TMR_1
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3285_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A O=\$0\btnc_r[0:0]_TMR_2
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3285_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[0]_TMR_0
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3286_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[0]_TMR_1
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3286_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[0]_TMR_2
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3286_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[1]_TMR_0
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3287_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[1]_TMR_1
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3287_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[1]_TMR_2
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3287_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[2]_TMR_0
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3288_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[2]_TMR_1
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3288_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[2]_TMR_2
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3288_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[3]_TMR_0
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3289_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[3]_TMR_1
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3289_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[3]_TMR_2
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3289_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[4]_TMR_0
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3290_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[4]_TMR_1
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3290_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[4]_TMR_2
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3290_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[5]_TMR_0
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3291_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[5]_TMR_1
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3291_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[5]_TMR_2
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3291_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[6]_TMR_0
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3292_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[6]_TMR_1
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3292_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[6]_TMR_2
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3292_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[7]_TMR_0
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3293_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[7]_TMR_1
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3293_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A O=\$abc$3283$not$uart/tx_top.sv:67$4_Y[7]_TMR_2
.cname $abc$3283$auto$blifparse.cc:515:parse_blif$3293_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt BUFG I=$auto$clkbufmap.cc:262:execute$3415 O=$iopadmap$clk
.cname $auto$clkbufmap.cc:261:execute$3414
.subckt FDRE C=$iopadmap$clk CE=$true D=\$0\btnc_r[0:0]_TMR_0 Q=btnc_r_TMR_0 R=$false
.cname $auto$ff.cc:262:slice$2591_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx_top.sv:48.5-52.8|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=$iopadmap$clk CE=$true D=\$0\btnc_r[0:0]_TMR_1 Q=btnc_r_TMR_1 R=$false
.cname $auto$ff.cc:262:slice$2591_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx_top.sv:48.5-52.8|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=$iopadmap$clk CE=$true D=\$0\btnc_r[0:0]_TMR_2 Q=btnc_r_TMR_2 R=$false
.cname $auto$ff.cc:262:slice$2591_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx_top.sv:48.5-52.8|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=$iopadmap$clk CE=$true D=btnc_r_TMR_0 Q=btnc_r2_TMR_0 R=$false
.cname $auto$ff.cc:262:slice$2592_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx_top.sv:48.5-52.8|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=$iopadmap$clk CE=$true D=btnc_r_TMR_1 Q=btnc_r2_TMR_1 R=$false
.cname $auto$ff.cc:262:slice$2592_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx_top.sv:48.5-52.8|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=$iopadmap$clk CE=$true D=btnc_r_TMR_2 Q=btnc_r2_TMR_2 R=$false
.cname $auto$ff.cc:262:slice$2592_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx_top.sv:48.5-52.8|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt IBUF I=btnc O=$techmap3351$abc$3283$auto$blifparse.cc:515:parse_blif$3285.A
.cname $iopadmap$tx_top.btnc
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btnu O=$techmap3352$abc$3283$auto$blifparse.cc:515:parse_blif$3284.A
.cname $iopadmap$tx_top.btnu
.attr keep 00000000000000000000000000000001
.subckt IBUF I=clk O=$auto$clkbufmap.cc:262:execute$3415
.cname $iopadmap$tx_top.clk
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A O=led[0]
.cname $iopadmap$tx_top.led
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A O=led[1]
.cname $iopadmap$tx_top.led_1
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A O=led[2]
.cname $iopadmap$tx_top.led_2
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A O=led[3]
.cname $iopadmap$tx_top.led_3
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A O=led[4]
.cname $iopadmap$tx_top.led_4
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A O=led[5]
.cname $iopadmap$tx_top.led_5
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A O=led[6]
.cname $iopadmap$tx_top.led_6
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A O=led[7]
.cname $iopadmap$tx_top.led_7
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[0] O=$techmap3347$abc$3283$auto$blifparse.cc:515:parse_blif$3286.A
.cname $iopadmap$tx_top.sw
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[1] O=$techmap3356$abc$3283$auto$blifparse.cc:515:parse_blif$3287.A
.cname $iopadmap$tx_top.sw_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[2] O=$techmap3355$abc$3283$auto$blifparse.cc:515:parse_blif$3288.A
.cname $iopadmap$tx_top.sw_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[3] O=$techmap3354$abc$3283$auto$blifparse.cc:515:parse_blif$3289.A
.cname $iopadmap$tx_top.sw_3
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[4] O=$techmap3350$abc$3283$auto$blifparse.cc:515:parse_blif$3290.A
.cname $iopadmap$tx_top.sw_4
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[5] O=$techmap3353$abc$3283$auto$blifparse.cc:515:parse_blif$3291.A
.cname $iopadmap$tx_top.sw_5
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[6] O=$techmap3349$abc$3283$auto$blifparse.cc:515:parse_blif$3292.A
.cname $iopadmap$tx_top.sw_6
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[7] O=$techmap3348$abc$3283$auto$blifparse.cc:515:parse_blif$3293.A
.cname $iopadmap$tx_top.sw_7
.attr keep 00000000000000000000000000000001
.subckt OBUF I=\$iopadmap$tx_out_TMR_0 O=tx_out
.cname $iopadmap$tx_top.tx_out
.attr keep 00000000000000000000000000000001
.subckt debounce clk=$iopadmap$clk debounced_TMR_0=send_character_TMR_0 debounced_TMR_1=send_character_TMR_1 debounced_TMR_2=send_character_TMR_2 noisy_TMR_0=btnc_r2_TMR_0 noisy_TMR_1=btnc_r2_TMR_1 noisy_TMR_2=btnc_r2_TMR_2 reset_TMR_0=reset_TMR_0 reset_TMR_1=reset_TMR_1 reset_TMR_2=reset_TMR_2
.cname debounce_inst
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx_top.sv:55.14-60.6"
.subckt tx Din_TMR_0[0]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[0]_TMR_0 Din_TMR_0[1]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[1]_TMR_0 Din_TMR_0[2]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[2]_TMR_0 Din_TMR_0[3]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[3]_TMR_0 Din_TMR_0[4]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[4]_TMR_0 Din_TMR_0[5]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[5]_TMR_0 Din_TMR_0[6]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[6]_TMR_0 Din_TMR_0[7]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[7]_TMR_0 Din_TMR_1[0]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[0]_TMR_1 Din_TMR_1[1]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[1]_TMR_1 Din_TMR_1[2]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[2]_TMR_1 Din_TMR_1[3]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[3]_TMR_1 Din_TMR_1[4]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[4]_TMR_1 Din_TMR_1[5]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[5]_TMR_1 Din_TMR_1[6]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[6]_TMR_1 Din_TMR_1[7]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[7]_TMR_1 Din_TMR_2[0]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[0]_TMR_2 Din_TMR_2[1]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[1]_TMR_2 Din_TMR_2[2]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[2]_TMR_2 Din_TMR_2[3]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[3]_TMR_2 Din_TMR_2[4]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[4]_TMR_2 Din_TMR_2[5]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[5]_TMR_2 Din_TMR_2[6]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[6]_TMR_2 Din_TMR_2[7]=\$abc$3283$not$uart/tx_top.sv:67$4_Y[7]_TMR_2 Reset_TMR_0=reset_TMR_0 Reset_TMR_1=reset_TMR_1 Reset_TMR_2=reset_TMR_2 Send=send_character_TMR_0 Sout_TMR_0=\$iopadmap$tx_out_TMR_0 Sout_TMR_1=\$iopadmap$tx_out_TMR_1 Sout_TMR_2=\$iopadmap$tx_out_TMR_2 clk=$iopadmap$clk
.cname tx_inst
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx_top.sv:63.8-70.6"
.end

.model $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter
.inputs clk reset_TMR_0 reset_TMR_1 reset_TMR_2 increment
.outputs count_TMR_0[0] count_TMR_0[1] count_TMR_0[2] count_TMR_0[3] count_TMR_0[4] count_TMR_0[5] count_TMR_0[6] count_TMR_0[7] count_TMR_0[8] count_TMR_0[9] count_TMR_0[10] count_TMR_0[11] count_TMR_0[12] count_TMR_0[13] count_TMR_0[14] count_TMR_0[15] count_TMR_0[16] count_TMR_0[17] count_TMR_0[18] rolling_over_TMR_2 rolling_over_TMR_1 rolling_over_TMR_0 count_TMR_1[0] count_TMR_1[1] count_TMR_1[2] count_TMR_1[3] count_TMR_1[4] count_TMR_1[5] count_TMR_1[6] count_TMR_1[7] count_TMR_1[8] count_TMR_1[9] count_TMR_1[10] count_TMR_1[11] count_TMR_1[12] count_TMR_1[13] count_TMR_1[14] count_TMR_1[15] count_TMR_1[16] count_TMR_1[17] count_TMR_1[18] count_TMR_2[0] count_TMR_2[1] count_TMR_2[2] count_TMR_2[3] count_TMR_2[4] count_TMR_2[5] count_TMR_2[6] count_TMR_2[7] count_TMR_2[8] count_TMR_2[9] count_TMR_2[10] count_TMR_2[11] count_TMR_2[12] count_TMR_2[13] count_TMR_2[14] count_TMR_2[15] count_TMR_2[16] count_TMR_2[17] count_TMR_2[18]
.names $false
.names $true
1
.names $undef
.subckt LUT5 I0=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[4] I1=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[0] I2=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[1] I3=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[2] I4=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[3] O=rolling_over_TMR_0
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3235_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10000000000000000000000000000000
.subckt LUT5 I0=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[4] I1=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[0] I2=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[1] I3=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[2] I4=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[3] O=rolling_over_TMR_1
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3235_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10000000000000000000000000000000
.subckt LUT5 I0=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[4] I1=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[0] I2=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[1] I3=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[2] I4=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[3] O=rolling_over_TMR_2
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3235_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10000000000000000000000000000000
.subckt MUXF7 I0=$false I1=$false O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 S=count_TMR_0[16]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$false I1=$false O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 S=count_TMR_1[16]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$false I1=$false O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 S=count_TMR_2[16]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt LUT6 I0=count_TMR_0[0] I1=count_TMR_0[1] I2=count_TMR_0[2] I3=count_TMR_0[3] I4=count_TMR_0[4] I5=count_TMR_0[15] O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT6 I0=count_TMR_1[0] I1=count_TMR_1[1] I2=count_TMR_1[2] I3=count_TMR_1[3] I4=count_TMR_1[4] I5=count_TMR_1[15] O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT6 I0=count_TMR_2[0] I1=count_TMR_2[1] I2=count_TMR_2[2] I3=count_TMR_2[3] I4=count_TMR_2[4] I5=count_TMR_2[15] O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000100000000000000000000000000000000
.subckt MUXF7 I0=$false I1=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 S=count_TMR_0[16]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$false I1=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 S=count_TMR_1[16]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$false I1=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 S=count_TMR_2[16]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF8 I0=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 I1=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[4] S=count_TMR_0[13]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:87.13-87.52"
.subckt MUXF8 I0=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 I1=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[4] S=count_TMR_1[13]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:87.13-87.52"
.subckt MUXF8 I0=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 I1=\$abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[4] S=count_TMR_2[13]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:87.13-87.52"
.subckt LUT4 I0=count_TMR_0[5] I1=count_TMR_0[8] I2=count_TMR_0[17] I3=count_TMR_0[18] O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[0]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3237_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1000000000000000
.subckt LUT4 I0=count_TMR_1[5] I1=count_TMR_1[8] I2=count_TMR_1[17] I3=count_TMR_1[18] O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[0]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3237_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1000000000000000
.subckt LUT4 I0=count_TMR_2[5] I1=count_TMR_2[8] I2=count_TMR_2[17] I3=count_TMR_2[18] O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[0]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3237_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1000000000000000
.subckt LUT2 I0=count_TMR_0[11] I1=count_TMR_0[12] O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[1]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3238_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0001
.subckt LUT2 I0=count_TMR_1[11] I1=count_TMR_1[12] O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[1]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3238_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0001
.subckt LUT2 I0=count_TMR_2[11] I1=count_TMR_2[12] O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[1]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3238_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0001
.subckt LUT2 I0=count_TMR_0[14] I1=increment O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[2]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3239_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=count_TMR_1[14] I1=increment O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[2]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3239_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=count_TMR_2[14] I1=increment O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[2]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3239_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT4 I0=count_TMR_0[6] I1=count_TMR_0[7] I2=count_TMR_0[9] I3=count_TMR_0[10] O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[3]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3240_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0000000000000001
.subckt LUT4 I0=count_TMR_1[6] I1=count_TMR_1[7] I2=count_TMR_1[9] I3=count_TMR_1[10] O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[3]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3240_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0000000000000001
.subckt LUT4 I0=count_TMR_2[6] I1=count_TMR_2[7] I2=count_TMR_2[9] I3=count_TMR_2[10] O=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[3]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3240_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0000000000000001
.subckt LUT6 I0=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[0] I1=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[1] I2=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[2] I3=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[3] I4=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[4] I5=reset_TMR_0 O=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3241_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1111111111111111111111111111111110000000000000000000000000000000
.subckt LUT6 I0=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[0] I1=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[1] I2=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[2] I3=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[3] I4=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[4] I5=reset_TMR_1 O=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3241_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1111111111111111111111111111111110000000000000000000000000000000
.subckt LUT6 I0=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[0] I1=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[1] I2=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[2] I3=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[3] I4=\$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[4] I5=reset_TMR_2 O=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3241_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1111111111111111111111111111111110000000000000000000000000000000
.subckt INV I=count_TMR_0[0] O=\$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[0]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3242_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=count_TMR_1[0] O=\$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[0]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3242_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=count_TMR_2[0] O=\$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[0]
.cname $abc$3234$auto$blifparse.cc:515:parse_blif$3242_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[0] S[1]=count_TMR_0[1] S[2]=count_TMR_0[2] S[3]=count_TMR_0[3]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[0] S[1]=count_TMR_1[1] S[2]=count_TMR_1[2] S[3]=count_TMR_1[3]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[0] S[1]=count_TMR_2[1] S[2]=count_TMR_2[2] S[3]=count_TMR_2[3]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[0].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[4] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[5] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[6] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[7] S[0]=count_TMR_0[4] S[1]=count_TMR_0[5] S[2]=count_TMR_0[6] S[3]=count_TMR_0[7]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[4] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[5] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[6] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[7] S[0]=count_TMR_1[4] S[1]=count_TMR_1[5] S[2]=count_TMR_1[6] S[3]=count_TMR_1[7]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[4] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[5] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[6] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[7] S[0]=count_TMR_2[4] S[1]=count_TMR_2[5] S[2]=count_TMR_2[6] S[3]=count_TMR_2[7]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[1].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[8] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[9] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[10] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[11] S[0]=count_TMR_0[8] S[1]=count_TMR_0[9] S[2]=count_TMR_0[10] S[3]=count_TMR_0[11]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[8] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[9] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[10] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[11] S[0]=count_TMR_1[8] S[1]=count_TMR_1[9] S[2]=count_TMR_1[10] S[3]=count_TMR_1[11]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[8] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[9] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[10] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[11] S[0]=count_TMR_2[8] S[1]=count_TMR_2[9] S[2]=count_TMR_2[10] S[3]=count_TMR_2[11]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[2].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[12] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[13] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[14] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[15] S[0]=count_TMR_0[12] S[1]=count_TMR_0[13] S[2]=count_TMR_0[14] S[3]=count_TMR_0[15]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[12] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[13] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[14] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[15] S[0]=count_TMR_1[12] S[1]=count_TMR_1[13] S[2]=count_TMR_1[14] S[3]=count_TMR_1[15]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[12] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[13] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[14] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[15] S[0]=count_TMR_2[12] S[1]=count_TMR_2[13] S[2]=count_TMR_2[14] S[3]=count_TMR_2[15]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[3].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[15] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[16] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[17] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[18] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[19] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[16] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[17] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[18] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[19] S[0]=count_TMR_0[16] S[1]=count_TMR_0[17] S[2]=count_TMR_0[18]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[15] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[16] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[17] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[18] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[19] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[16] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[17] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[18] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[19] S[0]=count_TMR_1[16] S[1]=count_TMR_1[17] S[2]=count_TMR_1[18]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[15] CO[0]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[16] CO[1]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[17] CO[2]=\$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[18] CO[3]=\$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[19] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[16] O[1]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[17] O[2]=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[18] O[3]=\$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[19] S[0]=count_TMR_2[16] S[1]=count_TMR_2[17] S[2]=count_TMR_2[18]
.cname $auto$alumacc.cc:485:replace_alu$2155.genblk1.slice[4].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:30.18-30.25|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[0] Q=count_TMR_0[0] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3024_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[0] Q=count_TMR_1[0] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3024_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[0] Q=count_TMR_2[0] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3024_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[1] Q=count_TMR_0[1] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3025_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[1] Q=count_TMR_1[1] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3025_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[1] Q=count_TMR_2[1] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3025_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[2] Q=count_TMR_0[2] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3026_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[2] Q=count_TMR_1[2] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3026_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[2] Q=count_TMR_2[2] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3026_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[3] Q=count_TMR_0[3] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3027_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[3] Q=count_TMR_1[3] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3027_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[3] Q=count_TMR_2[3] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3027_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[4] Q=count_TMR_0[4] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3028_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[4] Q=count_TMR_1[4] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3028_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[4] Q=count_TMR_2[4] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3028_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[5] Q=count_TMR_0[5] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3029_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[5] Q=count_TMR_1[5] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3029_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[5] Q=count_TMR_2[5] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3029_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[6] Q=count_TMR_0[6] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3030_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[6] Q=count_TMR_1[6] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3030_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[6] Q=count_TMR_2[6] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3030_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[7] Q=count_TMR_0[7] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3031_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[7] Q=count_TMR_1[7] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3031_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[7] Q=count_TMR_2[7] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3031_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[8] Q=count_TMR_0[8] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3032_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[8] Q=count_TMR_1[8] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3032_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[8] Q=count_TMR_2[8] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3032_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[9] Q=count_TMR_0[9] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3033_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[9] Q=count_TMR_1[9] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3033_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[9] Q=count_TMR_2[9] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3033_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[10] Q=count_TMR_0[10] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3034_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[10] Q=count_TMR_1[10] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3034_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[10] Q=count_TMR_2[10] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3034_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[11] Q=count_TMR_0[11] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3035_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[11] Q=count_TMR_1[11] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3035_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[11] Q=count_TMR_2[11] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3035_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[12] Q=count_TMR_0[12] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3036_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[12] Q=count_TMR_1[12] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3036_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[12] Q=count_TMR_2[12] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3036_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[13] Q=count_TMR_0[13] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3037_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[13] Q=count_TMR_1[13] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3037_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[13] Q=count_TMR_2[13] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3037_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[14] Q=count_TMR_0[14] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3038_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[14] Q=count_TMR_1[14] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3038_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[14] Q=count_TMR_2[14] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3038_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[15] Q=count_TMR_0[15] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3039_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[15] Q=count_TMR_1[15] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3039_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[15] Q=count_TMR_2[15] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3039_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[16] Q=count_TMR_0[16] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3040_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[16] Q=count_TMR_1[16] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3040_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[16] Q=count_TMR_2[16] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3040_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[17] Q=count_TMR_0[17] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3041_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[17] Q=count_TMR_1[17] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3041_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[17] Q=count_TMR_2[17] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3041_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[18] Q=count_TMR_0[18] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_0
.cname $auto$ff.cc:262:slice$3042_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[18] Q=count_TMR_1[18] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_1
.cname $auto$ff.cc:262:slice$3042_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=increment D=\$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[18] Q=count_TMR_2[18] R=\$abc$3234$logic_or$uart/mod_counter.sv:27$33_Y_TMR_2
.cname $auto$ff.cc:262:slice$3042_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/mod_counter.sv:26.5-30.26|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.conn reset_TMR_0 \$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_0[5]
.conn reset_TMR_1 \$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_1[5]
.conn reset_TMR_2 \$techmap3408$abc$3234$auto$blifparse.cc:515:parse_blif$3241.A_TMR_2[5]
.conn count_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[1]
.conn count_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[1]
.conn count_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[1]
.conn count_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[2]
.conn count_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[2]
.conn count_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[2]
.conn count_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[3]
.conn count_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[3]
.conn count_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[3]
.conn count_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[4]
.conn count_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[4]
.conn count_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[4]
.conn count_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[5]
.conn count_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[5]
.conn count_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[5]
.conn count_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[6]
.conn count_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[6]
.conn count_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[6]
.conn count_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[7]
.conn count_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[7]
.conn count_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[7]
.conn count_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[8]
.conn count_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[8]
.conn count_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[8]
.conn count_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[9]
.conn count_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[9]
.conn count_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[9]
.conn count_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[10]
.conn count_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[10]
.conn count_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[10]
.conn count_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[11]
.conn count_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[11]
.conn count_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[11]
.conn count_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[12]
.conn count_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[12]
.conn count_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[12]
.conn count_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[13]
.conn count_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[13]
.conn count_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[13]
.conn count_TMR_0[14] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[14]
.conn count_TMR_1[14] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[14]
.conn count_TMR_2[14] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[14]
.conn count_TMR_0[15] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[15]
.conn count_TMR_1[15] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[15]
.conn count_TMR_2[15] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[15]
.conn count_TMR_0[16] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[16]
.conn count_TMR_1[16] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[16]
.conn count_TMR_2[16] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[16]
.conn count_TMR_0[17] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[17]
.conn count_TMR_1[17] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[17]
.conn count_TMR_2[17] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[17]
.conn count_TMR_0[18] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_0[18]
.conn count_TMR_1[18] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_1[18]
.conn count_TMR_2[18] \$auto$alumacc.cc:485:replace_alu$2155.X_TMR_2[18]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[0] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[0]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[0] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[0]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[0] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[0]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[1]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[1]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[1]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[2]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[2]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[2]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[3]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[3]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[3]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[4]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[4]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[4]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[5]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[5]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[5]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[6]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[6]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[6]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[7]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[7]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[7]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[8]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[8]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[8]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[9]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[9]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[9]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[10]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[10]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[10]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[11]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[11]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[11]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[12]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[12]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[12]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[13]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[13]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[13]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[14] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[14]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[14] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[14]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[14] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[14]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[15] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[15]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[15] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[15]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[15] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[15]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[16] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[16]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[16] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[16]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[16] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[16]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[17] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[17]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[17] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[17]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[17] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[17]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_0[18] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_0[18]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_1[18] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_1[18]
.conn \$auto$alumacc.cc:485:replace_alu$2155.CO_TMR_2[18] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.C_TMR_2[18]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[0] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[0]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[0] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[0]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[0] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[0]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[1]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[1]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[1]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[2]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[2]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[2]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[3]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[3]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[3]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[4]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[4]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[4]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[5]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[5]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[5]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[6]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[6]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[6]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[7]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[7]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[7]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[8]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[8]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[8]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[9]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[9]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[9]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[10]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[10]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[10]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[11]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[11]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[11]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[12]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[12]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[12]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[13]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[13]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[13]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[14] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[14]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[14] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[14]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[14] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[14]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[15] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[15]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[15] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[15]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[15] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[15]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[16] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[16]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[16] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[16]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[16] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[16]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[17] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[17]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[17] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[17]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[17] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[17]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_0[18] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_0[18]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_1[18] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_1[18]
.conn \$auto$alumacc.cc:485:replace_alu$2155.Y_TMR_2[18] \$auto$alumacc.cc:485:replace_alu$2155.genblk1.O_TMR_2[18]
.end

.model debounce
.inputs clk reset_TMR_0 reset_TMR_1 reset_TMR_2 noisy_TMR_0 noisy_TMR_1 noisy_TMR_2
.outputs debounced_TMR_0 debounced_TMR_1 debounced_TMR_2
.names $false
.names $true
1
.names $undef
.subckt LUT5 I0=timerDone_TMR_0 I1=cs_TMR_0[2] I2=cs_TMR_0[0] I3=reset_TMR_0 I4=noisy_TMR_0 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_0
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3244_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 00000000111101000000000000000000
.subckt LUT5 I0=timerDone_TMR_1 I1=cs_TMR_1[2] I2=cs_TMR_1[0] I3=reset_TMR_1 I4=noisy_TMR_1 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_1
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3244_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 00000000111101000000000000000000
.subckt LUT5 I0=timerDone_TMR_2 I1=cs_TMR_2[2] I2=cs_TMR_2[0] I3=reset_TMR_2 I4=noisy_TMR_2 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_2
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3244_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 00000000111101000000000000000000
.subckt LUT5 I0=timerDone_TMR_0 I1=cs_TMR_0[3] I2=cs_TMR_0[1] I3=reset_TMR_0 I4=noisy_TMR_0 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_0
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3245_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 00000000000000000000000011110100
.subckt LUT5 I0=timerDone_TMR_1 I1=cs_TMR_1[3] I2=cs_TMR_1[1] I3=reset_TMR_1 I4=noisy_TMR_1 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_1
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3245_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 00000000000000000000000011110100
.subckt LUT5 I0=timerDone_TMR_2 I1=cs_TMR_2[3] I2=cs_TMR_2[1] I3=reset_TMR_2 I4=noisy_TMR_2 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_2
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3245_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 00000000000000000000000011110100
.subckt LUT6 I0=cs_TMR_0[2] I1=timerDone_TMR_0 I2=cs_TMR_0[3] I3=cs_TMR_0[1] I4=reset_TMR_0 I5=noisy_TMR_0 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_0
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3246_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000111111111111100000000000000000000000000000000000
.subckt LUT6 I0=cs_TMR_1[2] I1=timerDone_TMR_1 I2=cs_TMR_1[3] I3=cs_TMR_1[1] I4=reset_TMR_1 I5=noisy_TMR_1 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_1
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3246_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000111111111111100000000000000000000000000000000000
.subckt LUT6 I0=cs_TMR_2[2] I1=timerDone_TMR_2 I2=cs_TMR_2[3] I3=cs_TMR_2[1] I4=reset_TMR_2 I5=noisy_TMR_2 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_2
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3246_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000111111111111100000000000000000000000000000000000
.subckt LUT6 I0=timerDone_TMR_0 I1=cs_TMR_0[3] I2=noisy_TMR_0 I3=cs_TMR_0[0] I4=cs_TMR_0[2] I5=reset_TMR_0 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_0
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3247_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1111111111111111111111111111111100001111000011110000111100001000
.subckt LUT6 I0=timerDone_TMR_1 I1=cs_TMR_1[3] I2=noisy_TMR_1 I3=cs_TMR_1[0] I4=cs_TMR_1[2] I5=reset_TMR_1 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_1
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3247_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1111111111111111111111111111111100001111000011110000111100001000
.subckt LUT6 I0=timerDone_TMR_2 I1=cs_TMR_2[3] I2=noisy_TMR_2 I3=cs_TMR_2[0] I4=cs_TMR_2[2] I5=reset_TMR_2 O=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_2
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3247_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1111111111111111111111111111111100001111000011110000111100001000
.subckt LUT3 I0=cs_TMR_0[2] I1=cs_TMR_0[3] I2=reset_TMR_0 O=clrTimer_TMR_0
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3248_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:47.26-48.41"
.param INIT 00000001
.subckt LUT3 I0=cs_TMR_1[2] I1=cs_TMR_1[3] I2=reset_TMR_1 O=clrTimer_TMR_1
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3248_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:47.26-48.41"
.param INIT 00000001
.subckt LUT3 I0=cs_TMR_2[2] I1=cs_TMR_2[3] I2=reset_TMR_2 O=clrTimer_TMR_2
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3248_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:47.26-48.41"
.param INIT 00000001
.subckt LUT3 I0=cs_TMR_0[3] I1=cs_TMR_0[1] I2=reset_TMR_0 O=debounced_TMR_0
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3249_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:47.26-48.41"
.param INIT 00001110
.subckt LUT3 I0=cs_TMR_1[3] I1=cs_TMR_1[1] I2=reset_TMR_1 O=debounced_TMR_1
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3249_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:47.26-48.41"
.param INIT 00001110
.subckt LUT3 I0=cs_TMR_2[3] I1=cs_TMR_2[1] I2=reset_TMR_2 O=debounced_TMR_2
.cname $abc$3243$auto$blifparse.cc:515:parse_blif$3249_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:47.26-48.41"
.param INIT 00001110
.subckt FDRE C=clk CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_0 Q=cs_TMR_0[0] R=$false
.cname $auto$ff.cc:262:slice$2942_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_1 Q=cs_TMR_1[0] R=$false
.cname $auto$ff.cc:262:slice$2942_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[0]_TMR_2 Q=cs_TMR_2[0] R=$false
.cname $auto$ff.cc:262:slice$2942_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_0 Q=cs_TMR_0[1] R=$false
.cname $auto$ff.cc:262:slice$2943_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_1 Q=cs_TMR_1[1] R=$false
.cname $auto$ff.cc:262:slice$2943_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[1]_TMR_2 Q=cs_TMR_2[1] R=$false
.cname $auto$ff.cc:262:slice$2943_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_0 Q=cs_TMR_0[2] R=$false
.cname $auto$ff.cc:262:slice$2944_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_1 Q=cs_TMR_1[2] R=$false
.cname $auto$ff.cc:262:slice$2944_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[2]_TMR_2 Q=cs_TMR_2[2] R=$false
.cname $auto$ff.cc:262:slice$2944_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_0 Q=cs_TMR_0[3] R=$false
.cname $auto$ff.cc:262:slice$2945_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_1 Q=cs_TMR_1[3] R=$false
.cname $auto$ff.cc:262:slice$2945_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3243$auto$fsm_map.cc:170:map_fsm$2041[3]_TMR_2 Q=cs_TMR_2[3] R=$false
.cname $auto$ff.cc:262:slice$2945_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt $paramod$af89ed8d08c8018cd41487cbf58ed920a4905fc9\mod_counter clk=clk count_TMR_0[0]=count_TMR_0[0] count_TMR_0[1]=count_TMR_0[1] count_TMR_0[2]=count_TMR_0[2] count_TMR_0[3]=count_TMR_0[3] count_TMR_0[4]=count_TMR_0[4] count_TMR_0[5]=count_TMR_0[5] count_TMR_0[6]=count_TMR_0[6] count_TMR_0[7]=count_TMR_0[7] count_TMR_0[8]=count_TMR_0[8] count_TMR_0[9]=count_TMR_0[9] count_TMR_0[10]=count_TMR_0[10] count_TMR_0[11]=count_TMR_0[11] count_TMR_0[12]=count_TMR_0[12] count_TMR_0[13]=count_TMR_0[13] count_TMR_0[14]=count_TMR_0[14] count_TMR_0[15]=count_TMR_0[15] count_TMR_0[16]=count_TMR_0[16] count_TMR_0[17]=count_TMR_0[17] count_TMR_0[18]=count_TMR_0[18] count_TMR_1[0]=count_TMR_1[0] count_TMR_1[1]=count_TMR_1[1] count_TMR_1[2]=count_TMR_1[2] count_TMR_1[3]=count_TMR_1[3] count_TMR_1[4]=count_TMR_1[4] count_TMR_1[5]=count_TMR_1[5] count_TMR_1[6]=count_TMR_1[6] count_TMR_1[7]=count_TMR_1[7] count_TMR_1[8]=count_TMR_1[8] count_TMR_1[9]=count_TMR_1[9] count_TMR_1[10]=count_TMR_1[10] count_TMR_1[11]=count_TMR_1[11] count_TMR_1[12]=count_TMR_1[12] count_TMR_1[13]=count_TMR_1[13] count_TMR_1[14]=count_TMR_1[14] count_TMR_1[15]=count_TMR_1[15] count_TMR_1[16]=count_TMR_1[16] count_TMR_1[17]=count_TMR_1[17] count_TMR_1[18]=count_TMR_1[18] count_TMR_2[0]=count_TMR_2[0] count_TMR_2[1]=count_TMR_2[1] count_TMR_2[2]=count_TMR_2[2] count_TMR_2[3]=count_TMR_2[3] count_TMR_2[4]=count_TMR_2[4] count_TMR_2[5]=count_TMR_2[5] count_TMR_2[6]=count_TMR_2[6] count_TMR_2[7]=count_TMR_2[7] count_TMR_2[8]=count_TMR_2[8] count_TMR_2[9]=count_TMR_2[9] count_TMR_2[10]=count_TMR_2[10] count_TMR_2[11]=count_TMR_2[11] count_TMR_2[12]=count_TMR_2[12] count_TMR_2[13]=count_TMR_2[13] count_TMR_2[14]=count_TMR_2[14] count_TMR_2[15]=count_TMR_2[15] count_TMR_2[16]=count_TMR_2[16] count_TMR_2[17]=count_TMR_2[17] count_TMR_2[18]=count_TMR_2[18] increment=$true reset_TMR_0=clrTimer_TMR_0 reset_TMR_1=clrTimer_TMR_1 reset_TMR_2=clrTimer_TMR_2 rolling_over_TMR_0=timerDone_TMR_0 rolling_over_TMR_1=timerDone_TMR_1 rolling_over_TMR_2=timerDone_TMR_2
.cname timer
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/debounce.sv:86.31-86.121"
.end

.model tx
.inputs clk Din_TMR_0[0] Din_TMR_0[1] Din_TMR_0[2] Din_TMR_0[3] Din_TMR_0[4] Din_TMR_0[5] Din_TMR_0[6] Din_TMR_0[7] Din_TMR_1[0] Din_TMR_1[1] Din_TMR_1[2] Din_TMR_1[3] Din_TMR_1[4] Din_TMR_1[5] Din_TMR_1[6] Din_TMR_1[7] Send Reset_TMR_0 Reset_TMR_1 Reset_TMR_2 Din_TMR_2[0] Din_TMR_2[1] Din_TMR_2[2] Din_TMR_2[3] Din_TMR_2[4] Din_TMR_2[5] Din_TMR_2[6] Din_TMR_2[7]
.outputs Sout_TMR_0 Sout_TMR_1 Sout_TMR_2 Sent_TMR_0 Sent_TMR_1 Sent_TMR_2
.names $false
.names $true
1
.names $undef
.subckt LUT6 I0=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[0] I1=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[1] I2=cs_TMR_0[1] I3=cs_TMR_0[4] I4=Send I5=Reset_TMR_0 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3251_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000011111111100000001000000010000000
.subckt LUT6 I0=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[0] I1=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[1] I2=cs_TMR_1[1] I3=cs_TMR_1[4] I4=Send I5=Reset_TMR_1 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3251_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000011111111100000001000000010000000
.subckt LUT6 I0=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[0] I1=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[1] I2=cs_TMR_2[1] I3=cs_TMR_2[4] I4=Send I5=Reset_TMR_2 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3251_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000011111111100000001000000010000000
.subckt LUT6 I0=count_TMR_0[8] I1=count_TMR_0[9] I2=count_TMR_0[11] I3=count_TMR_0[13] I4=count_TMR_0[10] I5=count_TMR_0[6] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 I0=count_TMR_1[8] I1=count_TMR_1[9] I2=count_TMR_1[11] I3=count_TMR_1[13] I4=count_TMR_1[10] I5=count_TMR_1[6] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 I0=count_TMR_2[8] I1=count_TMR_2[9] I2=count_TMR_2[11] I3=count_TMR_2[13] I4=count_TMR_2[10] I5=count_TMR_2[6] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000001000000000000000000000000000000000000000000000000
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[0] S=count_TMR_0[12]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[0] S=count_TMR_1[12]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[0] S=count_TMR_2[12]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt LUT6 I0=count_TMR_0[0] I1=count_TMR_0[1] I2=count_TMR_0[2] I3=count_TMR_0[5] I4=count_TMR_0[7] I5=count_TMR_0[3] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT6 I0=count_TMR_1[0] I1=count_TMR_1[1] I2=count_TMR_1[2] I3=count_TMR_1[5] I4=count_TMR_1[7] I5=count_TMR_1[3] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT6 I0=count_TMR_2[0] I1=count_TMR_2[1] I2=count_TMR_2[2] I3=count_TMR_2[5] I4=count_TMR_2[7] I5=count_TMR_2[3] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000100000000000000000000000000000000
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[1] S=count_TMR_0[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[1] S=count_TMR_1[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[1] S=count_TMR_2[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt LUT6 I0=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[1] I1=cs_TMR_0[2] I2=cs_TMR_0[5] I3=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[0] I4=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[1] I5=Reset_TMR_0 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3254_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000010001000111100001111000011110000
.subckt LUT6 I0=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[1] I1=cs_TMR_1[2] I2=cs_TMR_1[5] I3=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[0] I4=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[1] I5=Reset_TMR_1 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3254_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000010001000111100001111000011110000
.subckt LUT6 I0=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[1] I1=cs_TMR_2[2] I2=cs_TMR_2[5] I3=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[0] I4=\$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[1] I5=Reset_TMR_2 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3254_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000010001000111100001111000011110000
.subckt LUT4 I0=bitCount_TMR_0[3] I1=bitCount_TMR_0[0] I2=bitCount_TMR_0[2] I3=bitCount_TMR_0[1] O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[1]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3255_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0100000000000000
.subckt LUT4 I0=bitCount_TMR_1[3] I1=bitCount_TMR_1[0] I2=bitCount_TMR_1[2] I3=bitCount_TMR_1[1] O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[1]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3255_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0100000000000000
.subckt LUT4 I0=bitCount_TMR_2[3] I1=bitCount_TMR_2[0] I2=bitCount_TMR_2[2] I3=bitCount_TMR_2[1] O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[1]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3255_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0100000000000000
.subckt LUT4 I0=cs_TMR_0[0] I1=cs_TMR_0[4] I2=Send I3=Reset_TMR_0 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3256_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1111111100001110
.subckt LUT4 I0=cs_TMR_1[0] I1=cs_TMR_1[4] I2=Send I3=Reset_TMR_1 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3256_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1111111100001110
.subckt LUT4 I0=cs_TMR_2[0] I1=cs_TMR_2[4] I2=Send I3=Reset_TMR_2 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3256_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1111111100001110
.subckt LUT5 I0=cs_TMR_0[5] I1=cs_TMR_0[1] I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[2] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[3] I4=Reset_TMR_0 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3257_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 00000000000000001010110011001100
.subckt LUT5 I0=cs_TMR_1[5] I1=cs_TMR_1[1] I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[2] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[3] I4=Reset_TMR_1 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3257_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 00000000000000001010110011001100
.subckt LUT5 I0=cs_TMR_2[5] I1=cs_TMR_2[1] I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[2] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[3] I4=Reset_TMR_2 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3257_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 00000000000000001010110011001100
.subckt MUXF7 I0=$false I1=$false O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 S=count_TMR_0[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$false I1=$false O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 S=count_TMR_1[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$false I1=$false O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 S=count_TMR_2[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt LUT6 I0=count_TMR_0[0] I1=count_TMR_0[5] I2=count_TMR_0[8] I3=count_TMR_0[9] I4=count_TMR_0[10] I5=count_TMR_0[3] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 I0=count_TMR_1[0] I1=count_TMR_1[5] I2=count_TMR_1[8] I3=count_TMR_1[9] I4=count_TMR_1[10] I5=count_TMR_1[3] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 I0=count_TMR_2[0] I1=count_TMR_2[5] I2=count_TMR_2[8] I3=count_TMR_2[9] I4=count_TMR_2[10] I5=count_TMR_2[3] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000001000000000000000000000000000000000000000000000000
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 S=count_TMR_0[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 S=count_TMR_1[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$false I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 S=count_TMR_2[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF8 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[2] S=count_TMR_0[12]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:87.13-87.52"
.subckt MUXF8 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[2] S=count_TMR_1[12]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:87.13-87.52"
.subckt MUXF8 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[2] S=count_TMR_2[12]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:87.13-87.52"
.subckt LUT6 I0=count_TMR_0[1] I1=count_TMR_0[2] I2=count_TMR_0[7] I3=count_TMR_0[11] I4=count_TMR_0[13] I5=count_TMR_0[6] O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[3]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3259_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT6 I0=count_TMR_1[1] I1=count_TMR_1[2] I2=count_TMR_1[7] I3=count_TMR_1[11] I4=count_TMR_1[13] I5=count_TMR_1[6] O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[3]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3259_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT6 I0=count_TMR_2[1] I1=count_TMR_2[2] I2=count_TMR_2[7] I3=count_TMR_2[11] I4=count_TMR_2[13] I5=count_TMR_2[6] O=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[3]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3259_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000100000000000000000000000000000000
.subckt LUT5 I0=startBit_TMR_0 I1=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[1] I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[2] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[3] I4=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[7] O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3260_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10111111111111111010000000000000
.subckt LUT5 I0=startBit_TMR_1 I1=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[1] I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[2] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[3] I4=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[7] O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3260_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10111111111111111010000000000000
.subckt LUT5 I0=startBit_TMR_2 I1=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[1] I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[2] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[3] I4=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[7] O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3260_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10111111111111111010000000000000
.subckt LUT2 I0=Reset_TMR_0 I1=cs_TMR_0[2] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[7]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3261_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=Reset_TMR_1 I1=cs_TMR_1[2] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[7]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3261_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=Reset_TMR_2 I1=cs_TMR_2[2] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[7]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3261_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=Reset_TMR_0 I1=cs_TMR_0[3] O=startBit_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3262_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=Reset_TMR_1 I1=cs_TMR_1[3] O=startBit_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3262_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=Reset_TMR_2 I1=cs_TMR_2[3] O=startBit_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3262_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT5 I0=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_0[2] I1=Send I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[3] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[2] I4=startBit_TMR_0 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3263_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10001111111111111000100010001000
.subckt LUT5 I0=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_1[2] I1=Send I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[3] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[2] I4=startBit_TMR_1 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3263_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10001111111111111000100010001000
.subckt LUT5 I0=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_2[2] I1=Send I2=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[3] I3=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[2] I4=startBit_TMR_2 O=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3263_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10001111111111111000100010001000
.subckt LUT2 I0=Reset_TMR_0 I1=cs_TMR_0[0] O=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_0[2]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3264_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=Reset_TMR_1 I1=cs_TMR_1[0] O=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_1[2]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3264_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=Reset_TMR_2 I1=cs_TMR_2[0] O=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_2[2]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3264_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT3 I0=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[3] I1=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[2] I2=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_0[2] O=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3265_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:47.26-48.41"
.param INIT 11111000
.subckt LUT3 I0=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[3] I1=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[2] I2=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_1[2] O=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3265_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:47.26-48.41"
.param INIT 11111000
.subckt LUT3 I0=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[3] I1=\$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[2] I2=\$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_2[2] O=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3265_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:47.26-48.41"
.param INIT 11111000
.subckt LUT6 I0=Reset_TMR_0 I1=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[1] I2=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[2] I3=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[3] I4=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[4] I5=cs_TMR_0[3] O=clrBit_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3266_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 I0=Reset_TMR_1 I1=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[1] I2=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[2] I3=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[3] I4=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[4] I5=cs_TMR_1[3] O=clrBit_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3266_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 I0=Reset_TMR_2 I1=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[1] I2=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[2] I3=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[3] I4=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[4] I5=cs_TMR_2[3] O=clrBit_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3266_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0100000000000000000000000000000000000000000000000000000000000000
.subckt LUT6 I0=count_TMR_0[0] I1=count_TMR_0[1] I2=count_TMR_0[2] I3=count_TMR_0[5] I4=count_TMR_0[10] I5=count_TMR_0[3] O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3267_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 I0=count_TMR_1[0] I1=count_TMR_1[1] I2=count_TMR_1[2] I3=count_TMR_1[5] I4=count_TMR_1[10] I5=count_TMR_1[3] O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3267_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT6 I0=count_TMR_2[0] I1=count_TMR_2[1] I2=count_TMR_2[2] I3=count_TMR_2[5] I4=count_TMR_2[10] I5=count_TMR_2[3] O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3267_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000001000000000000000000000000000000000000000000000000
.subckt LUT2 I0=count_TMR_0[13] I1=count_TMR_0[4] O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[1]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3268_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=count_TMR_1[13] I1=count_TMR_1[4] O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[1]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3268_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=count_TMR_2[13] I1=count_TMR_2[4] O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[1]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3268_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=count_TMR_0[6] I1=count_TMR_0[12] O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[2]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3269_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 1000
.subckt LUT2 I0=count_TMR_1[6] I1=count_TMR_1[12] O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[2]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3269_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 1000
.subckt LUT2 I0=count_TMR_2[6] I1=count_TMR_2[12] O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[2]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3269_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 1000
.subckt LUT4 I0=count_TMR_0[7] I1=count_TMR_0[8] I2=count_TMR_0[9] I3=count_TMR_0[11] O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[3]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3270_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0000000000000001
.subckt LUT4 I0=count_TMR_1[7] I1=count_TMR_1[8] I2=count_TMR_1[9] I3=count_TMR_1[11] O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[3]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3270_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0000000000000001
.subckt LUT4 I0=count_TMR_2[7] I1=count_TMR_2[8] I2=count_TMR_2[9] I3=count_TMR_2[11] O=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[3]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3270_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0000000000000001
.subckt LUT5 I0=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[4] I1=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[1] I2=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[2] I3=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[3] I4=\$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_0[4] O=incBit_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3271_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10000000000000000000000000000000
.subckt LUT5 I0=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[4] I1=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[1] I2=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[2] I3=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[3] I4=\$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_1[4] O=incBit_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3271_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10000000000000000000000000000000
.subckt LUT5 I0=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[4] I1=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[1] I2=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[2] I3=\$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[3] I4=\$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_2[4] O=incBit_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3271_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:56.26-58.30"
.param INIT 10000000000000000000000000000000
.subckt LUT6 I0=bitCount_TMR_0[3] I1=bitCount_TMR_0[0] I2=bitCount_TMR_0[2] I3=bitCount_TMR_0[1] I4=cs_TMR_0[2] I5=Reset_TMR_0 O=\$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_0[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3272_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000010111111111111110000000000000000
.subckt LUT6 I0=bitCount_TMR_1[3] I1=bitCount_TMR_1[0] I2=bitCount_TMR_1[2] I3=bitCount_TMR_1[1] I4=cs_TMR_1[2] I5=Reset_TMR_1 O=\$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_1[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3272_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000010111111111111110000000000000000
.subckt LUT6 I0=bitCount_TMR_2[3] I1=bitCount_TMR_2[0] I2=bitCount_TMR_2[2] I3=bitCount_TMR_2[1] I4=cs_TMR_2[2] I5=Reset_TMR_2 O=\$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_2[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3272_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000000000000000000000000000000010111111111111110000000000000000
.subckt LUT2 I0=Reset_TMR_0 I1=cs_TMR_0[4] O=Sent_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3273_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=Reset_TMR_1 I1=cs_TMR_1[4] O=Sent_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3273_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=Reset_TMR_2 I1=cs_TMR_2[4] O=Sent_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3273_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[3] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[4] I2=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 10010110
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[3] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[4] I2=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 10010110
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[3] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[4] I2=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 10010110
.subckt MUXF7 I0=$true I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[6]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$true I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[6]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=$true I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[6]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:85.46-85.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[0] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[1] I2=bitCount_TMR_0[1] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:79.45-79.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 00110101
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[0] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[1] I2=bitCount_TMR_1[1] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:79.45-79.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 00110101
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[0] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[1] I2=bitCount_TMR_2[1] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:79.45-79.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 00110101
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[0] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[1] I2=bitCount_TMR_0[1] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 00110101
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[0] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[1] I2=bitCount_TMR_1[1] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 00110101
.subckt LUT3 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[0] I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[1] I2=bitCount_TMR_2[1] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:80.45-80.70|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 00110101
.subckt MUXF7 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[6]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[6]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF7 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[6]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux7_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:86.46-86.71|/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:81.13-81.52"
.subckt MUXF8 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_0 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_0 O=\$abc$3250$procmux$1925_Y_TMR_0 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[7]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:87.13-87.52"
.subckt MUXF8 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_1 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_1 O=\$abc$3250$procmux$1925_Y_TMR_1 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[7]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:87.13-87.52"
.subckt MUXF8 I0=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f0_TMR_2 I1=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.f1_TMR_2 O=\$abc$3250$procmux$1925_Y_TMR_2 S=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[7]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:87.13-87.52"
.subckt LUT2 I0=Din_TMR_0[0] I1=Din_TMR_0[1] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[3]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3275_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 1001
.subckt LUT2 I0=Din_TMR_1[0] I1=Din_TMR_1[1] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[3]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3275_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 1001
.subckt LUT2 I0=Din_TMR_2[0] I1=Din_TMR_2[1] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[3]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3275_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 1001
.subckt LUT2 I0=Din_TMR_0[6] I1=Din_TMR_0[7] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3276_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0110
.subckt LUT2 I0=Din_TMR_1[6] I1=Din_TMR_1[7] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3276_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0110
.subckt LUT2 I0=Din_TMR_2[6] I1=Din_TMR_2[7] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[4]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3276_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0110
.subckt LUT4 I0=Din_TMR_0[2] I1=Din_TMR_0[3] I2=Din_TMR_0[4] I3=Din_TMR_0[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[5]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3277_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0110100110010110
.subckt LUT4 I0=Din_TMR_1[2] I1=Din_TMR_1[3] I2=Din_TMR_1[4] I3=Din_TMR_1[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[5]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3277_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0110100110010110
.subckt LUT4 I0=Din_TMR_2[2] I1=Din_TMR_2[3] I2=Din_TMR_2[4] I3=Din_TMR_2[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[5]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3277_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0110100110010110
.subckt LUT2 I0=Reset_TMR_0 I1=cs_TMR_0[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[6]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3278_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=Reset_TMR_1 I1=cs_TMR_1[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[6]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3278_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT2 I0=Reset_TMR_2 I1=cs_TMR_2[5] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[6]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3278_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:43.26-44.30"
.param INIT 0100
.subckt LUT6 I0=Din_TMR_0[6] I1=Din_TMR_0[2] I2=Din_TMR_0[7] I3=Din_TMR_0[3] I4=bitCount_TMR_0[0] I5=bitCount_TMR_0[2] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[1]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3279_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000111100001111010101010101010100000000111111110011001100110011
.subckt LUT6 I0=Din_TMR_1[6] I1=Din_TMR_1[2] I2=Din_TMR_1[7] I3=Din_TMR_1[3] I4=bitCount_TMR_1[0] I5=bitCount_TMR_1[2] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[1]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3279_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000111100001111010101010101010100000000111111110011001100110011
.subckt LUT6 I0=Din_TMR_2[6] I1=Din_TMR_2[2] I2=Din_TMR_2[7] I3=Din_TMR_2[3] I4=bitCount_TMR_2[0] I5=bitCount_TMR_2[2] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[1]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3279_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000111100001111010101010101010100000000111111110011001100110011
.subckt LUT6 I0=Din_TMR_0[4] I1=Din_TMR_0[0] I2=Din_TMR_0[5] I3=Din_TMR_0[1] I4=bitCount_TMR_0[0] I5=bitCount_TMR_0[2] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[0]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3280_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000111100001111010101010101010100000000111111110011001100110011
.subckt LUT6 I0=Din_TMR_1[4] I1=Din_TMR_1[0] I2=Din_TMR_1[5] I3=Din_TMR_1[1] I4=bitCount_TMR_1[0] I5=bitCount_TMR_1[2] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[0]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3280_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000111100001111010101010101010100000000111111110011001100110011
.subckt LUT6 I0=Din_TMR_2[4] I1=Din_TMR_2[0] I2=Din_TMR_2[5] I3=Din_TMR_2[1] I4=bitCount_TMR_2[0] I5=bitCount_TMR_2[2] O=\$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[0]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3280_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0000111100001111010101010101010100000000111111110011001100110011
.subckt INV I=bitCount_TMR_0[0] O=\$auto$alumacc.cc:485:replace_alu$2161.X_TMR_0[0]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3281_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=bitCount_TMR_1[0] O=\$auto$alumacc.cc:485:replace_alu$2161.X_TMR_1[0]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3281_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=bitCount_TMR_2[0] O=\$auto$alumacc.cc:485:replace_alu$2161.X_TMR_2[0]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3281_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=count_TMR_0[0] O=\$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[0]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3282_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=count_TMR_1[0] O=\$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[0]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3282_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=count_TMR_2[0] O=\$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[0]
.cname $abc$3250$auto$blifparse.cc:515:parse_blif$3282_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[0] S[1]=count_TMR_0[1] S[2]=count_TMR_0[2] S[3]=count_TMR_0[3]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[0] S[1]=count_TMR_1[1] S[2]=count_TMR_1[2] S[3]=count_TMR_1[3]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[0] S[1]=count_TMR_2[1] S[2]=count_TMR_2[2] S[3]=count_TMR_2[3]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[0].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[4] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[5] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[6] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[7] S[0]=count_TMR_0[4] S[1]=count_TMR_0[5] S[2]=count_TMR_0[6] S[3]=count_TMR_0[7]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[4] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[5] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[6] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[7] S[0]=count_TMR_1[4] S[1]=count_TMR_1[5] S[2]=count_TMR_1[6] S[3]=count_TMR_1[7]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[4] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[5] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[6] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[7] S[0]=count_TMR_2[4] S[1]=count_TMR_2[5] S[2]=count_TMR_2[6] S[3]=count_TMR_2[7]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[1].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[8] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[9] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[10] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[11] S[0]=count_TMR_0[8] S[1]=count_TMR_0[9] S[2]=count_TMR_0[10] S[3]=count_TMR_0[11]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[8] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[9] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[10] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[11] S[0]=count_TMR_1[8] S[1]=count_TMR_1[9] S[2]=count_TMR_1[10] S[3]=count_TMR_1[11]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[8] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[9] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[10] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[11] S[0]=count_TMR_2[8] S[1]=count_TMR_2[9] S[2]=count_TMR_2[10] S[3]=count_TMR_2[11]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[2].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[12] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[13] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[14] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[15] S[0]=count_TMR_0[12] S[1]=count_TMR_0[13]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[12] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[13] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[14] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[15] S[0]=count_TMR_1[12] S[1]=count_TMR_1[13]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[12] O[1]=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[13] O[2]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[14] O[3]=\$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[15] S[0]=count_TMR_2[12] S[1]=count_TMR_2[13]
.cname $auto$alumacc.cc:485:replace_alu$2158.genblk1.slice[3].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:34.22-34.29|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_0[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_0[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_0[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_0[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2161.X_TMR_0[0] S[1]=bitCount_TMR_0[1] S[2]=bitCount_TMR_0[2] S[3]=bitCount_TMR_0[3]
.cname $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:44.25-44.37|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_1[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_1[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_1[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_1[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2161.X_TMR_1[0] S[1]=bitCount_TMR_1[1] S[2]=bitCount_TMR_1[2] S[3]=bitCount_TMR_1[3]
.cname $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:44.25-44.37|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_2[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_2[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_2[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$2161.CO_TMR_2[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[0] O[1]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[1] O[2]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[2] O[3]=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[3] S[0]=\$auto$alumacc.cc:485:replace_alu$2161.X_TMR_2[0] S[1]=bitCount_TMR_2[1] S[2]=bitCount_TMR_2[2] S[3]=bitCount_TMR_2[3]
.cname $auto$alumacc.cc:485:replace_alu$2161.genblk1.slice[0].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:44.25-44.37|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_0 Q=cs_TMR_0[0] R=$false
.cname $auto$ff.cc:262:slice$2733_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_1 Q=cs_TMR_1[0] R=$false
.cname $auto$ff.cc:262:slice$2733_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[0]_TMR_2 Q=cs_TMR_2[0] R=$false
.cname $auto$ff.cc:262:slice$2733_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_0 Q=cs_TMR_0[1] R=$false
.cname $auto$ff.cc:262:slice$2734_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_1 Q=cs_TMR_1[1] R=$false
.cname $auto$ff.cc:262:slice$2734_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[1]_TMR_2 Q=cs_TMR_2[1] R=$false
.cname $auto$ff.cc:262:slice$2734_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_0 Q=cs_TMR_0[2] R=$false
.cname $auto$ff.cc:262:slice$2735_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_1 Q=cs_TMR_1[2] R=$false
.cname $auto$ff.cc:262:slice$2735_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[2]_TMR_2 Q=cs_TMR_2[2] R=$false
.cname $auto$ff.cc:262:slice$2735_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_0 Q=cs_TMR_0[3] R=$false
.cname $auto$ff.cc:262:slice$2736_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_1 Q=cs_TMR_1[3] R=$false
.cname $auto$ff.cc:262:slice$2736_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[3]_TMR_2 Q=cs_TMR_2[3] R=$false
.cname $auto$ff.cc:262:slice$2736_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_0 Q=cs_TMR_0[4] R=$false
.cname $auto$ff.cc:262:slice$2737_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_1 Q=cs_TMR_1[4] R=$false
.cname $auto$ff.cc:262:slice$2737_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[4]_TMR_2 Q=cs_TMR_2[4] R=$false
.cname $auto$ff.cc:262:slice$2737_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_0 Q=cs_TMR_0[5] R=$false
.cname $auto$ff.cc:262:slice$2738_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_1 Q=cs_TMR_1[5] R=$false
.cname $auto$ff.cc:262:slice$2738_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$auto$fsm_map.cc:170:map_fsm$2087[5]_TMR_2 Q=cs_TMR_2[5] R=$false
.cname $auto$ff.cc:262:slice$2738_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[0] Q=count_TMR_0[0] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2742_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[0] Q=count_TMR_1[0] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2742_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[0] Q=count_TMR_2[0] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2742_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[1] Q=count_TMR_0[1] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2743_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[1] Q=count_TMR_1[1] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2743_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[1] Q=count_TMR_2[1] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2743_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[2] Q=count_TMR_0[2] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2744_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[2] Q=count_TMR_1[2] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2744_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[2] Q=count_TMR_2[2] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2744_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[3] Q=count_TMR_0[3] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2745_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[3] Q=count_TMR_1[3] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2745_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[3] Q=count_TMR_2[3] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2745_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[4] Q=count_TMR_0[4] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2746_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[4] Q=count_TMR_1[4] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2746_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[4] Q=count_TMR_2[4] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2746_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[5] Q=count_TMR_0[5] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2747_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[5] Q=count_TMR_1[5] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2747_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[5] Q=count_TMR_2[5] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2747_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[6] Q=count_TMR_0[6] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2748_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[6] Q=count_TMR_1[6] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2748_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[6] Q=count_TMR_2[6] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2748_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[7] Q=count_TMR_0[7] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2749_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[7] Q=count_TMR_1[7] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2749_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[7] Q=count_TMR_2[7] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2749_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[8] Q=count_TMR_0[8] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2750_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[8] Q=count_TMR_1[8] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2750_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[8] Q=count_TMR_2[8] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2750_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[9] Q=count_TMR_0[9] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2751_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[9] Q=count_TMR_1[9] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2751_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[9] Q=count_TMR_2[9] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2751_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[10] Q=count_TMR_0[10] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2752_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[10] Q=count_TMR_1[10] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2752_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[10] Q=count_TMR_2[10] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2752_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[11] Q=count_TMR_0[11] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2753_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[11] Q=count_TMR_1[11] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2753_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[11] Q=count_TMR_2[11] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2753_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[12] Q=count_TMR_0[12] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2754_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[12] Q=count_TMR_1[12] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2754_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[12] Q=count_TMR_2[12] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2754_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[13] Q=count_TMR_0[13] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_0
.cname $auto$ff.cc:262:slice$2755_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[13] Q=count_TMR_1[13] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_1
.cname $auto$ff.cc:262:slice$2755_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[13] Q=count_TMR_2[13] R=\$abc$3250$logic_or$uart/tx.sv:31$6_Y_TMR_2
.cname $auto$ff.cc:262:slice$2755_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:30.5-34.30|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit_TMR_0 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[0] Q=bitCount_TMR_0[0] R=clrBit_TMR_0
.cname $auto$ff.cc:262:slice$2793_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit_TMR_1 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[0] Q=bitCount_TMR_1[0] R=clrBit_TMR_1
.cname $auto$ff.cc:262:slice$2793_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit_TMR_2 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[0] Q=bitCount_TMR_2[0] R=clrBit_TMR_2
.cname $auto$ff.cc:262:slice$2793_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit_TMR_0 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[1] Q=bitCount_TMR_0[1] R=clrBit_TMR_0
.cname $auto$ff.cc:262:slice$2794_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit_TMR_1 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[1] Q=bitCount_TMR_1[1] R=clrBit_TMR_1
.cname $auto$ff.cc:262:slice$2794_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit_TMR_2 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[1] Q=bitCount_TMR_2[1] R=clrBit_TMR_2
.cname $auto$ff.cc:262:slice$2794_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit_TMR_0 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[2] Q=bitCount_TMR_0[2] R=clrBit_TMR_0
.cname $auto$ff.cc:262:slice$2795_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit_TMR_1 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[2] Q=bitCount_TMR_1[2] R=clrBit_TMR_1
.cname $auto$ff.cc:262:slice$2795_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit_TMR_2 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[2] Q=bitCount_TMR_2[2] R=clrBit_TMR_2
.cname $auto$ff.cc:262:slice$2795_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit_TMR_0 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_0[3] Q=bitCount_TMR_0[3] R=clrBit_TMR_0
.cname $auto$ff.cc:262:slice$2796_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit_TMR_1 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_1[3] Q=bitCount_TMR_1[3] R=clrBit_TMR_1
.cname $auto$ff.cc:262:slice$2796_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=incBit_TMR_2 D=\$auto$alumacc.cc:485:replace_alu$2161.Y_TMR_2[3] Q=bitCount_TMR_2[3] R=clrBit_TMR_2
.cname $auto$ff.cc:262:slice$2796_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:40.5-44.38|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$procmux$1925_Y_TMR_0 Q=Sout_TMR_0 R=startBit_TMR_0
.cname $auto$ff.cc:262:slice$2797_TMR_0
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:48.5-56.23|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$procmux$1925_Y_TMR_1 Q=Sout_TMR_1 R=startBit_TMR_1
.cname $auto$ff.cc:262:slice$2797_TMR_1
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:48.5-56.23|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=\$abc$3250$procmux$1925_Y_TMR_2 Q=Sout_TMR_2 R=startBit_TMR_2
.cname $auto$ff.cc:262:slice$2797_TMR_2
.attr always_ff 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart/tx.sv:48.5-56.23|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.conn \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[3] \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_0[0]
.conn \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[3] \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_1[0]
.conn \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[3] \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_2[0]
.conn \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[2] \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_0[1]
.conn \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[2] \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_1[1]
.conn \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[2] \$techmap3372$abc$3250$auto$blifparse.cc:515:parse_blif$3265.A_TMR_2[1]
.conn Reset_TMR_0 \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[0]
.conn Reset_TMR_1 \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[0]
.conn Reset_TMR_2 \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[0]
.conn cs_TMR_0[3] \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[5]
.conn cs_TMR_1[3] \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[5]
.conn cs_TMR_2[3] \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[5]
.conn startBit_TMR_0 \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[0]
.conn startBit_TMR_1 \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[0]
.conn startBit_TMR_2 \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[0]
.conn \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[7] \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_0[4]
.conn \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[7] \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_1[4]
.conn \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[7] \$techmap3361$abc$3250$auto$blifparse.cc:515:parse_blif$3260.A_TMR_2[4]
.conn \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[4] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_0[0]
.conn \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[4] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_1[0]
.conn \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[4] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_2[0]
.conn \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[1] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_0[1]
.conn \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[1] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_1[1]
.conn \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[1] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_2[1]
.conn \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[2] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_0[2]
.conn \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[2] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_1[2]
.conn \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[2] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_2[2]
.conn \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_0[3] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_0[3]
.conn \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_1[3] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_1[3]
.conn \$techmap3367$abc$3250$auto$blifparse.cc:515:parse_blif$3266.A_TMR_2[3] \$techmap3374$abc$3250$auto$blifparse.cc:515:parse_blif$3271.A_TMR_2[3]
.conn cs_TMR_0[1] \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[2]
.conn cs_TMR_1[1] \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[2]
.conn cs_TMR_2[1] \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[2]
.conn cs_TMR_0[4] \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[3]
.conn cs_TMR_1[4] \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[3]
.conn cs_TMR_2[4] \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[3]
.conn Send \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[4]
.conn Send \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[4]
.conn Send \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[4]
.conn Reset_TMR_0 \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_0[5]
.conn Reset_TMR_1 \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_1[5]
.conn Reset_TMR_2 \$techmap3368$abc$3250$auto$blifparse.cc:515:parse_blif$3251.A_TMR_2[5]
.conn bitCount_TMR_0[1] \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_0[2]
.conn bitCount_TMR_1[1] \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_1[2]
.conn bitCount_TMR_2[1] \$abc$3250$auto$blifparse.cc:515:parse_blif$3274.A_TMR_2[2]
.conn count_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[1]
.conn count_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[1]
.conn count_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[1]
.conn count_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[2]
.conn count_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[2]
.conn count_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[2]
.conn count_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[3]
.conn count_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[3]
.conn count_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[3]
.conn count_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[4]
.conn count_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[4]
.conn count_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[4]
.conn count_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[5]
.conn count_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[5]
.conn count_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[5]
.conn count_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[6]
.conn count_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[6]
.conn count_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[6]
.conn count_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[7]
.conn count_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[7]
.conn count_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[7]
.conn count_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[8]
.conn count_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[8]
.conn count_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[8]
.conn count_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[9]
.conn count_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[9]
.conn count_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[9]
.conn count_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[10]
.conn count_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[10]
.conn count_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[10]
.conn count_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[11]
.conn count_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[11]
.conn count_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[11]
.conn count_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[12]
.conn count_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[12]
.conn count_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[12]
.conn count_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_0[13]
.conn count_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_1[13]
.conn count_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$2158.X_TMR_2[13]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[0] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[0]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[0] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[0]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[0] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[0]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[1]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[1]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[1]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[2]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[2]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[2]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[3]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[3]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[3]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[4]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[4]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[4]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[5]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[5]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[5]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[6]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[6]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[6]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[7]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[7]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[7]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[8]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[8]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[8]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[9]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[9]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[9]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[10]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[10]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[10]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[11]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[11]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[11]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[12]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[12]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[12]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_0[13]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_1[13]
.conn \$auto$alumacc.cc:485:replace_alu$2158.CO_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.C_TMR_2[13]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[0] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[0]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[0] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[0]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[0] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[0]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[1]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[1]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[1]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[2]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[2]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[2]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[3]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[3]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[3]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[4]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[4]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[4]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[5]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[5]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[5]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[6]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[6]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[6]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[7]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[7]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[7]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[8]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[8]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[8]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[9]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[9]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[9]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[10]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[10]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[10]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[11]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[11]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[11]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[12]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[12]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[12]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_0[13]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_1[13]
.conn \$auto$alumacc.cc:485:replace_alu$2158.Y_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$2158.genblk1.O_TMR_2[13]
.conn bitCount_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_0[1]
.conn bitCount_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_1[1]
.conn bitCount_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_2[1]
.conn bitCount_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_0[2]
.conn bitCount_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_1[2]
.conn bitCount_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_2[2]
.conn bitCount_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_0[3]
.conn bitCount_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_1[3]
.conn bitCount_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$2161.X_TMR_2[3]
.end
