set_property mark_debug true [get_nets [list {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[28]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[1]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[47]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[33]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[62]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[1]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[13]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[42]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[27]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[56]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[9]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[16]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[6]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[6]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[35]} ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_ready {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[21]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[50]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[15]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[9]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[5]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[30]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[15]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[44]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[4]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[23]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[23]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[52]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[0]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[39]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[18]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[48]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[32]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[61]} ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_valid {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[11]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[21]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[40]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[27]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[56]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[11]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[7]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[7]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[36]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[4]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[20]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[0]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[29]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[29]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[58]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[15]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[44]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[15]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[24]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[53]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[38]} ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_valid {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[27]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[17]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[46]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[32]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[61]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[17]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[12]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[41]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[26]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[55]} ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_ready {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[8]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[15]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[5]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[34]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[63]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[4]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[20]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[14]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[7]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[2]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[59]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[14]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[43]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[3]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[22]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[22]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[51]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[9]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[38]} ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_b_valid {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[1]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[47]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[31]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[60]} ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_ready {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[6]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[25]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[25]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[54]} ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_ready ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_b_ready {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[11]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[40]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[11]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[4]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[20]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[34]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[63]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[23]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[13]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[42]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[29]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[58]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[13]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[9]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[38]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[22]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[51]} ulpsoc_i/soc_bus_wrap_i/soc_l2_master_b_valid {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[11]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[30]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[5]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[30]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[17]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[46]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[10]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[4]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[26]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[55]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[3]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[10]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[29]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[18]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[48]} ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_valid {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[34]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[63]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[18]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[14]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[43]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[28]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[57]} ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_ready {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[17]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[7]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[7]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[36]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[22]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[51]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[3]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[31]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[60]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[16]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[45]} ulpsoc_i/soc_bus_wrap_i/soc_l2_master_b_ready {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[5]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[24]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[24]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[53]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[3]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[10]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[10]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[19]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[49]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[33]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[62]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[22]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[12]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[41]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[28]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[57]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[12]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[9]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[8]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[37]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[21]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[50]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[10]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[2]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[2]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[59]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[16]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[45]} ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_ready {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[3]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[25]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[54]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[0]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[39]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[13]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[3]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[32]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[61]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[18]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[48]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[12]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[8]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[28]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[57]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[12]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[41]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[30]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[20]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[4]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[20]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[7]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[36]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[16]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[45]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[2]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[59]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[18]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[9]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[9]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[38]} ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_valid {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[24]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[53]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[5]} ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_valid {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[33]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[62]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[1]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[47]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[7]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[26]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[26]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[55]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[12]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[41]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[12]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[21]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[50]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[35]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[24]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[14]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[43]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[2]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[59]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[14]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[0]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[39]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[23]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[52]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[12]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[31]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[31]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[60]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[1]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[47]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[11]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[5]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[27]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[56]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[11]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[40]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[2]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[19]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[19]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[49]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[6]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[35]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[15]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[44]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[29]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[58]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[1]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[8]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[8]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[37]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[23]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[52]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[4]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[32]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[61]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[17]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[46]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[20]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[10]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[3]} ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_ready {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[26]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[55]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[10]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[6]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[6]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[35]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[19]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[49]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[9]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[28]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[28]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[57]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[14]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[43]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[14]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[23]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[52]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[37]} ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_valid {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[26]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[16]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[45]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[31]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[60]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[16]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[11]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[40]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[25]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[54]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[7]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[14]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[4]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[33]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[62]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[19]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[49]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[13]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[6]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[29]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[58]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[13]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[42]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[31]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[21]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[21]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[50]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[8]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[37]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[17]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[46]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[5]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[30]} ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_ready {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[19]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[0]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[39]} ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_last {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[25]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[54]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[0]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[8]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[34]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[63]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[18]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[48]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[8]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[27]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[27]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[56]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[13]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[42]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[13]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[22]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[51]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[36]} ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_valid {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[15]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[25]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[44]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[5]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[30]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[15]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[3]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[10]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[24]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[53]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[6]}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list ps7_wrapper_i/ps7_i/ps7_clk ]]
set_property port_width 13 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[3]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[4]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[5]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[6]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[7]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[8]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[9]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[10]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[11]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[12]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[13]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[14]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_addr[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[0]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[1]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[2]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[3]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[4]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[5]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[6]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[7]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[8]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[9]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[10]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[11]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[12]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[13]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[14]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[15]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[16]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[17]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[18]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[19]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[20]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[21]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[22]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[23]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[24]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[25]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[26]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[27]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[28]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[29]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[30]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[31]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[32]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[33]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[34]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[35]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[36]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[37]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[38]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[39]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[40]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[41]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[42]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[43]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[44]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[45]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[46]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[47]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[48]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[49]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[50]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[51]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[52]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[53]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[54]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[55]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[56]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[57]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[58]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[59]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[60]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[61]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[62]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_data[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[0]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[1]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[2]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[3]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[4]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[5]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[6]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[7]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[8]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[9]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[10]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[11]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[12]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[13]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[14]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[15]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[16]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[17]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[18]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[19]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[20]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[21]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[22]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[23]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[24]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[25]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[26]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[27]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[28]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[29]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[30]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[31]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[32]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[33]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[34]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[35]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[36]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[37]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[38]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[39]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[40]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[41]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[42]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[43]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[44]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[45]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[46]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[47]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[48]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[49]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[50]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[51]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[52]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[53]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[54]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[55]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[56]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[57]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[58]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[59]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[60]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[61]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[62]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_data[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[0]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[1]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[2]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[3]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[4]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[5]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[6]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[7]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[8]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[9]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[10]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[11]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[12]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[13]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[14]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[15]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[16]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[17]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[18]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[19]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[20]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[21]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[22]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[23]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[24]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[25]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[26]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[27]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[28]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[29]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[30]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[0]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[1]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[2]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[3]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[4]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[5]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[6]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[7]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[8]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[9]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[10]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[11]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[12]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[13]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[14]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[15]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[16]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[17]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[18]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[19]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[20]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[21]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[22]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[23]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[24]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[25]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[26]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[27]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[28]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[29]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[30]} {ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[0]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[1]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[2]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[3]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[4]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[5]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[6]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[7]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[8]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[9]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[10]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[11]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[12]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[13]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[14]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[15]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[16]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[17]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[18]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[19]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[20]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[21]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[22]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[23]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[24]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[25]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[26]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[27]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[28]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[29]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[30]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[31]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[32]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[33]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[34]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[35]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[36]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[37]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[38]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[39]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[40]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[41]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[42]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[43]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[44]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[45]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[46]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[47]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[48]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[49]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[50]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[51]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[52]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[53]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[54]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[55]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[56]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[57]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[58]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[59]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[60]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[61]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[62]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_data[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[0]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[1]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[2]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[3]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[4]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[5]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[6]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[7]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[8]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[9]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[10]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[11]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[12]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[13]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[14]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[15]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[16]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[17]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[18]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[19]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[20]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[21]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[22]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[23]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[24]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[25]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[26]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[27]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[28]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[29]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[30]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[31]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[32]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[33]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[34]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[35]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[36]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[37]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[38]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[39]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[40]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[41]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[42]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[43]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[44]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[45]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[46]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[47]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[48]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[49]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[50]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[51]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[52]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[53]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[54]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[55]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[56]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[57]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[58]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[59]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[60]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[61]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[62]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_data[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 13 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[3]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[4]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[5]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[6]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[7]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[8]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[9]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[10]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[11]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[12]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[13]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[14]} {ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_addr[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_ar_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_aw_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_b_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_b_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_r_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_last ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list ulpsoc_i/soc_bus_wrap_i/cluster_instr_slave_w_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list ulpsoc_i/soc_bus_wrap_i/soc_l2_master_ar_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list ulpsoc_i/soc_bus_wrap_i/soc_l2_master_aw_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list ulpsoc_i/soc_bus_wrap_i/soc_l2_master_b_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list ulpsoc_i/soc_bus_wrap_i/soc_l2_master_b_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list ulpsoc_i/soc_bus_wrap_i/soc_l2_master_r_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list ulpsoc_i/soc_bus_wrap_i/soc_l2_master_w_valid ]]

