/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_INTC_H
#define TRACE_TRACE_HW_INTC_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_APIC_DELIVER_IRQ 0
#define TRACE_APIC_DELIVER_IRQ_ENABLED 0
#define TRACE_APIC_DELIVER_IRQ_BACKEND_DSTATE() (0)
static inline void trace_apic_deliver_irq(uint8_t dest, uint8_t dest_mode, uint8_t delivery_mode, uint8_t vector_num, uint8_t trigger_mode) {
    (void)dest;
    (void)dest_mode;
    (void)delivery_mode;
    (void)vector_num;
    (void)trigger_mode;
}
#define TRACE_APIC_LOCAL_DELIVER 0
#define TRACE_APIC_LOCAL_DELIVER_ENABLED 0
#define TRACE_APIC_LOCAL_DELIVER_BACKEND_DSTATE() (0)
static inline void trace_apic_local_deliver(int vector, uint32_t lvt) {
    (void)vector;
    (void)lvt;
}
#define TRACE_APIC_REGISTER_READ 0
#define TRACE_APIC_REGISTER_READ_ENABLED 0
#define TRACE_APIC_REGISTER_READ_BACKEND_DSTATE() (0)
static inline void trace_apic_register_read(uint8_t reg, uint64_t val) {
    (void)reg;
    (void)val;
}
#define TRACE_APIC_REGISTER_WRITE 0
#define TRACE_APIC_REGISTER_WRITE_ENABLED 0
#define TRACE_APIC_REGISTER_WRITE_BACKEND_DSTATE() (0)
static inline void trace_apic_register_write(uint8_t reg, uint64_t val) {
    (void)reg;
    (void)val;
}
#define TRACE_ASPEED_INTC_ALL_ISR_DONE 0
#define TRACE_ASPEED_INTC_ALL_ISR_DONE_ENABLED 0
#define TRACE_ASPEED_INTC_ALL_ISR_DONE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_intc_all_isr_done(const char *s, int inpin_idx) {
    (void)s;
    (void)inpin_idx;
}
#define TRACE_ASPEED_INTC_ALL_ISR_DONE_BIT 0
#define TRACE_ASPEED_INTC_ALL_ISR_DONE_BIT_ENABLED 0
#define TRACE_ASPEED_INTC_ALL_ISR_DONE_BIT_BACKEND_DSTATE() (0)
static inline void trace_aspeed_intc_all_isr_done_bit(const char *s, int inpin_idx, int bit) {
    (void)s;
    (void)inpin_idx;
    (void)bit;
}
#define TRACE_ASPEED_INTC_CLEAR_IRQ 0
#define TRACE_ASPEED_INTC_CLEAR_IRQ_ENABLED 0
#define TRACE_ASPEED_INTC_CLEAR_IRQ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_intc_clear_irq(const char *s, int inpin_idx, int outpin_idx, int level) {
    (void)s;
    (void)inpin_idx;
    (void)outpin_idx;
    (void)level;
}
#define TRACE_ASPEED_INTC_ENABLE 0
#define TRACE_ASPEED_INTC_ENABLE_ENABLED 0
#define TRACE_ASPEED_INTC_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_intc_enable(const char *s, uint32_t value) {
    (void)s;
    (void)value;
}
#define TRACE_ASPEED_INTC_MASK 0
#define TRACE_ASPEED_INTC_MASK_ENABLED 0
#define TRACE_ASPEED_INTC_MASK_BACKEND_DSTATE() (0)
static inline void trace_aspeed_intc_mask(const char *s, uint32_t change, uint32_t value) {
    (void)s;
    (void)change;
    (void)value;
}
#define TRACE_ASPEED_INTC_PENDING_IRQ 0
#define TRACE_ASPEED_INTC_PENDING_IRQ_ENABLED 0
#define TRACE_ASPEED_INTC_PENDING_IRQ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_intc_pending_irq(const char *s, int inpin_idx, uint32_t value) {
    (void)s;
    (void)inpin_idx;
    (void)value;
}
#define TRACE_ASPEED_INTC_READ 0
#define TRACE_ASPEED_INTC_READ_ENABLED 0
#define TRACE_ASPEED_INTC_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_intc_read(const char *s, uint64_t offset, unsigned size, uint32_t value) {
    (void)s;
    (void)offset;
    (void)size;
    (void)value;
}
#define TRACE_ASPEED_INTC_SELECT 0
#define TRACE_ASPEED_INTC_SELECT_ENABLED 0
#define TRACE_ASPEED_INTC_SELECT_BACKEND_DSTATE() (0)
static inline void trace_aspeed_intc_select(const char *s, uint32_t value) {
    (void)s;
    (void)value;
}
#define TRACE_ASPEED_INTC_SET_IRQ 0
#define TRACE_ASPEED_INTC_SET_IRQ_ENABLED 0
#define TRACE_ASPEED_INTC_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_intc_set_irq(const char *s, int inpin_idx, int level) {
    (void)s;
    (void)inpin_idx;
    (void)level;
}
#define TRACE_ASPEED_INTC_TRIGGER_IRQ 0
#define TRACE_ASPEED_INTC_TRIGGER_IRQ_ENABLED 0
#define TRACE_ASPEED_INTC_TRIGGER_IRQ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_intc_trigger_irq(const char *s, int inpin_idx, int outpin_idx, uint32_t value) {
    (void)s;
    (void)inpin_idx;
    (void)outpin_idx;
    (void)value;
}
#define TRACE_ASPEED_INTC_UNMASK 0
#define TRACE_ASPEED_INTC_UNMASK_ENABLED 0
#define TRACE_ASPEED_INTC_UNMASK_BACKEND_DSTATE() (0)
static inline void trace_aspeed_intc_unmask(const char *s, uint32_t change, uint32_t value) {
    (void)s;
    (void)change;
    (void)value;
}
#define TRACE_ASPEED_INTC_UPDATE_IRQ 0
#define TRACE_ASPEED_INTC_UPDATE_IRQ_ENABLED 0
#define TRACE_ASPEED_INTC_UPDATE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_intc_update_irq(const char *s, int inpin_idx, int outpin_idx, int level) {
    (void)s;
    (void)inpin_idx;
    (void)outpin_idx;
    (void)level;
}
#define TRACE_ASPEED_INTC_WRITE 0
#define TRACE_ASPEED_INTC_WRITE_ENABLED 0
#define TRACE_ASPEED_INTC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_intc_write(const char *s, uint64_t offset, unsigned size, uint32_t data) {
    (void)s;
    (void)offset;
    (void)size;
    (void)data;
}
#define TRACE_ASPEED_VIC_READ 0
#define TRACE_ASPEED_VIC_READ_ENABLED 0
#define TRACE_ASPEED_VIC_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_vic_read(uint64_t offset, unsigned size, uint32_t value) {
    (void)offset;
    (void)size;
    (void)value;
}
#define TRACE_ASPEED_VIC_SET_IRQ 0
#define TRACE_ASPEED_VIC_SET_IRQ_ENABLED 0
#define TRACE_ASPEED_VIC_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_vic_set_irq(int irq, int level) {
    (void)irq;
    (void)level;
}
#define TRACE_ASPEED_VIC_UPDATE_FIQ 0
#define TRACE_ASPEED_VIC_UPDATE_FIQ_ENABLED 0
#define TRACE_ASPEED_VIC_UPDATE_FIQ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_vic_update_fiq(int flags) {
    (void)flags;
}
#define TRACE_ASPEED_VIC_UPDATE_IRQ 0
#define TRACE_ASPEED_VIC_UPDATE_IRQ_ENABLED 0
#define TRACE_ASPEED_VIC_UPDATE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_vic_update_irq(int flags) {
    (void)flags;
}
#define TRACE_ASPEED_VIC_WRITE 0
#define TRACE_ASPEED_VIC_WRITE_ENABLED 0
#define TRACE_ASPEED_VIC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_vic_write(uint64_t offset, unsigned size, uint32_t data) {
    (void)offset;
    (void)size;
    (void)data;
}
#define TRACE_BCM2835_IC_SET_CPU_IRQ 0
#define TRACE_BCM2835_IC_SET_CPU_IRQ_ENABLED 0
#define TRACE_BCM2835_IC_SET_CPU_IRQ_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_ic_set_cpu_irq(int irq, int level) {
    (void)irq;
    (void)level;
}
#define TRACE_BCM2835_IC_SET_GPU_IRQ 0
#define TRACE_BCM2835_IC_SET_GPU_IRQ_ENABLED 0
#define TRACE_BCM2835_IC_SET_GPU_IRQ_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_ic_set_gpu_irq(int irq, int level) {
    (void)irq;
    (void)level;
}
#define TRACE_CPU_GET_APIC_BASE 0
#define TRACE_CPU_GET_APIC_BASE_ENABLED 0
#define TRACE_CPU_GET_APIC_BASE_BACKEND_DSTATE() (0)
static inline void trace_cpu_get_apic_base(uint64_t val) {
    (void)val;
}
#define TRACE_CPU_SET_APIC_BASE 0
#define TRACE_CPU_SET_APIC_BASE_ENABLED 0
#define TRACE_CPU_SET_APIC_BASE_BACKEND_DSTATE() (0)
static inline void trace_cpu_set_apic_base(uint64_t val) {
    (void)val;
}
#define TRACE_FLIC_CREATE_DEVICE 0
#define TRACE_FLIC_CREATE_DEVICE_ENABLED 0
#define TRACE_FLIC_CREATE_DEVICE_BACKEND_DSTATE() (0)
static inline void trace_flic_create_device(int err) {
    (void)err;
}
#define TRACE_FLIC_RESET_FAILED 0
#define TRACE_FLIC_RESET_FAILED_ENABLED 0
#define TRACE_FLIC_RESET_FAILED_BACKEND_DSTATE() (0)
static inline void trace_flic_reset_failed(int err) {
    (void)err;
}
#define TRACE_GIC_ACKNOWLEDGE_IRQ 0
#define TRACE_GIC_ACKNOWLEDGE_IRQ_ENABLED 0
#define TRACE_GIC_ACKNOWLEDGE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_gic_acknowledge_irq(const char *s, int cpu, int irq) {
    (void)s;
    (void)cpu;
    (void)irq;
}
#define TRACE_GIC_CPU_READ 0
#define TRACE_GIC_CPU_READ_ENABLED 0
#define TRACE_GIC_CPU_READ_BACKEND_DSTATE() (0)
static inline void trace_gic_cpu_read(const char *s, int cpu, int addr, uint32_t val) {
    (void)s;
    (void)cpu;
    (void)addr;
    (void)val;
}
#define TRACE_GIC_CPU_WRITE 0
#define TRACE_GIC_CPU_WRITE_ENABLED 0
#define TRACE_GIC_CPU_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gic_cpu_write(const char *s, int cpu, int addr, uint32_t val) {
    (void)s;
    (void)cpu;
    (void)addr;
    (void)val;
}
#define TRACE_GIC_DISABLE_IRQ 0
#define TRACE_GIC_DISABLE_IRQ_ENABLED 0
#define TRACE_GIC_DISABLE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_gic_disable_irq(int irq) {
    (void)irq;
}
#define TRACE_GIC_DIST_READ 0
#define TRACE_GIC_DIST_READ_ENABLED 0
#define TRACE_GIC_DIST_READ_BACKEND_DSTATE() (0)
static inline void trace_gic_dist_read(int addr, unsigned int size, uint32_t val) {
    (void)addr;
    (void)size;
    (void)val;
}
#define TRACE_GIC_DIST_WRITE 0
#define TRACE_GIC_DIST_WRITE_ENABLED 0
#define TRACE_GIC_DIST_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gic_dist_write(int addr, unsigned int size, uint32_t val) {
    (void)addr;
    (void)size;
    (void)val;
}
#define TRACE_GIC_ENABLE_IRQ 0
#define TRACE_GIC_ENABLE_IRQ_ENABLED 0
#define TRACE_GIC_ENABLE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_gic_enable_irq(int irq) {
    (void)irq;
}
#define TRACE_GIC_HYP_READ 0
#define TRACE_GIC_HYP_READ_ENABLED 0
#define TRACE_GIC_HYP_READ_BACKEND_DSTATE() (0)
static inline void trace_gic_hyp_read(int addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_GIC_HYP_WRITE 0
#define TRACE_GIC_HYP_WRITE_ENABLED 0
#define TRACE_GIC_HYP_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gic_hyp_write(int addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_GIC_LR_ENTRY 0
#define TRACE_GIC_LR_ENTRY_ENABLED 0
#define TRACE_GIC_LR_ENTRY_BACKEND_DSTATE() (0)
static inline void trace_gic_lr_entry(int cpu, int entry, uint32_t val) {
    (void)cpu;
    (void)entry;
    (void)val;
}
#define TRACE_GIC_SET_IRQ 0
#define TRACE_GIC_SET_IRQ_ENABLED 0
#define TRACE_GIC_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_gic_set_irq(int irq, int level, int cpumask, int target) {
    (void)irq;
    (void)level;
    (void)cpumask;
    (void)target;
}
#define TRACE_GIC_UPDATE_BESTIRQ 0
#define TRACE_GIC_UPDATE_BESTIRQ_ENABLED 0
#define TRACE_GIC_UPDATE_BESTIRQ_BACKEND_DSTATE() (0)
static inline void trace_gic_update_bestirq(const char *s, int cpu, int irq, int prio, int priority_mask, int running_priority) {
    (void)s;
    (void)cpu;
    (void)irq;
    (void)prio;
    (void)priority_mask;
    (void)running_priority;
}
#define TRACE_GIC_UPDATE_MAINTENANCE_IRQ 0
#define TRACE_GIC_UPDATE_MAINTENANCE_IRQ_ENABLED 0
#define TRACE_GIC_UPDATE_MAINTENANCE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_gic_update_maintenance_irq(int cpu, int val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GIC_UPDATE_SET_IRQ 0
#define TRACE_GIC_UPDATE_SET_IRQ_ENABLED 0
#define TRACE_GIC_UPDATE_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_gic_update_set_irq(int cpu, const char *name, int level) {
    (void)cpu;
    (void)name;
    (void)level;
}
#define TRACE_GICV3_CPUIF_SET_IRQS 0
#define TRACE_GICV3_CPUIF_SET_IRQS_ENABLED 0
#define TRACE_GICV3_CPUIF_SET_IRQS_BACKEND_DSTATE() (0)
static inline void trace_gicv3_cpuif_set_irqs(uint32_t cpuid, int fiqlevel, int irqlevel) {
    (void)cpuid;
    (void)fiqlevel;
    (void)irqlevel;
}
#define TRACE_GICV3_CPUIF_UPDATE 0
#define TRACE_GICV3_CPUIF_UPDATE_ENABLED 0
#define TRACE_GICV3_CPUIF_UPDATE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_cpuif_update(uint32_t cpuid, int irq, int grp, int prio) {
    (void)cpuid;
    (void)irq;
    (void)grp;
    (void)prio;
}
#define TRACE_GICV3_CPUIF_VIRT_SET_IRQS 0
#define TRACE_GICV3_CPUIF_VIRT_SET_IRQS_ENABLED 0
#define TRACE_GICV3_CPUIF_VIRT_SET_IRQS_BACKEND_DSTATE() (0)
static inline void trace_gicv3_cpuif_virt_set_irqs(uint32_t cpuid, int fiqlevel, int irqlevel) {
    (void)cpuid;
    (void)fiqlevel;
    (void)irqlevel;
}
#define TRACE_GICV3_CPUIF_VIRT_SET_MAINT_IRQ 0
#define TRACE_GICV3_CPUIF_VIRT_SET_MAINT_IRQ_ENABLED 0
#define TRACE_GICV3_CPUIF_VIRT_SET_MAINT_IRQ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_cpuif_virt_set_maint_irq(uint32_t cpuid, int maintlevel) {
    (void)cpuid;
    (void)maintlevel;
}
#define TRACE_GICV3_CPUIF_VIRT_UPDATE 0
#define TRACE_GICV3_CPUIF_VIRT_UPDATE_ENABLED 0
#define TRACE_GICV3_CPUIF_VIRT_UPDATE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_cpuif_virt_update(uint32_t cpuid, int idx, int hppvlpi, int grp, int prio) {
    (void)cpuid;
    (void)idx;
    (void)hppvlpi;
    (void)grp;
    (void)prio;
}
#define TRACE_GICV3_DIST_BADREAD 0
#define TRACE_GICV3_DIST_BADREAD_ENABLED 0
#define TRACE_GICV3_DIST_BADREAD_BACKEND_DSTATE() (0)
static inline void trace_gicv3_dist_badread(uint64_t offset, unsigned size, bool secure) {
    (void)offset;
    (void)size;
    (void)secure;
}
#define TRACE_GICV3_DIST_BADWRITE 0
#define TRACE_GICV3_DIST_BADWRITE_ENABLED 0
#define TRACE_GICV3_DIST_BADWRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_dist_badwrite(uint64_t offset, uint64_t data, unsigned size, bool secure) {
    (void)offset;
    (void)data;
    (void)size;
    (void)secure;
}
#define TRACE_GICV3_DIST_READ 0
#define TRACE_GICV3_DIST_READ_ENABLED 0
#define TRACE_GICV3_DIST_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_dist_read(uint64_t offset, uint64_t data, unsigned size, bool secure) {
    (void)offset;
    (void)data;
    (void)size;
    (void)secure;
}
#define TRACE_GICV3_DIST_SET_IRQ 0
#define TRACE_GICV3_DIST_SET_IRQ_ENABLED 0
#define TRACE_GICV3_DIST_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_dist_set_irq(int irq, int level) {
    (void)irq;
    (void)level;
}
#define TRACE_GICV3_DIST_WRITE 0
#define TRACE_GICV3_DIST_WRITE_ENABLED 0
#define TRACE_GICV3_DIST_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_dist_write(uint64_t offset, uint64_t data, unsigned size, bool secure) {
    (void)offset;
    (void)data;
    (void)size;
    (void)secure;
}
#define TRACE_GICV3_ICC_AP_READ 0
#define TRACE_GICV3_ICC_AP_READ_ENABLED 0
#define TRACE_GICV3_ICC_AP_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_ap_read(int grp, int regno, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)regno;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_AP_WRITE 0
#define TRACE_GICV3_ICC_AP_WRITE_ENABLED 0
#define TRACE_GICV3_ICC_AP_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_ap_write(int grp, int regno, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)regno;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_BPR_READ 0
#define TRACE_GICV3_ICC_BPR_READ_ENABLED 0
#define TRACE_GICV3_ICC_BPR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_bpr_read(int grp, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_BPR_WRITE 0
#define TRACE_GICV3_ICC_BPR_WRITE_ENABLED 0
#define TRACE_GICV3_ICC_BPR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_bpr_write(int grp, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_CTLR_EL3_READ 0
#define TRACE_GICV3_ICC_CTLR_EL3_READ_ENABLED 0
#define TRACE_GICV3_ICC_CTLR_EL3_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_ctlr_el3_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_CTLR_EL3_WRITE 0
#define TRACE_GICV3_ICC_CTLR_EL3_WRITE_ENABLED 0
#define TRACE_GICV3_ICC_CTLR_EL3_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_ctlr_el3_write(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_CTLR_READ 0
#define TRACE_GICV3_ICC_CTLR_READ_ENABLED 0
#define TRACE_GICV3_ICC_CTLR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_ctlr_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_CTLR_WRITE 0
#define TRACE_GICV3_ICC_CTLR_WRITE_ENABLED 0
#define TRACE_GICV3_ICC_CTLR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_ctlr_write(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_DIR_WRITE 0
#define TRACE_GICV3_ICC_DIR_WRITE_ENABLED 0
#define TRACE_GICV3_ICC_DIR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_dir_write(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_EOIR_WRITE 0
#define TRACE_GICV3_ICC_EOIR_WRITE_ENABLED 0
#define TRACE_GICV3_ICC_EOIR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_eoir_write(int grp, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_GENERATE_SGI 0
#define TRACE_GICV3_ICC_GENERATE_SGI_ENABLED 0
#define TRACE_GICV3_ICC_GENERATE_SGI_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_generate_sgi(uint32_t cpuid, int irq, int irm, uint32_t aff, uint32_t targetlist) {
    (void)cpuid;
    (void)irq;
    (void)irm;
    (void)aff;
    (void)targetlist;
}
#define TRACE_GICV3_ICC_HPPIR0_READ 0
#define TRACE_GICV3_ICC_HPPIR0_READ_ENABLED 0
#define TRACE_GICV3_ICC_HPPIR0_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_hppir0_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_HPPIR1_READ 0
#define TRACE_GICV3_ICC_HPPIR1_READ_ENABLED 0
#define TRACE_GICV3_ICC_HPPIR1_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_hppir1_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_IAR0_READ 0
#define TRACE_GICV3_ICC_IAR0_READ_ENABLED 0
#define TRACE_GICV3_ICC_IAR0_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_iar0_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_IAR1_READ 0
#define TRACE_GICV3_ICC_IAR1_READ_ENABLED 0
#define TRACE_GICV3_ICC_IAR1_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_iar1_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_IGRPEN_READ 0
#define TRACE_GICV3_ICC_IGRPEN_READ_ENABLED 0
#define TRACE_GICV3_ICC_IGRPEN_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_igrpen_read(int grp, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_IGRPEN_WRITE 0
#define TRACE_GICV3_ICC_IGRPEN_WRITE_ENABLED 0
#define TRACE_GICV3_ICC_IGRPEN_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_igrpen_write(int grp, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_IGRPEN1_EL3_READ 0
#define TRACE_GICV3_ICC_IGRPEN1_EL3_READ_ENABLED 0
#define TRACE_GICV3_ICC_IGRPEN1_EL3_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_igrpen1_el3_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE 0
#define TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_ENABLED 0
#define TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_igrpen1_el3_write(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_NMIAR1_READ 0
#define TRACE_GICV3_ICC_NMIAR1_READ_ENABLED 0
#define TRACE_GICV3_ICC_NMIAR1_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_nmiar1_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_PMR_READ 0
#define TRACE_GICV3_ICC_PMR_READ_ENABLED 0
#define TRACE_GICV3_ICC_PMR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_pmr_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_PMR_WRITE 0
#define TRACE_GICV3_ICC_PMR_WRITE_ENABLED 0
#define TRACE_GICV3_ICC_PMR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_pmr_write(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICC_RPR_READ 0
#define TRACE_GICV3_ICC_RPR_READ_ENABLED 0
#define TRACE_GICV3_ICC_RPR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icc_rpr_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_AP_READ 0
#define TRACE_GICV3_ICH_AP_READ_ENABLED 0
#define TRACE_GICV3_ICH_AP_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_ap_read(int grp, int regno, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)regno;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_AP_WRITE 0
#define TRACE_GICV3_ICH_AP_WRITE_ENABLED 0
#define TRACE_GICV3_ICH_AP_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_ap_write(int grp, int regno, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)regno;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_EISR_READ 0
#define TRACE_GICV3_ICH_EISR_READ_ENABLED 0
#define TRACE_GICV3_ICH_EISR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_eisr_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_ELRSR_READ 0
#define TRACE_GICV3_ICH_ELRSR_READ_ENABLED 0
#define TRACE_GICV3_ICH_ELRSR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_elrsr_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_HCR_READ 0
#define TRACE_GICV3_ICH_HCR_READ_ENABLED 0
#define TRACE_GICV3_ICH_HCR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_hcr_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_HCR_WRITE 0
#define TRACE_GICV3_ICH_HCR_WRITE_ENABLED 0
#define TRACE_GICV3_ICH_HCR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_hcr_write(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_LR_READ 0
#define TRACE_GICV3_ICH_LR_READ_ENABLED 0
#define TRACE_GICV3_ICH_LR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_lr_read(int regno, uint32_t cpu, uint64_t val) {
    (void)regno;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_LR_WRITE 0
#define TRACE_GICV3_ICH_LR_WRITE_ENABLED 0
#define TRACE_GICV3_ICH_LR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_lr_write(int regno, uint32_t cpu, uint64_t val) {
    (void)regno;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_LR32_READ 0
#define TRACE_GICV3_ICH_LR32_READ_ENABLED 0
#define TRACE_GICV3_ICH_LR32_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_lr32_read(int regno, uint32_t cpu, uint32_t val) {
    (void)regno;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_LR32_WRITE 0
#define TRACE_GICV3_ICH_LR32_WRITE_ENABLED 0
#define TRACE_GICV3_ICH_LR32_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_lr32_write(int regno, uint32_t cpu, uint32_t val) {
    (void)regno;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_LRC_READ 0
#define TRACE_GICV3_ICH_LRC_READ_ENABLED 0
#define TRACE_GICV3_ICH_LRC_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_lrc_read(int regno, uint32_t cpu, uint32_t val) {
    (void)regno;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_LRC_WRITE 0
#define TRACE_GICV3_ICH_LRC_WRITE_ENABLED 0
#define TRACE_GICV3_ICH_LRC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_lrc_write(int regno, uint32_t cpu, uint32_t val) {
    (void)regno;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_MISR_READ 0
#define TRACE_GICV3_ICH_MISR_READ_ENABLED 0
#define TRACE_GICV3_ICH_MISR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_misr_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_VMCR_READ 0
#define TRACE_GICV3_ICH_VMCR_READ_ENABLED 0
#define TRACE_GICV3_ICH_VMCR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_vmcr_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_VMCR_WRITE 0
#define TRACE_GICV3_ICH_VMCR_WRITE_ENABLED 0
#define TRACE_GICV3_ICH_VMCR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_vmcr_write(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICH_VTR_READ 0
#define TRACE_GICV3_ICH_VTR_READ_ENABLED 0
#define TRACE_GICV3_ICH_VTR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_ich_vtr_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_AP_READ 0
#define TRACE_GICV3_ICV_AP_READ_ENABLED 0
#define TRACE_GICV3_ICV_AP_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_ap_read(int grp, int regno, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)regno;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_AP_WRITE 0
#define TRACE_GICV3_ICV_AP_WRITE_ENABLED 0
#define TRACE_GICV3_ICV_AP_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_ap_write(int grp, int regno, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)regno;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_BPR_READ 0
#define TRACE_GICV3_ICV_BPR_READ_ENABLED 0
#define TRACE_GICV3_ICV_BPR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_bpr_read(int grp, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_BPR_WRITE 0
#define TRACE_GICV3_ICV_BPR_WRITE_ENABLED 0
#define TRACE_GICV3_ICV_BPR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_bpr_write(int grp, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_CTLR_READ 0
#define TRACE_GICV3_ICV_CTLR_READ_ENABLED 0
#define TRACE_GICV3_ICV_CTLR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_ctlr_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_CTLR_WRITE 0
#define TRACE_GICV3_ICV_CTLR_WRITE_ENABLED 0
#define TRACE_GICV3_ICV_CTLR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_ctlr_write(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_DIR_WRITE 0
#define TRACE_GICV3_ICV_DIR_WRITE_ENABLED 0
#define TRACE_GICV3_ICV_DIR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_dir_write(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_EOIR_WRITE 0
#define TRACE_GICV3_ICV_EOIR_WRITE_ENABLED 0
#define TRACE_GICV3_ICV_EOIR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_eoir_write(int grp, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_HPPIR_READ 0
#define TRACE_GICV3_ICV_HPPIR_READ_ENABLED 0
#define TRACE_GICV3_ICV_HPPIR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_hppir_read(int grp, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_IAR_READ 0
#define TRACE_GICV3_ICV_IAR_READ_ENABLED 0
#define TRACE_GICV3_ICV_IAR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_iar_read(int grp, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_IGRPEN_READ 0
#define TRACE_GICV3_ICV_IGRPEN_READ_ENABLED 0
#define TRACE_GICV3_ICV_IGRPEN_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_igrpen_read(int grp, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_IGRPEN_WRITE 0
#define TRACE_GICV3_ICV_IGRPEN_WRITE_ENABLED 0
#define TRACE_GICV3_ICV_IGRPEN_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_igrpen_write(int grp, uint32_t cpu, uint64_t val) {
    (void)grp;
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_NMIAR1_READ 0
#define TRACE_GICV3_ICV_NMIAR1_READ_ENABLED 0
#define TRACE_GICV3_ICV_NMIAR1_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_nmiar1_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_PMR_READ 0
#define TRACE_GICV3_ICV_PMR_READ_ENABLED 0
#define TRACE_GICV3_ICV_PMR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_pmr_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_PMR_WRITE 0
#define TRACE_GICV3_ICV_PMR_WRITE_ENABLED 0
#define TRACE_GICV3_ICV_PMR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_pmr_write(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ICV_RPR_READ 0
#define TRACE_GICV3_ICV_RPR_READ_ENABLED 0
#define TRACE_GICV3_ICV_RPR_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_icv_rpr_read(uint32_t cpu, uint64_t val) {
    (void)cpu;
    (void)val;
}
#define TRACE_GICV3_ITS_BADREAD 0
#define TRACE_GICV3_ITS_BADREAD_ENABLED 0
#define TRACE_GICV3_ITS_BADREAD_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_badread(uint64_t offset, unsigned size) {
    (void)offset;
    (void)size;
}
#define TRACE_GICV3_ITS_BADWRITE 0
#define TRACE_GICV3_ITS_BADWRITE_ENABLED 0
#define TRACE_GICV3_ITS_BADWRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_badwrite(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_GICV3_ITS_CMD_CLEAR 0
#define TRACE_GICV3_ITS_CMD_CLEAR_ENABLED 0
#define TRACE_GICV3_ITS_CMD_CLEAR_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_clear(uint32_t devid, uint32_t eventid) {
    (void)devid;
    (void)eventid;
}
#define TRACE_GICV3_ITS_CMD_DISCARD 0
#define TRACE_GICV3_ITS_CMD_DISCARD_ENABLED 0
#define TRACE_GICV3_ITS_CMD_DISCARD_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_discard(uint32_t devid, uint32_t eventid) {
    (void)devid;
    (void)eventid;
}
#define TRACE_GICV3_ITS_CMD_INT 0
#define TRACE_GICV3_ITS_CMD_INT_ENABLED 0
#define TRACE_GICV3_ITS_CMD_INT_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_int(uint32_t devid, uint32_t eventid) {
    (void)devid;
    (void)eventid;
}
#define TRACE_GICV3_ITS_CMD_INV 0
#define TRACE_GICV3_ITS_CMD_INV_ENABLED 0
#define TRACE_GICV3_ITS_CMD_INV_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_inv(uint32_t devid, uint32_t eventid) {
    (void)devid;
    (void)eventid;
}
#define TRACE_GICV3_ITS_CMD_INVALL 0
#define TRACE_GICV3_ITS_CMD_INVALL_ENABLED 0
#define TRACE_GICV3_ITS_CMD_INVALL_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_invall(void) {
}
#define TRACE_GICV3_ITS_CMD_MAPC 0
#define TRACE_GICV3_ITS_CMD_MAPC_ENABLED 0
#define TRACE_GICV3_ITS_CMD_MAPC_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_mapc(uint32_t icid, uint64_t rdbase, int valid) {
    (void)icid;
    (void)rdbase;
    (void)valid;
}
#define TRACE_GICV3_ITS_CMD_MAPD 0
#define TRACE_GICV3_ITS_CMD_MAPD_ENABLED 0
#define TRACE_GICV3_ITS_CMD_MAPD_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_mapd(uint32_t devid, uint32_t size, uint64_t ittaddr, int valid) {
    (void)devid;
    (void)size;
    (void)ittaddr;
    (void)valid;
}
#define TRACE_GICV3_ITS_CMD_MAPI 0
#define TRACE_GICV3_ITS_CMD_MAPI_ENABLED 0
#define TRACE_GICV3_ITS_CMD_MAPI_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_mapi(uint32_t devid, uint32_t eventid, uint32_t icid) {
    (void)devid;
    (void)eventid;
    (void)icid;
}
#define TRACE_GICV3_ITS_CMD_MAPTI 0
#define TRACE_GICV3_ITS_CMD_MAPTI_ENABLED 0
#define TRACE_GICV3_ITS_CMD_MAPTI_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_mapti(uint32_t devid, uint32_t eventid, uint32_t icid, uint32_t intid) {
    (void)devid;
    (void)eventid;
    (void)icid;
    (void)intid;
}
#define TRACE_GICV3_ITS_CMD_MOVALL 0
#define TRACE_GICV3_ITS_CMD_MOVALL_ENABLED 0
#define TRACE_GICV3_ITS_CMD_MOVALL_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_movall(uint64_t rd1, uint64_t rd2) {
    (void)rd1;
    (void)rd2;
}
#define TRACE_GICV3_ITS_CMD_MOVI 0
#define TRACE_GICV3_ITS_CMD_MOVI_ENABLED 0
#define TRACE_GICV3_ITS_CMD_MOVI_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_movi(uint32_t devid, uint32_t eventid, uint32_t icid) {
    (void)devid;
    (void)eventid;
    (void)icid;
}
#define TRACE_GICV3_ITS_CMD_SYNC 0
#define TRACE_GICV3_ITS_CMD_SYNC_ENABLED 0
#define TRACE_GICV3_ITS_CMD_SYNC_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_sync(void) {
}
#define TRACE_GICV3_ITS_CMD_UNKNOWN 0
#define TRACE_GICV3_ITS_CMD_UNKNOWN_ENABLED 0
#define TRACE_GICV3_ITS_CMD_UNKNOWN_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_unknown(unsigned cmd) {
    (void)cmd;
}
#define TRACE_GICV3_ITS_CMD_VINVALL 0
#define TRACE_GICV3_ITS_CMD_VINVALL_ENABLED 0
#define TRACE_GICV3_ITS_CMD_VINVALL_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_vinvall(uint32_t vpeid) {
    (void)vpeid;
}
#define TRACE_GICV3_ITS_CMD_VMAPI 0
#define TRACE_GICV3_ITS_CMD_VMAPI_ENABLED 0
#define TRACE_GICV3_ITS_CMD_VMAPI_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_vmapi(uint32_t devid, uint32_t eventid, uint32_t vpeid, uint32_t doorbell) {
    (void)devid;
    (void)eventid;
    (void)vpeid;
    (void)doorbell;
}
#define TRACE_GICV3_ITS_CMD_VMAPP 0
#define TRACE_GICV3_ITS_CMD_VMAPP_ENABLED 0
#define TRACE_GICV3_ITS_CMD_VMAPP_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_vmapp(uint32_t vpeid, uint64_t rdbase, int valid, uint64_t vptaddr, uint32_t vptsize) {
    (void)vpeid;
    (void)rdbase;
    (void)valid;
    (void)vptaddr;
    (void)vptsize;
}
#define TRACE_GICV3_ITS_CMD_VMAPTI 0
#define TRACE_GICV3_ITS_CMD_VMAPTI_ENABLED 0
#define TRACE_GICV3_ITS_CMD_VMAPTI_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_vmapti(uint32_t devid, uint32_t eventid, uint32_t vpeid, uint32_t vintid, uint32_t doorbell) {
    (void)devid;
    (void)eventid;
    (void)vpeid;
    (void)vintid;
    (void)doorbell;
}
#define TRACE_GICV3_ITS_CMD_VMOVI 0
#define TRACE_GICV3_ITS_CMD_VMOVI_ENABLED 0
#define TRACE_GICV3_ITS_CMD_VMOVI_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_vmovi(uint32_t devid,  uint32_t eventid, uint32_t vpeid, int dbvalid, uint32_t doorbell) {
    (void)devid;
    (void)eventid;
    (void)vpeid;
    (void)dbvalid;
    (void)doorbell;
}
#define TRACE_GICV3_ITS_CMD_VMOVP 0
#define TRACE_GICV3_ITS_CMD_VMOVP_ENABLED 0
#define TRACE_GICV3_ITS_CMD_VMOVP_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_vmovp(uint32_t vpeid, uint64_t rdbase) {
    (void)vpeid;
    (void)rdbase;
}
#define TRACE_GICV3_ITS_CMD_VSYNC 0
#define TRACE_GICV3_ITS_CMD_VSYNC_ENABLED 0
#define TRACE_GICV3_ITS_CMD_VSYNC_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cmd_vsync(void) {
}
#define TRACE_GICV3_ITS_CTE_READ 0
#define TRACE_GICV3_ITS_CTE_READ_ENABLED 0
#define TRACE_GICV3_ITS_CTE_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cte_read(uint32_t icid, int valid, uint32_t rdbase) {
    (void)icid;
    (void)valid;
    (void)rdbase;
}
#define TRACE_GICV3_ITS_CTE_READ_FAULT 0
#define TRACE_GICV3_ITS_CTE_READ_FAULT_ENABLED 0
#define TRACE_GICV3_ITS_CTE_READ_FAULT_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cte_read_fault(uint32_t icid) {
    (void)icid;
}
#define TRACE_GICV3_ITS_CTE_WRITE 0
#define TRACE_GICV3_ITS_CTE_WRITE_ENABLED 0
#define TRACE_GICV3_ITS_CTE_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_cte_write(uint32_t icid, int valid, uint32_t rdbase) {
    (void)icid;
    (void)valid;
    (void)rdbase;
}
#define TRACE_GICV3_ITS_DTE_READ 0
#define TRACE_GICV3_ITS_DTE_READ_ENABLED 0
#define TRACE_GICV3_ITS_DTE_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_dte_read(uint32_t devid, int valid, uint32_t size, uint64_t ittaddr) {
    (void)devid;
    (void)valid;
    (void)size;
    (void)ittaddr;
}
#define TRACE_GICV3_ITS_DTE_READ_FAULT 0
#define TRACE_GICV3_ITS_DTE_READ_FAULT_ENABLED 0
#define TRACE_GICV3_ITS_DTE_READ_FAULT_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_dte_read_fault(uint32_t devid) {
    (void)devid;
}
#define TRACE_GICV3_ITS_DTE_WRITE 0
#define TRACE_GICV3_ITS_DTE_WRITE_ENABLED 0
#define TRACE_GICV3_ITS_DTE_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_dte_write(uint32_t devid, int valid, uint32_t size, uint64_t ittaddr) {
    (void)devid;
    (void)valid;
    (void)size;
    (void)ittaddr;
}
#define TRACE_GICV3_ITS_ITE_READ 0
#define TRACE_GICV3_ITS_ITE_READ_ENABLED 0
#define TRACE_GICV3_ITS_ITE_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_ite_read(uint64_t ittaddr, uint32_t eventid, int valid, int inttype, uint32_t intid, uint32_t icid, uint32_t vpeid, uint32_t doorbell) {
    (void)ittaddr;
    (void)eventid;
    (void)valid;
    (void)inttype;
    (void)intid;
    (void)icid;
    (void)vpeid;
    (void)doorbell;
}
#define TRACE_GICV3_ITS_ITE_READ_FAULT 0
#define TRACE_GICV3_ITS_ITE_READ_FAULT_ENABLED 0
#define TRACE_GICV3_ITS_ITE_READ_FAULT_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_ite_read_fault(uint64_t ittaddr, uint32_t eventid) {
    (void)ittaddr;
    (void)eventid;
}
#define TRACE_GICV3_ITS_ITE_WRITE 0
#define TRACE_GICV3_ITS_ITE_WRITE_ENABLED 0
#define TRACE_GICV3_ITS_ITE_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_ite_write(uint64_t ittaddr, uint32_t eventid, int valid, int inttype, uint32_t intid, uint32_t icid, uint32_t vpeid, uint32_t doorbell) {
    (void)ittaddr;
    (void)eventid;
    (void)valid;
    (void)inttype;
    (void)intid;
    (void)icid;
    (void)vpeid;
    (void)doorbell;
}
#define TRACE_GICV3_ITS_PROCESS_COMMAND 0
#define TRACE_GICV3_ITS_PROCESS_COMMAND_ENABLED 0
#define TRACE_GICV3_ITS_PROCESS_COMMAND_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_process_command(uint32_t rd_offset, uint8_t cmd) {
    (void)rd_offset;
    (void)cmd;
}
#define TRACE_GICV3_ITS_READ 0
#define TRACE_GICV3_ITS_READ_ENABLED 0
#define TRACE_GICV3_ITS_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_GICV3_ITS_TRANSLATION_WRITE 0
#define TRACE_GICV3_ITS_TRANSLATION_WRITE_ENABLED 0
#define TRACE_GICV3_ITS_TRANSLATION_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_translation_write(uint64_t offset, uint64_t data, unsigned size, uint32_t requester_id) {
    (void)offset;
    (void)data;
    (void)size;
    (void)requester_id;
}
#define TRACE_GICV3_ITS_VTE_READ 0
#define TRACE_GICV3_ITS_VTE_READ_ENABLED 0
#define TRACE_GICV3_ITS_VTE_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_vte_read(uint32_t vpeid, int valid, uint32_t vptsize, uint64_t vptaddr, uint32_t rdbase) {
    (void)vpeid;
    (void)valid;
    (void)vptsize;
    (void)vptaddr;
    (void)rdbase;
}
#define TRACE_GICV3_ITS_VTE_READ_FAULT 0
#define TRACE_GICV3_ITS_VTE_READ_FAULT_ENABLED 0
#define TRACE_GICV3_ITS_VTE_READ_FAULT_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_vte_read_fault(uint32_t vpeid) {
    (void)vpeid;
}
#define TRACE_GICV3_ITS_VTE_WRITE 0
#define TRACE_GICV3_ITS_VTE_WRITE_ENABLED 0
#define TRACE_GICV3_ITS_VTE_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_vte_write(uint32_t vpeid, int valid, uint32_t vptsize, uint64_t vptaddr, uint32_t rdbase) {
    (void)vpeid;
    (void)valid;
    (void)vptsize;
    (void)vptaddr;
    (void)rdbase;
}
#define TRACE_GICV3_ITS_WRITE 0
#define TRACE_GICV3_ITS_WRITE_ENABLED 0
#define TRACE_GICV3_ITS_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_its_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_GICV3_REDIST_BADREAD 0
#define TRACE_GICV3_REDIST_BADREAD_ENABLED 0
#define TRACE_GICV3_REDIST_BADREAD_BACKEND_DSTATE() (0)
static inline void trace_gicv3_redist_badread(uint32_t cpu, uint64_t offset, unsigned size, bool secure) {
    (void)cpu;
    (void)offset;
    (void)size;
    (void)secure;
}
#define TRACE_GICV3_REDIST_BADWRITE 0
#define TRACE_GICV3_REDIST_BADWRITE_ENABLED 0
#define TRACE_GICV3_REDIST_BADWRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_redist_badwrite(uint32_t cpu, uint64_t offset, uint64_t data, unsigned size, bool secure) {
    (void)cpu;
    (void)offset;
    (void)data;
    (void)size;
    (void)secure;
}
#define TRACE_GICV3_REDIST_READ 0
#define TRACE_GICV3_REDIST_READ_ENABLED 0
#define TRACE_GICV3_REDIST_READ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_redist_read(uint32_t cpu, uint64_t offset, uint64_t data, unsigned size, bool secure) {
    (void)cpu;
    (void)offset;
    (void)data;
    (void)size;
    (void)secure;
}
#define TRACE_GICV3_REDIST_SEND_SGI 0
#define TRACE_GICV3_REDIST_SEND_SGI_ENABLED 0
#define TRACE_GICV3_REDIST_SEND_SGI_BACKEND_DSTATE() (0)
static inline void trace_gicv3_redist_send_sgi(uint32_t cpu, int irq) {
    (void)cpu;
    (void)irq;
}
#define TRACE_GICV3_REDIST_SET_IRQ 0
#define TRACE_GICV3_REDIST_SET_IRQ_ENABLED 0
#define TRACE_GICV3_REDIST_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_gicv3_redist_set_irq(uint32_t cpu, int irq, int level) {
    (void)cpu;
    (void)irq;
    (void)level;
}
#define TRACE_GICV3_REDIST_WRITE 0
#define TRACE_GICV3_REDIST_WRITE_ENABLED 0
#define TRACE_GICV3_REDIST_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gicv3_redist_write(uint32_t cpu, uint64_t offset, uint64_t data, unsigned size, bool secure) {
    (void)cpu;
    (void)offset;
    (void)data;
    (void)size;
    (void)secure;
}
#define TRACE_GOLDFISH_IRQ_REQUEST 0
#define TRACE_GOLDFISH_IRQ_REQUEST_ENABLED 0
#define TRACE_GOLDFISH_IRQ_REQUEST_BACKEND_DSTATE() (0)
static inline void trace_goldfish_irq_request(void *dev, int idx, int irq, int level) {
    (void)dev;
    (void)idx;
    (void)irq;
    (void)level;
}
#define TRACE_GOLDFISH_PIC_INSTANCE_INIT 0
#define TRACE_GOLDFISH_PIC_INSTANCE_INIT_ENABLED 0
#define TRACE_GOLDFISH_PIC_INSTANCE_INIT_BACKEND_DSTATE() (0)
static inline void trace_goldfish_pic_instance_init(void *dev) {
    (void)dev;
}
#define TRACE_GOLDFISH_PIC_READ 0
#define TRACE_GOLDFISH_PIC_READ_ENABLED 0
#define TRACE_GOLDFISH_PIC_READ_BACKEND_DSTATE() (0)
static inline void trace_goldfish_pic_read(void *dev, int idx, unsigned int addr, unsigned int size, uint64_t value) {
    (void)dev;
    (void)idx;
    (void)addr;
    (void)size;
    (void)value;
}
#define TRACE_GOLDFISH_PIC_REALIZE 0
#define TRACE_GOLDFISH_PIC_REALIZE_ENABLED 0
#define TRACE_GOLDFISH_PIC_REALIZE_BACKEND_DSTATE() (0)
static inline void trace_goldfish_pic_realize(void *dev, int idx) {
    (void)dev;
    (void)idx;
}
#define TRACE_GOLDFISH_PIC_RESET 0
#define TRACE_GOLDFISH_PIC_RESET_ENABLED 0
#define TRACE_GOLDFISH_PIC_RESET_BACKEND_DSTATE() (0)
static inline void trace_goldfish_pic_reset(void *dev, int idx) {
    (void)dev;
    (void)idx;
}
#define TRACE_GOLDFISH_PIC_WRITE 0
#define TRACE_GOLDFISH_PIC_WRITE_ENABLED 0
#define TRACE_GOLDFISH_PIC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_goldfish_pic_write(void *dev, int idx, unsigned int addr, unsigned int size, uint64_t value) {
    (void)dev;
    (void)idx;
    (void)addr;
    (void)size;
    (void)value;
}
#define TRACE_GRLIB_IRQMP_ACK 0
#define TRACE_GRLIB_IRQMP_ACK_ENABLED 0
#define TRACE_GRLIB_IRQMP_ACK_BACKEND_DSTATE() (0)
static inline void trace_grlib_irqmp_ack(int intno) {
    (void)intno;
}
#define TRACE_GRLIB_IRQMP_CHECK_IRQS 0
#define TRACE_GRLIB_IRQMP_CHECK_IRQS_ENABLED 0
#define TRACE_GRLIB_IRQMP_CHECK_IRQS_BACKEND_DSTATE() (0)
static inline void trace_grlib_irqmp_check_irqs(uint32_t pend, uint32_t force, uint32_t mask, uint32_t lvl1, uint32_t lvl2) {
    (void)pend;
    (void)force;
    (void)mask;
    (void)lvl1;
    (void)lvl2;
}
#define TRACE_GRLIB_IRQMP_READL_UNKNOWN 0
#define TRACE_GRLIB_IRQMP_READL_UNKNOWN_ENABLED 0
#define TRACE_GRLIB_IRQMP_READL_UNKNOWN_BACKEND_DSTATE() (0)
static inline void trace_grlib_irqmp_readl_unknown(uint64_t addr) {
    (void)addr;
}
#define TRACE_GRLIB_IRQMP_SET_IRQ 0
#define TRACE_GRLIB_IRQMP_SET_IRQ_ENABLED 0
#define TRACE_GRLIB_IRQMP_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_grlib_irqmp_set_irq(int irq) {
    (void)irq;
}
#define TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN 0
#define TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_ENABLED 0
#define TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_BACKEND_DSTATE() (0)
static inline void trace_grlib_irqmp_writel_unknown(uint64_t addr, uint32_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_HEATHROW_READ 0
#define TRACE_HEATHROW_READ_ENABLED 0
#define TRACE_HEATHROW_READ_BACKEND_DSTATE() (0)
static inline void trace_heathrow_read(uint64_t addr, unsigned int n, uint64_t value) {
    (void)addr;
    (void)n;
    (void)value;
}
#define TRACE_HEATHROW_SET_IRQ 0
#define TRACE_HEATHROW_SET_IRQ_ENABLED 0
#define TRACE_HEATHROW_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_heathrow_set_irq(int num, int level) {
    (void)num;
    (void)level;
}
#define TRACE_HEATHROW_WRITE 0
#define TRACE_HEATHROW_WRITE_ENABLED 0
#define TRACE_HEATHROW_WRITE_BACKEND_DSTATE() (0)
static inline void trace_heathrow_write(uint64_t addr, unsigned int n, uint64_t value) {
    (void)addr;
    (void)n;
    (void)value;
}
#define TRACE_IOAPIC_CLEAR_REMOTE_IRR 0
#define TRACE_IOAPIC_CLEAR_REMOTE_IRR_ENABLED 0
#define TRACE_IOAPIC_CLEAR_REMOTE_IRR_BACKEND_DSTATE() (0)
static inline void trace_ioapic_clear_remote_irr(int n, int vector) {
    (void)n;
    (void)vector;
}
#define TRACE_IOAPIC_EOI_BROADCAST 0
#define TRACE_IOAPIC_EOI_BROADCAST_ENABLED 0
#define TRACE_IOAPIC_EOI_BROADCAST_BACKEND_DSTATE() (0)
static inline void trace_ioapic_eoi_broadcast(int vector) {
    (void)vector;
}
#define TRACE_IOAPIC_EOI_DELAYED_REASSERT 0
#define TRACE_IOAPIC_EOI_DELAYED_REASSERT_ENABLED 0
#define TRACE_IOAPIC_EOI_DELAYED_REASSERT_BACKEND_DSTATE() (0)
static inline void trace_ioapic_eoi_delayed_reassert(int vector) {
    (void)vector;
}
#define TRACE_IOAPIC_MEM_READ 0
#define TRACE_IOAPIC_MEM_READ_ENABLED 0
#define TRACE_IOAPIC_MEM_READ_BACKEND_DSTATE() (0)
static inline void trace_ioapic_mem_read(uint8_t addr, uint8_t regsel, uint8_t size, uint32_t val) {
    (void)addr;
    (void)regsel;
    (void)size;
    (void)val;
}
#define TRACE_IOAPIC_MEM_WRITE 0
#define TRACE_IOAPIC_MEM_WRITE_ENABLED 0
#define TRACE_IOAPIC_MEM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ioapic_mem_write(uint8_t addr, uint8_t regsel, uint8_t size, uint32_t val) {
    (void)addr;
    (void)regsel;
    (void)size;
    (void)val;
}
#define TRACE_IOAPIC_SET_IRQ 0
#define TRACE_IOAPIC_SET_IRQ_ENABLED 0
#define TRACE_IOAPIC_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_ioapic_set_irq(int vector, int level) {
    (void)vector;
    (void)level;
}
#define TRACE_IOAPIC_SET_REMOTE_IRR 0
#define TRACE_IOAPIC_SET_REMOTE_IRR_ENABLED 0
#define TRACE_IOAPIC_SET_REMOTE_IRR_BACKEND_DSTATE() (0)
static inline void trace_ioapic_set_remote_irr(int n) {
    (void)n;
}
#define TRACE_KVM_GET_IRQ_DELIVERED 0
#define TRACE_KVM_GET_IRQ_DELIVERED_ENABLED 0
#define TRACE_KVM_GET_IRQ_DELIVERED_BACKEND_DSTATE() (0)
static inline void trace_kvm_get_irq_delivered(int irq_delivered) {
    (void)irq_delivered;
}
#define TRACE_KVM_REPORT_IRQ_DELIVERED 0
#define TRACE_KVM_REPORT_IRQ_DELIVERED_ENABLED 0
#define TRACE_KVM_REPORT_IRQ_DELIVERED_BACKEND_DSTATE() (0)
static inline void trace_kvm_report_irq_delivered(int irq_delivered) {
    (void)irq_delivered;
}
#define TRACE_KVM_RESET_IRQ_DELIVERED 0
#define TRACE_KVM_RESET_IRQ_DELIVERED_ENABLED 0
#define TRACE_KVM_RESET_IRQ_DELIVERED_BACKEND_DSTATE() (0)
static inline void trace_kvm_reset_irq_delivered(int irq_delivered) {
    (void)irq_delivered;
}
#define TRACE_KVM_XIVE_CPU_CONNECT 0
#define TRACE_KVM_XIVE_CPU_CONNECT_ENABLED 0
#define TRACE_KVM_XIVE_CPU_CONNECT_BACKEND_DSTATE() (0)
static inline void trace_kvm_xive_cpu_connect(uint32_t id) {
    (void)id;
}
#define TRACE_KVM_XIVE_SOURCE_RESET 0
#define TRACE_KVM_XIVE_SOURCE_RESET_ENABLED 0
#define TRACE_KVM_XIVE_SOURCE_RESET_BACKEND_DSTATE() (0)
static inline void trace_kvm_xive_source_reset(uint32_t srcno) {
    (void)srcno;
}
#define TRACE_LOONGARCH_EXTIOI_READW 0
#define TRACE_LOONGARCH_EXTIOI_READW_ENABLED 0
#define TRACE_LOONGARCH_EXTIOI_READW_BACKEND_DSTATE() (0)
static inline void trace_loongarch_extioi_readw(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_LOONGARCH_EXTIOI_SETIRQ 0
#define TRACE_LOONGARCH_EXTIOI_SETIRQ_ENABLED 0
#define TRACE_LOONGARCH_EXTIOI_SETIRQ_BACKEND_DSTATE() (0)
static inline void trace_loongarch_extioi_setirq(int irq, int level) {
    (void)irq;
    (void)level;
}
#define TRACE_LOONGARCH_EXTIOI_WRITEW 0
#define TRACE_LOONGARCH_EXTIOI_WRITEW_ENABLED 0
#define TRACE_LOONGARCH_EXTIOI_WRITEW_BACKEND_DSTATE() (0)
static inline void trace_loongarch_extioi_writew(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_LOONGARCH_MSI_SET_IRQ 0
#define TRACE_LOONGARCH_MSI_SET_IRQ_ENABLED 0
#define TRACE_LOONGARCH_MSI_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_loongarch_msi_set_irq(int irq_num) {
    (void)irq_num;
}
#define TRACE_LOONGARCH_PCH_PIC_IRQ_HANDLER 0
#define TRACE_LOONGARCH_PCH_PIC_IRQ_HANDLER_ENABLED 0
#define TRACE_LOONGARCH_PCH_PIC_IRQ_HANDLER_BACKEND_DSTATE() (0)
static inline void trace_loongarch_pch_pic_irq_handler(int irq, int level) {
    (void)irq;
    (void)level;
}
#define TRACE_LOONGARCH_PCH_PIC_READ 0
#define TRACE_LOONGARCH_PCH_PIC_READ_ENABLED 0
#define TRACE_LOONGARCH_PCH_PIC_READ_BACKEND_DSTATE() (0)
static inline void trace_loongarch_pch_pic_read(unsigned size, uint64_t addr, uint64_t val) {
    (void)size;
    (void)addr;
    (void)val;
}
#define TRACE_LOONGARCH_PCH_PIC_WRITE 0
#define TRACE_LOONGARCH_PCH_PIC_WRITE_ENABLED 0
#define TRACE_LOONGARCH_PCH_PIC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_loongarch_pch_pic_write(unsigned size, uint64_t addr, uint64_t val) {
    (void)size;
    (void)addr;
    (void)val;
}
#define TRACE_LOONGSON_IPI_READ 0
#define TRACE_LOONGSON_IPI_READ_ENABLED 0
#define TRACE_LOONGSON_IPI_READ_BACKEND_DSTATE() (0)
static inline void trace_loongson_ipi_read(unsigned size, uint64_t addr, uint64_t val) {
    (void)size;
    (void)addr;
    (void)val;
}
#define TRACE_LOONGSON_IPI_WRITE 0
#define TRACE_LOONGSON_IPI_WRITE_ENABLED 0
#define TRACE_LOONGSON_IPI_WRITE_BACKEND_DSTATE() (0)
static inline void trace_loongson_ipi_write(unsigned size, uint64_t addr, uint64_t val) {
    (void)size;
    (void)addr;
    (void)val;
}
#define TRACE_NVIC_ACKNOWLEDGE_IRQ 0
#define TRACE_NVIC_ACKNOWLEDGE_IRQ_ENABLED 0
#define TRACE_NVIC_ACKNOWLEDGE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_nvic_acknowledge_irq(int irq, int prio) {
    (void)irq;
    (void)prio;
}
#define TRACE_NVIC_CLEAR_PENDING 0
#define TRACE_NVIC_CLEAR_PENDING_ENABLED 0
#define TRACE_NVIC_CLEAR_PENDING_BACKEND_DSTATE() (0)
static inline void trace_nvic_clear_pending(int irq, bool secure, int en, int prio) {
    (void)irq;
    (void)secure;
    (void)en;
    (void)prio;
}
#define TRACE_NVIC_COMPLETE_IRQ 0
#define TRACE_NVIC_COMPLETE_IRQ_ENABLED 0
#define TRACE_NVIC_COMPLETE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_nvic_complete_irq(int irq, bool secure) {
    (void)irq;
    (void)secure;
}
#define TRACE_NVIC_ESCALATE_DISABLED 0
#define TRACE_NVIC_ESCALATE_DISABLED_ENABLED 0
#define TRACE_NVIC_ESCALATE_DISABLED_BACKEND_DSTATE() (0)
static inline void trace_nvic_escalate_disabled(int irq) {
    (void)irq;
}
#define TRACE_NVIC_ESCALATE_PRIO 0
#define TRACE_NVIC_ESCALATE_PRIO_ENABLED 0
#define TRACE_NVIC_ESCALATE_PRIO_BACKEND_DSTATE() (0)
static inline void trace_nvic_escalate_prio(int irq, int irqprio, int runprio) {
    (void)irq;
    (void)irqprio;
    (void)runprio;
}
#define TRACE_NVIC_GET_PENDING_IRQ_INFO 0
#define TRACE_NVIC_GET_PENDING_IRQ_INFO_ENABLED 0
#define TRACE_NVIC_GET_PENDING_IRQ_INFO_BACKEND_DSTATE() (0)
static inline void trace_nvic_get_pending_irq_info(int irq, bool secure) {
    (void)irq;
    (void)secure;
}
#define TRACE_NVIC_IRQ_UPDATE 0
#define TRACE_NVIC_IRQ_UPDATE_ENABLED 0
#define TRACE_NVIC_IRQ_UPDATE_BACKEND_DSTATE() (0)
static inline void trace_nvic_irq_update(int vectpending, int pendprio, int exception_prio, int level) {
    (void)vectpending;
    (void)pendprio;
    (void)exception_prio;
    (void)level;
}
#define TRACE_NVIC_RECOMPUTE_STATE 0
#define TRACE_NVIC_RECOMPUTE_STATE_ENABLED 0
#define TRACE_NVIC_RECOMPUTE_STATE_BACKEND_DSTATE() (0)
static inline void trace_nvic_recompute_state(int vectpending, int vectpending_prio, int exception_prio) {
    (void)vectpending;
    (void)vectpending_prio;
    (void)exception_prio;
}
#define TRACE_NVIC_RECOMPUTE_STATE_SECURE 0
#define TRACE_NVIC_RECOMPUTE_STATE_SECURE_ENABLED 0
#define TRACE_NVIC_RECOMPUTE_STATE_SECURE_BACKEND_DSTATE() (0)
static inline void trace_nvic_recompute_state_secure(int vectpending, bool vectpending_is_s_banked, int vectpending_prio, int exception_prio) {
    (void)vectpending;
    (void)vectpending_is_s_banked;
    (void)vectpending_prio;
    (void)exception_prio;
}
#define TRACE_NVIC_SET_IRQ_LEVEL 0
#define TRACE_NVIC_SET_IRQ_LEVEL_ENABLED 0
#define TRACE_NVIC_SET_IRQ_LEVEL_BACKEND_DSTATE() (0)
static inline void trace_nvic_set_irq_level(int irq, int level) {
    (void)irq;
    (void)level;
}
#define TRACE_NVIC_SET_NMI_LEVEL 0
#define TRACE_NVIC_SET_NMI_LEVEL_ENABLED 0
#define TRACE_NVIC_SET_NMI_LEVEL_BACKEND_DSTATE() (0)
static inline void trace_nvic_set_nmi_level(int level) {
    (void)level;
}
#define TRACE_NVIC_SET_PENDING 0
#define TRACE_NVIC_SET_PENDING_ENABLED 0
#define TRACE_NVIC_SET_PENDING_BACKEND_DSTATE() (0)
static inline void trace_nvic_set_pending(int irq, bool secure, bool targets_secure, bool derived, int en, int prio) {
    (void)irq;
    (void)secure;
    (void)targets_secure;
    (void)derived;
    (void)en;
    (void)prio;
}
#define TRACE_NVIC_SET_PRIO 0
#define TRACE_NVIC_SET_PRIO_ENABLED 0
#define TRACE_NVIC_SET_PRIO_BACKEND_DSTATE() (0)
static inline void trace_nvic_set_prio(int irq, bool secure, uint8_t prio) {
    (void)irq;
    (void)secure;
    (void)prio;
}
#define TRACE_NVIC_SYSREG_READ 0
#define TRACE_NVIC_SYSREG_READ_ENABLED 0
#define TRACE_NVIC_SYSREG_READ_BACKEND_DSTATE() (0)
static inline void trace_nvic_sysreg_read(uint64_t addr, uint32_t value, unsigned size) {
    (void)addr;
    (void)value;
    (void)size;
}
#define TRACE_NVIC_SYSREG_WRITE 0
#define TRACE_NVIC_SYSREG_WRITE_ENABLED 0
#define TRACE_NVIC_SYSREG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_nvic_sysreg_write(uint64_t addr, uint32_t value, unsigned size) {
    (void)addr;
    (void)value;
    (void)size;
}
#define TRACE_PIC_INTERRUPT 0
#define TRACE_PIC_INTERRUPT_ENABLED 0
#define TRACE_PIC_INTERRUPT_BACKEND_DSTATE() (0)
static inline void trace_pic_interrupt(int irq, int intno) {
    (void)irq;
    (void)intno;
}
#define TRACE_PIC_IOPORT_READ 0
#define TRACE_PIC_IOPORT_READ_ENABLED 0
#define TRACE_PIC_IOPORT_READ_BACKEND_DSTATE() (0)
static inline void trace_pic_ioport_read(bool master, uint64_t addr, int val) {
    (void)master;
    (void)addr;
    (void)val;
}
#define TRACE_PIC_IOPORT_WRITE 0
#define TRACE_PIC_IOPORT_WRITE_ENABLED 0
#define TRACE_PIC_IOPORT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pic_ioport_write(bool master, uint64_t addr, uint64_t val) {
    (void)master;
    (void)addr;
    (void)val;
}
#define TRACE_PIC_SET_IRQ 0
#define TRACE_PIC_SET_IRQ_ENABLED 0
#define TRACE_PIC_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_pic_set_irq(bool master, int irq, int level) {
    (void)master;
    (void)irq;
    (void)level;
}
#define TRACE_PIC_UPDATE_IRQ 0
#define TRACE_PIC_UPDATE_IRQ_ENABLED 0
#define TRACE_PIC_UPDATE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_pic_update_irq(bool master, uint8_t imr, uint8_t irr, uint8_t padd) {
    (void)master;
    (void)imr;
    (void)irr;
    (void)padd;
}
#define TRACE_PNV_XIVE_IC_HW_TRIGGER 0
#define TRACE_PNV_XIVE_IC_HW_TRIGGER_ENABLED 0
#define TRACE_PNV_XIVE_IC_HW_TRIGGER_BACKEND_DSTATE() (0)
static inline void trace_pnv_xive_ic_hw_trigger(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_QEMU_S390_AIRQ_SUPPRESSED 0
#define TRACE_QEMU_S390_AIRQ_SUPPRESSED_ENABLED 0
#define TRACE_QEMU_S390_AIRQ_SUPPRESSED_BACKEND_DSTATE() (0)
static inline void trace_qemu_s390_airq_suppressed(uint8_t type, uint8_t isc) {
    (void)type;
    (void)isc;
}
#define TRACE_QEMU_S390_SUPPRESS_AIRQ 0
#define TRACE_QEMU_S390_SUPPRESS_AIRQ_ENABLED 0
#define TRACE_QEMU_S390_SUPPRESS_AIRQ_BACKEND_DSTATE() (0)
static inline void trace_qemu_s390_suppress_airq(uint8_t isc, const char *from, const char *to) {
    (void)isc;
    (void)from;
    (void)to;
}
#define TRACE_SH_INTC_PENDING 0
#define TRACE_SH_INTC_PENDING_ENABLED 0
#define TRACE_SH_INTC_PENDING_BACKEND_DSTATE() (0)
static inline void trace_sh_intc_pending(int p, unsigned short v) {
    (void)p;
    (void)v;
}
#define TRACE_SH_INTC_READ 0
#define TRACE_SH_INTC_READ_ENABLED 0
#define TRACE_SH_INTC_READ_BACKEND_DSTATE() (0)
static inline void trace_sh_intc_read(unsigned size, uint64_t offset, unsigned long val) {
    (void)size;
    (void)offset;
    (void)val;
}
#define TRACE_SH_INTC_REGISTER 0
#define TRACE_SH_INTC_REGISTER_ENABLED 0
#define TRACE_SH_INTC_REGISTER_BACKEND_DSTATE() (0)
static inline void trace_sh_intc_register(const char *s, int id, unsigned short v, int c, int m) {
    (void)s;
    (void)id;
    (void)v;
    (void)c;
    (void)m;
}
#define TRACE_SH_INTC_SET 0
#define TRACE_SH_INTC_SET_ENABLED 0
#define TRACE_SH_INTC_SET_BACKEND_DSTATE() (0)
static inline void trace_sh_intc_set(int id, int enable) {
    (void)id;
    (void)enable;
}
#define TRACE_SH_INTC_SOURCES 0
#define TRACE_SH_INTC_SOURCES_ENABLED 0
#define TRACE_SH_INTC_SOURCES_BACKEND_DSTATE() (0)
static inline void trace_sh_intc_sources(int p, int a, int c, int m, unsigned short v, const char *s1, const char *s2, const char *s3) {
    (void)p;
    (void)a;
    (void)c;
    (void)m;
    (void)v;
    (void)s1;
    (void)s2;
    (void)s3;
}
#define TRACE_SH_INTC_WRITE 0
#define TRACE_SH_INTC_WRITE_ENABLED 0
#define TRACE_SH_INTC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sh_intc_write(unsigned size, uint64_t offset, unsigned long val) {
    (void)size;
    (void)offset;
    (void)val;
}
#define TRACE_SLAVIO_CHECK_INTERRUPTS 0
#define TRACE_SLAVIO_CHECK_INTERRUPTS_ENABLED 0
#define TRACE_SLAVIO_CHECK_INTERRUPTS_BACKEND_DSTATE() (0)
static inline void trace_slavio_check_interrupts(uint32_t pending, uint32_t intregm_disabled) {
    (void)pending;
    (void)intregm_disabled;
}
#define TRACE_SLAVIO_INTCTL_MEM_READL 0
#define TRACE_SLAVIO_INTCTL_MEM_READL_ENABLED 0
#define TRACE_SLAVIO_INTCTL_MEM_READL_BACKEND_DSTATE() (0)
static inline void trace_slavio_intctl_mem_readl(uint32_t cpu, uint64_t addr, uint32_t ret) {
    (void)cpu;
    (void)addr;
    (void)ret;
}
#define TRACE_SLAVIO_INTCTL_MEM_WRITEL 0
#define TRACE_SLAVIO_INTCTL_MEM_WRITEL_ENABLED 0
#define TRACE_SLAVIO_INTCTL_MEM_WRITEL_BACKEND_DSTATE() (0)
static inline void trace_slavio_intctl_mem_writel(uint32_t cpu, uint64_t addr, uint32_t val) {
    (void)cpu;
    (void)addr;
    (void)val;
}
#define TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR 0
#define TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_ENABLED 0
#define TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_BACKEND_DSTATE() (0)
static inline void trace_slavio_intctl_mem_writel_clear(uint32_t cpu, uint32_t val, uint32_t intreg_pending) {
    (void)cpu;
    (void)val;
    (void)intreg_pending;
}
#define TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET 0
#define TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_ENABLED 0
#define TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_BACKEND_DSTATE() (0)
static inline void trace_slavio_intctl_mem_writel_set(uint32_t cpu, uint32_t val, uint32_t intreg_pending) {
    (void)cpu;
    (void)val;
    (void)intreg_pending;
}
#define TRACE_SLAVIO_INTCTLM_MEM_READL 0
#define TRACE_SLAVIO_INTCTLM_MEM_READL_ENABLED 0
#define TRACE_SLAVIO_INTCTLM_MEM_READL_BACKEND_DSTATE() (0)
static inline void trace_slavio_intctlm_mem_readl(uint64_t addr, uint32_t ret) {
    (void)addr;
    (void)ret;
}
#define TRACE_SLAVIO_INTCTLM_MEM_WRITEL 0
#define TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLED 0
#define TRACE_SLAVIO_INTCTLM_MEM_WRITEL_BACKEND_DSTATE() (0)
static inline void trace_slavio_intctlm_mem_writel(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE 0
#define TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_ENABLED 0
#define TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_BACKEND_DSTATE() (0)
static inline void trace_slavio_intctlm_mem_writel_disable(uint32_t val, uint32_t intregm_disabled) {
    (void)val;
    (void)intregm_disabled;
}
#define TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE 0
#define TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_ENABLED 0
#define TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_slavio_intctlm_mem_writel_enable(uint32_t val, uint32_t intregm_disabled) {
    (void)val;
    (void)intregm_disabled;
}
#define TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET 0
#define TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_ENABLED 0
#define TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_BACKEND_DSTATE() (0)
static inline void trace_slavio_intctlm_mem_writel_target(uint32_t cpu) {
    (void)cpu;
}
#define TRACE_SLAVIO_SET_IRQ 0
#define TRACE_SLAVIO_SET_IRQ_ENABLED 0
#define TRACE_SLAVIO_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_slavio_set_irq(uint32_t target_cpu, int irq, uint32_t pil, int level) {
    (void)target_cpu;
    (void)irq;
    (void)pil;
    (void)level;
}
#define TRACE_SLAVIO_SET_TIMER_IRQ_CPU 0
#define TRACE_SLAVIO_SET_TIMER_IRQ_CPU_ENABLED 0
#define TRACE_SLAVIO_SET_TIMER_IRQ_CPU_BACKEND_DSTATE() (0)
static inline void trace_slavio_set_timer_irq_cpu(int cpu, int level) {
    (void)cpu;
    (void)level;
}
#define TRACE_SPAPR_XIVE_CLAIM_IRQ 0
#define TRACE_SPAPR_XIVE_CLAIM_IRQ_ENABLED 0
#define TRACE_SPAPR_XIVE_CLAIM_IRQ_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_claim_irq(uint32_t lisn, bool lsi) {
    (void)lisn;
    (void)lsi;
}
#define TRACE_SPAPR_XIVE_ESB 0
#define TRACE_SPAPR_XIVE_ESB_ENABLED 0
#define TRACE_SPAPR_XIVE_ESB_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_esb(uint64_t flags, uint64_t lisn, uint64_t offset, uint64_t data) {
    (void)flags;
    (void)lisn;
    (void)offset;
    (void)data;
}
#define TRACE_SPAPR_XIVE_FREE_IRQ 0
#define TRACE_SPAPR_XIVE_FREE_IRQ_ENABLED 0
#define TRACE_SPAPR_XIVE_FREE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_free_irq(uint32_t lisn) {
    (void)lisn;
}
#define TRACE_SPAPR_XIVE_GET_OS_REPORTING_LINE 0
#define TRACE_SPAPR_XIVE_GET_OS_REPORTING_LINE_ENABLED 0
#define TRACE_SPAPR_XIVE_GET_OS_REPORTING_LINE_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_get_os_reporting_line(uint64_t flags) {
    (void)flags;
}
#define TRACE_SPAPR_XIVE_GET_QUEUE_CONFIG 0
#define TRACE_SPAPR_XIVE_GET_QUEUE_CONFIG_ENABLED 0
#define TRACE_SPAPR_XIVE_GET_QUEUE_CONFIG_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_get_queue_config(uint64_t flags, uint64_t target, uint64_t priority) {
    (void)flags;
    (void)target;
    (void)priority;
}
#define TRACE_SPAPR_XIVE_GET_QUEUE_INFO 0
#define TRACE_SPAPR_XIVE_GET_QUEUE_INFO_ENABLED 0
#define TRACE_SPAPR_XIVE_GET_QUEUE_INFO_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_get_queue_info(uint64_t flags, uint64_t target, uint64_t priority) {
    (void)flags;
    (void)target;
    (void)priority;
}
#define TRACE_SPAPR_XIVE_GET_SOURCE_CONFIG 0
#define TRACE_SPAPR_XIVE_GET_SOURCE_CONFIG_ENABLED 0
#define TRACE_SPAPR_XIVE_GET_SOURCE_CONFIG_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_get_source_config(uint64_t flags, uint64_t lisn) {
    (void)flags;
    (void)lisn;
}
#define TRACE_SPAPR_XIVE_GET_SOURCE_INFO 0
#define TRACE_SPAPR_XIVE_GET_SOURCE_INFO_ENABLED 0
#define TRACE_SPAPR_XIVE_GET_SOURCE_INFO_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_get_source_info(uint64_t flags, uint64_t lisn) {
    (void)flags;
    (void)lisn;
}
#define TRACE_SPAPR_XIVE_RESET 0
#define TRACE_SPAPR_XIVE_RESET_ENABLED 0
#define TRACE_SPAPR_XIVE_RESET_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_reset(uint64_t flags) {
    (void)flags;
}
#define TRACE_SPAPR_XIVE_SET_IRQ 0
#define TRACE_SPAPR_XIVE_SET_IRQ_ENABLED 0
#define TRACE_SPAPR_XIVE_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_set_irq(uint32_t lisn, uint32_t val) {
    (void)lisn;
    (void)val;
}
#define TRACE_SPAPR_XIVE_SET_OS_REPORTING_LINE 0
#define TRACE_SPAPR_XIVE_SET_OS_REPORTING_LINE_ENABLED 0
#define TRACE_SPAPR_XIVE_SET_OS_REPORTING_LINE_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_set_os_reporting_line(uint64_t flags) {
    (void)flags;
}
#define TRACE_SPAPR_XIVE_SET_QUEUE_CONFIG 0
#define TRACE_SPAPR_XIVE_SET_QUEUE_CONFIG_ENABLED 0
#define TRACE_SPAPR_XIVE_SET_QUEUE_CONFIG_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_set_queue_config(uint64_t flags, uint64_t target, uint64_t priority, uint64_t qpage, uint64_t qsize) {
    (void)flags;
    (void)target;
    (void)priority;
    (void)qpage;
    (void)qsize;
}
#define TRACE_SPAPR_XIVE_SET_SOURCE_CONFIG 0
#define TRACE_SPAPR_XIVE_SET_SOURCE_CONFIG_ENABLED 0
#define TRACE_SPAPR_XIVE_SET_SOURCE_CONFIG_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_set_source_config(uint64_t flags, uint64_t lisn, uint64_t target, uint64_t priority, uint64_t eisn) {
    (void)flags;
    (void)lisn;
    (void)target;
    (void)priority;
    (void)eisn;
}
#define TRACE_SPAPR_XIVE_SYNC 0
#define TRACE_SPAPR_XIVE_SYNC_ENABLED 0
#define TRACE_SPAPR_XIVE_SYNC_BACKEND_DSTATE() (0)
static inline void trace_spapr_xive_sync(uint64_t flags, uint64_t lisn) {
    (void)flags;
    (void)lisn;
}
#define TRACE_XICS_ICP_ACCEPT 0
#define TRACE_XICS_ICP_ACCEPT_ENABLED 0
#define TRACE_XICS_ICP_ACCEPT_BACKEND_DSTATE() (0)
static inline void trace_xics_icp_accept(uint32_t old_xirr, uint32_t new_xirr) {
    (void)old_xirr;
    (void)new_xirr;
}
#define TRACE_XICS_ICP_CHECK_IPI 0
#define TRACE_XICS_ICP_CHECK_IPI_ENABLED 0
#define TRACE_XICS_ICP_CHECK_IPI_BACKEND_DSTATE() (0)
static inline void trace_xics_icp_check_ipi(int server, uint8_t mfrr) {
    (void)server;
    (void)mfrr;
}
#define TRACE_XICS_ICP_EOI 0
#define TRACE_XICS_ICP_EOI_ENABLED 0
#define TRACE_XICS_ICP_EOI_BACKEND_DSTATE() (0)
static inline void trace_xics_icp_eoi(int server, uint32_t xirr, uint32_t new_xirr) {
    (void)server;
    (void)xirr;
    (void)new_xirr;
}
#define TRACE_XICS_ICP_IRQ 0
#define TRACE_XICS_ICP_IRQ_ENABLED 0
#define TRACE_XICS_ICP_IRQ_BACKEND_DSTATE() (0)
static inline void trace_xics_icp_irq(int server, int nr, uint8_t priority) {
    (void)server;
    (void)nr;
    (void)priority;
}
#define TRACE_XICS_ICP_RAISE 0
#define TRACE_XICS_ICP_RAISE_ENABLED 0
#define TRACE_XICS_ICP_RAISE_BACKEND_DSTATE() (0)
static inline void trace_xics_icp_raise(uint32_t xirr, uint8_t pending_priority) {
    (void)xirr;
    (void)pending_priority;
}
#define TRACE_XICS_ICS_EOI 0
#define TRACE_XICS_ICS_EOI_ENABLED 0
#define TRACE_XICS_ICS_EOI_BACKEND_DSTATE() (0)
static inline void trace_xics_ics_eoi(int nr) {
    (void)nr;
}
#define TRACE_XICS_ICS_REJECT 0
#define TRACE_XICS_ICS_REJECT_ENABLED 0
#define TRACE_XICS_ICS_REJECT_BACKEND_DSTATE() (0)
static inline void trace_xics_ics_reject(int nr, int srcno) {
    (void)nr;
    (void)srcno;
}
#define TRACE_XICS_ICS_SET_IRQ_LSI 0
#define TRACE_XICS_ICS_SET_IRQ_LSI_ENABLED 0
#define TRACE_XICS_ICS_SET_IRQ_LSI_BACKEND_DSTATE() (0)
static inline void trace_xics_ics_set_irq_lsi(int srcno, int nr) {
    (void)srcno;
    (void)nr;
}
#define TRACE_XICS_ICS_SET_IRQ_MSI 0
#define TRACE_XICS_ICS_SET_IRQ_MSI_ENABLED 0
#define TRACE_XICS_ICS_SET_IRQ_MSI_BACKEND_DSTATE() (0)
static inline void trace_xics_ics_set_irq_msi(int srcno, int nr) {
    (void)srcno;
    (void)nr;
}
#define TRACE_XICS_ICS_WRITE_XIVE 0
#define TRACE_XICS_ICS_WRITE_XIVE_ENABLED 0
#define TRACE_XICS_ICS_WRITE_XIVE_BACKEND_DSTATE() (0)
static inline void trace_xics_ics_write_xive(int nr, int srcno, int server, uint8_t priority) {
    (void)nr;
    (void)srcno;
    (void)server;
    (void)priority;
}
#define TRACE_XICS_MASKED_PENDING 0
#define TRACE_XICS_MASKED_PENDING_ENABLED 0
#define TRACE_XICS_MASKED_PENDING_BACKEND_DSTATE() (0)
static inline void trace_xics_masked_pending(void) {
}
#define TRACE_XIVE_END_ENQUEUE 0
#define TRACE_XIVE_END_ENQUEUE_ENABLED 0
#define TRACE_XIVE_END_ENQUEUE_BACKEND_DSTATE() (0)
static inline void trace_xive_end_enqueue(uint8_t end_blk, uint32_t end_idx, uint32_t end_data) {
    (void)end_blk;
    (void)end_idx;
    (void)end_data;
}
#define TRACE_XIVE_END_SOURCE_READ 0
#define TRACE_XIVE_END_SOURCE_READ_ENABLED 0
#define TRACE_XIVE_END_SOURCE_READ_BACKEND_DSTATE() (0)
static inline void trace_xive_end_source_read(uint8_t end_blk, uint32_t end_idx, uint64_t addr) {
    (void)end_blk;
    (void)end_idx;
    (void)addr;
}
#define TRACE_XIVE_ESCALATE_END 0
#define TRACE_XIVE_ESCALATE_END_ENABLED 0
#define TRACE_XIVE_ESCALATE_END_BACKEND_DSTATE() (0)
static inline void trace_xive_escalate_end(uint8_t end_blk, uint32_t end_idx, uint8_t esc_blk, uint32_t esc_idx, uint32_t esc_data) {
    (void)end_blk;
    (void)end_idx;
    (void)esc_blk;
    (void)esc_idx;
    (void)esc_data;
}
#define TRACE_XIVE_ESCALATE_ESB 0
#define TRACE_XIVE_ESCALATE_ESB_ENABLED 0
#define TRACE_XIVE_ESCALATE_ESB_BACKEND_DSTATE() (0)
static inline void trace_xive_escalate_esb(uint8_t end_blk, uint32_t end_idx, uint32_t lisn) {
    (void)end_blk;
    (void)end_idx;
    (void)lisn;
}
#define TRACE_XIVE_NVGC_BACKLOG_OP 0
#define TRACE_XIVE_NVGC_BACKLOG_OP_ENABLED 0
#define TRACE_XIVE_NVGC_BACKLOG_OP_BACKEND_DSTATE() (0)
static inline void trace_xive_nvgc_backlog_op(bool c, uint8_t blk, uint32_t idx, uint8_t op, uint8_t priority, uint32_t rc) {
    (void)c;
    (void)blk;
    (void)idx;
    (void)op;
    (void)priority;
    (void)rc;
}
#define TRACE_XIVE_NVP_BACKLOG_OP 0
#define TRACE_XIVE_NVP_BACKLOG_OP_ENABLED 0
#define TRACE_XIVE_NVP_BACKLOG_OP_BACKEND_DSTATE() (0)
static inline void trace_xive_nvp_backlog_op(uint8_t blk, uint32_t idx, uint8_t op, uint8_t priority, uint8_t rc) {
    (void)blk;
    (void)idx;
    (void)op;
    (void)priority;
    (void)rc;
}
#define TRACE_XIVE_PRESENTER_NOTIFY 0
#define TRACE_XIVE_PRESENTER_NOTIFY_ENABLED 0
#define TRACE_XIVE_PRESENTER_NOTIFY_BACKEND_DSTATE() (0)
static inline void trace_xive_presenter_notify(uint8_t nvt_blk, uint32_t nvt_idx, uint8_t ring, uint8_t group_level) {
    (void)nvt_blk;
    (void)nvt_idx;
    (void)ring;
    (void)group_level;
}
#define TRACE_XIVE_REDISTRIBUTE 0
#define TRACE_XIVE_REDISTRIBUTE_ENABLED 0
#define TRACE_XIVE_REDISTRIBUTE_BACKEND_DSTATE() (0)
static inline void trace_xive_redistribute(uint32_t index, uint8_t ring, uint8_t end_blk, uint32_t end_idx) {
    (void)index;
    (void)ring;
    (void)end_blk;
    (void)end_idx;
}
#define TRACE_XIVE_ROUTER_END_ESCALATE 0
#define TRACE_XIVE_ROUTER_END_ESCALATE_ENABLED 0
#define TRACE_XIVE_ROUTER_END_ESCALATE_BACKEND_DSTATE() (0)
static inline void trace_xive_router_end_escalate(uint8_t end_blk, uint32_t end_idx, uint8_t esc_blk, uint32_t esc_idx, uint32_t end_data) {
    (void)end_blk;
    (void)end_idx;
    (void)esc_blk;
    (void)esc_idx;
    (void)end_data;
}
#define TRACE_XIVE_ROUTER_END_NOTIFY 0
#define TRACE_XIVE_ROUTER_END_NOTIFY_ENABLED 0
#define TRACE_XIVE_ROUTER_END_NOTIFY_BACKEND_DSTATE() (0)
static inline void trace_xive_router_end_notify(uint8_t end_blk, uint32_t end_idx, uint32_t end_data) {
    (void)end_blk;
    (void)end_idx;
    (void)end_data;
}
#define TRACE_XIVE_SOURCE_BLOCKED 0
#define TRACE_XIVE_SOURCE_BLOCKED_ENABLED 0
#define TRACE_XIVE_SOURCE_BLOCKED_BACKEND_DSTATE() (0)
static inline void trace_xive_source_blocked(uint32_t srcno) {
    (void)srcno;
}
#define TRACE_XIVE_SOURCE_ESB_READ 0
#define TRACE_XIVE_SOURCE_ESB_READ_ENABLED 0
#define TRACE_XIVE_SOURCE_ESB_READ_BACKEND_DSTATE() (0)
static inline void trace_xive_source_esb_read(uint64_t addr, uint32_t srcno, uint64_t value) {
    (void)addr;
    (void)srcno;
    (void)value;
}
#define TRACE_XIVE_SOURCE_ESB_WRITE 0
#define TRACE_XIVE_SOURCE_ESB_WRITE_ENABLED 0
#define TRACE_XIVE_SOURCE_ESB_WRITE_BACKEND_DSTATE() (0)
static inline void trace_xive_source_esb_write(uint64_t addr, uint32_t srcno, uint64_t value) {
    (void)addr;
    (void)srcno;
    (void)value;
}
#define TRACE_XIVE_SOURCE_NOTIFY 0
#define TRACE_XIVE_SOURCE_NOTIFY_ENABLED 0
#define TRACE_XIVE_SOURCE_NOTIFY_BACKEND_DSTATE() (0)
static inline void trace_xive_source_notify(uint32_t srcno) {
    (void)srcno;
}
#define TRACE_XIVE_TCTX_ACCEPT 0
#define TRACE_XIVE_TCTX_ACCEPT_ENABLED 0
#define TRACE_XIVE_TCTX_ACCEPT_BACKEND_DSTATE() (0)
static inline void trace_xive_tctx_accept(uint32_t index, uint8_t ring, uint8_t ipb, uint8_t pipr, uint8_t cppr, uint8_t nsr) {
    (void)index;
    (void)ring;
    (void)ipb;
    (void)pipr;
    (void)cppr;
    (void)nsr;
}
#define TRACE_XIVE_TCTX_NOTIFY 0
#define TRACE_XIVE_TCTX_NOTIFY_ENABLED 0
#define TRACE_XIVE_TCTX_NOTIFY_BACKEND_DSTATE() (0)
static inline void trace_xive_tctx_notify(uint32_t index, uint8_t ring, uint8_t ipb, uint8_t pipr, uint8_t cppr, uint8_t nsr) {
    (void)index;
    (void)ring;
    (void)ipb;
    (void)pipr;
    (void)cppr;
    (void)nsr;
}
#define TRACE_XIVE_TCTX_SET_CPPR 0
#define TRACE_XIVE_TCTX_SET_CPPR_ENABLED 0
#define TRACE_XIVE_TCTX_SET_CPPR_BACKEND_DSTATE() (0)
static inline void trace_xive_tctx_set_cppr(uint32_t index, uint8_t ring, uint8_t ipb, uint8_t pipr, uint8_t cppr, uint8_t nsr) {
    (void)index;
    (void)ring;
    (void)ipb;
    (void)pipr;
    (void)cppr;
    (void)nsr;
}
#define TRACE_XIVE_TCTX_TM_READ 0
#define TRACE_XIVE_TCTX_TM_READ_ENABLED 0
#define TRACE_XIVE_TCTX_TM_READ_BACKEND_DSTATE() (0)
static inline void trace_xive_tctx_tm_read(uint32_t index, uint64_t offset, unsigned int size, uint64_t value) {
    (void)index;
    (void)offset;
    (void)size;
    (void)value;
}
#define TRACE_XIVE_TCTX_TM_WRITE 0
#define TRACE_XIVE_TCTX_TM_WRITE_ENABLED 0
#define TRACE_XIVE_TCTX_TM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_xive_tctx_tm_write(uint32_t index, uint64_t offset, unsigned int size, uint64_t value) {
    (void)index;
    (void)offset;
    (void)size;
    (void)value;
}

#endif