<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"Wire" | Genetic Logic Lab</title><link>/tag/wire/</link><atom:link href="/tag/wire/index.xml" rel="self" type="application/rss+xml"/><description>"Wire"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Wed, 01 May 2002 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"Wire"</title><link>/tag/wire/</link></image><item><title>Cell Library for Automatic Synthesis of Analog Error Control Decoders</title><link>/publication/cell-library-automatic-jiedai-2002/</link><pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate><guid>/publication/cell-library-automatic-jiedai-2002/</guid><description/></item><item><title>Synthesis of Timed Asynchronous Circuits</title><link>/publication/synthesis-timed-asynchronous-myers-1993/</link><pubDate>Tue, 01 Jun 1993 00:00:00 +0000</pubDate><guid>/publication/synthesis-timed-asynchronous-myers-1993/</guid><description/></item><item><title>Synthesis of Timed Asynchronous Circuits</title><link>/publication/synthesis-timed-asynchronous-myers-1992/</link><pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate><guid>/publication/synthesis-timed-asynchronous-myers-1992/</guid><description/></item></channel></rss>