Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar 31 00:23:39 2023
| Host         : DESKTOP-M09HIOT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Control_Unit_timing_summary_routed.rpt -pb Control_Unit_timing_summary_routed.pb -rpx Control_Unit_timing_summary_routed.rpx -warn_on_violation
| Design       : Control_Unit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          12          
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.111      -47.454                     12                  124        0.154        0.000                      0                  124        4.500        0.000                       0                    49  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.111      -47.454                     12                   78        0.154        0.000                      0                   78        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.995        0.000                      0                   46        0.564        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -4.111ns,  Total Violation      -47.454ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.111ns  (required time - arrival time)
  Source:                 w_light/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.082ns  (logic 8.168ns (58.005%)  route 5.914ns (41.995%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.557     5.078    w_light/CLK
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  w_light/count_reg[6]/Q
                         net (fo=2, routed)           0.536     6.070    w_light/count[6]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.744 r  w_light/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    w_light/count1_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  w_light/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.858    w_light/count1_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.192 r  w_light/count1_carry__2/O[1]
                         net (fo=21, routed)          0.941     8.133    w_light/count1[14]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.303     8.436 r  w_light/count0__114_carry__2_i_3/O
                         net (fo=1, routed)           0.606     9.042    w_light/count0__114_carry__2_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.549 r  w_light/count0__114_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.549    w_light/count0__114_carry__2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.883 r  w_light/count0__114_carry__3/O[1]
                         net (fo=3, routed)           0.844    10.726    w_light/count0__114_carry__3_n_6
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.303    11.029 r  w_light/count0__172_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.029    w_light/count0__172_carry__4_i_7_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.579 r  w_light/count0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.579    w_light/count0__172_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.913 r  w_light/count0__172_carry__5/O[1]
                         net (fo=10, routed)          0.750    12.663    w_light/count0__172_carry__5_n_6
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.303    12.966 r  w_light/count0__247_carry_i_1/O
                         net (fo=1, routed)           0.000    12.966    w_light/count0__247_carry_i_1_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  w_light/count0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    13.367    w_light/count0__247_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.701 r  w_light/count0__247_carry__0/O[1]
                         net (fo=1, routed)           0.425    14.125    w_light/count0__247_carry__0_n_6
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.428 r  w_light/count0__281_carry_i_2/O
                         net (fo=1, routed)           0.000    14.428    w_light/count0__281_carry_i_2_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.826 r  w_light/count0__281_carry/CO[3]
                         net (fo=1, routed)           0.000    14.826    w_light/count0__281_carry_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.160 r  w_light/count0__281_carry__0/O[1]
                         net (fo=1, routed)           0.638    15.799    w_light/count0__281_carry__0_n_6
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.102 r  w_light/count0__305_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.102    w_light/count0__305_carry__2_i_3_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.682 r  w_light/count0__305_carry__2/O[2]
                         net (fo=2, routed)           0.545    17.227    w_light/count0__305_carry__2_n_5
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    17.909 r  w_light/count0__350_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.909    w_light/count0__350_carry__1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.163 r  w_light/count0__350_carry__2/CO[0]
                         net (fo=12, routed)          0.630    18.793    w_light/count0__350_carry__2_n_3
    SLICE_X57Y27         LUT3 (Prop_lut3_I1_O)        0.367    19.160 r  w_light/count[4]_i_1/O
                         net (fo=1, routed)           0.000    19.160    w_light/count[4]_i_1_n_0
    SLICE_X57Y27         FDCE                                         r  w_light/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.439    14.780    w_light/CLK
    SLICE_X57Y27         FDCE                                         r  w_light/count_reg[4]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y27         FDCE (Setup_fdce_C_D)        0.031    15.049    w_light/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -19.160    
  -------------------------------------------------------------------
                         slack                                 -4.111    

Slack (VIOLATED) :        -4.072ns  (required time - arrival time)
  Source:                 w_light/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.099ns  (logic 8.168ns (57.934%)  route 5.931ns (42.066%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.557     5.078    w_light/CLK
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  w_light/count_reg[6]/Q
                         net (fo=2, routed)           0.536     6.070    w_light/count[6]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.744 r  w_light/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    w_light/count1_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  w_light/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.858    w_light/count1_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.192 r  w_light/count1_carry__2/O[1]
                         net (fo=21, routed)          0.941     8.133    w_light/count1[14]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.303     8.436 r  w_light/count0__114_carry__2_i_3/O
                         net (fo=1, routed)           0.606     9.042    w_light/count0__114_carry__2_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.549 r  w_light/count0__114_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.549    w_light/count0__114_carry__2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.883 r  w_light/count0__114_carry__3/O[1]
                         net (fo=3, routed)           0.844    10.726    w_light/count0__114_carry__3_n_6
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.303    11.029 r  w_light/count0__172_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.029    w_light/count0__172_carry__4_i_7_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.579 r  w_light/count0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.579    w_light/count0__172_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.913 r  w_light/count0__172_carry__5/O[1]
                         net (fo=10, routed)          0.750    12.663    w_light/count0__172_carry__5_n_6
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.303    12.966 r  w_light/count0__247_carry_i_1/O
                         net (fo=1, routed)           0.000    12.966    w_light/count0__247_carry_i_1_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  w_light/count0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    13.367    w_light/count0__247_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.701 r  w_light/count0__247_carry__0/O[1]
                         net (fo=1, routed)           0.425    14.125    w_light/count0__247_carry__0_n_6
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.428 r  w_light/count0__281_carry_i_2/O
                         net (fo=1, routed)           0.000    14.428    w_light/count0__281_carry_i_2_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.826 r  w_light/count0__281_carry/CO[3]
                         net (fo=1, routed)           0.000    14.826    w_light/count0__281_carry_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.160 r  w_light/count0__281_carry__0/O[1]
                         net (fo=1, routed)           0.638    15.799    w_light/count0__281_carry__0_n_6
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.102 r  w_light/count0__305_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.102    w_light/count0__305_carry__2_i_3_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.682 r  w_light/count0__305_carry__2/O[2]
                         net (fo=2, routed)           0.545    17.227    w_light/count0__305_carry__2_n_5
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    17.909 r  w_light/count0__350_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.909    w_light/count0__350_carry__1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.163 r  w_light/count0__350_carry__2/CO[0]
                         net (fo=12, routed)          0.647    18.810    w_light/count0__350_carry__2_n_3
    SLICE_X59Y30         LUT3 (Prop_lut3_I1_O)        0.367    19.177 r  w_light/count[8]_i_1/O
                         net (fo=1, routed)           0.000    19.177    w_light/count[8]_i_1_n_0
    SLICE_X59Y30         FDCE                                         r  w_light/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    w_light/CLK
    SLICE_X59Y30         FDCE                                         r  w_light/count_reg[8]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y30         FDCE (Setup_fdce_C_D)        0.032    15.105    w_light/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -19.177    
  -------------------------------------------------------------------
                         slack                                 -4.072    

Slack (VIOLATED) :        -4.058ns  (required time - arrival time)
  Source:                 w_light/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.951ns  (logic 8.036ns (57.602%)  route 5.915ns (42.398%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    w_light/CLK
    SLICE_X59Y30         FDCE                                         r  w_light/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  w_light/count_reg[9]/Q
                         net (fo=2, routed)           0.586     6.189    w_light/count[9]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.845 r  w_light/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    w_light/count1_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.179 r  w_light/count1_carry__2/O[1]
                         net (fo=21, routed)          0.941     8.120    w_light/count1[14]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.303     8.423 r  w_light/count0__114_carry__2_i_3/O
                         net (fo=1, routed)           0.606     9.028    w_light/count0__114_carry__2_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.535 r  w_light/count0__114_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.535    w_light/count0__114_carry__2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.869 r  w_light/count0__114_carry__3/O[1]
                         net (fo=3, routed)           0.844    10.713    w_light/count0__114_carry__3_n_6
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.303    11.016 r  w_light/count0__172_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.016    w_light/count0__172_carry__4_i_7_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.566 r  w_light/count0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.566    w_light/count0__172_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.900 r  w_light/count0__172_carry__5/O[1]
                         net (fo=10, routed)          0.750    12.650    w_light/count0__172_carry__5_n_6
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.303    12.953 r  w_light/count0__247_carry_i_1/O
                         net (fo=1, routed)           0.000    12.953    w_light/count0__247_carry_i_1_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.354 r  w_light/count0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    w_light/count0__247_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.688 r  w_light/count0__247_carry__0/O[1]
                         net (fo=1, routed)           0.425    14.112    w_light/count0__247_carry__0_n_6
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.415 r  w_light/count0__281_carry_i_2/O
                         net (fo=1, routed)           0.000    14.415    w_light/count0__281_carry_i_2_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.813 r  w_light/count0__281_carry/CO[3]
                         net (fo=1, routed)           0.000    14.813    w_light/count0__281_carry_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.147 r  w_light/count0__281_carry__0/O[1]
                         net (fo=1, routed)           0.638    15.785    w_light/count0__281_carry__0_n_6
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.088 r  w_light/count0__305_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.088    w_light/count0__305_carry__2_i_3_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.668 r  w_light/count0__305_carry__2/O[2]
                         net (fo=2, routed)           0.545    17.214    w_light/count0__305_carry__2_n_5
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    17.896 r  w_light/count0__350_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.896    w_light/count0__350_carry__1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.150 r  w_light/count0__350_carry__2/CO[0]
                         net (fo=12, routed)          0.581    18.730    w_light/count0__350_carry__2_n_3
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.367    19.097 r  w_light/count[6]_i_1/O
                         net (fo=1, routed)           0.000    19.097    w_light/count[6]_i_1_n_0
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441    14.782    w_light/CLK
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[6]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y28         FDCE (Setup_fdce_C_D)        0.032    15.039    w_light/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -19.097    
  -------------------------------------------------------------------
                         slack                                 -4.058    

Slack (VIOLATED) :        -4.054ns  (required time - arrival time)
  Source:                 w_light/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.946ns  (logic 8.036ns (57.623%)  route 5.910ns (42.377%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    w_light/CLK
    SLICE_X59Y30         FDCE                                         r  w_light/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  w_light/count_reg[9]/Q
                         net (fo=2, routed)           0.586     6.189    w_light/count[9]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.845 r  w_light/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    w_light/count1_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.179 r  w_light/count1_carry__2/O[1]
                         net (fo=21, routed)          0.941     8.120    w_light/count1[14]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.303     8.423 r  w_light/count0__114_carry__2_i_3/O
                         net (fo=1, routed)           0.606     9.028    w_light/count0__114_carry__2_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.535 r  w_light/count0__114_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.535    w_light/count0__114_carry__2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.869 r  w_light/count0__114_carry__3/O[1]
                         net (fo=3, routed)           0.844    10.713    w_light/count0__114_carry__3_n_6
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.303    11.016 r  w_light/count0__172_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.016    w_light/count0__172_carry__4_i_7_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.566 r  w_light/count0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.566    w_light/count0__172_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.900 r  w_light/count0__172_carry__5/O[1]
                         net (fo=10, routed)          0.750    12.650    w_light/count0__172_carry__5_n_6
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.303    12.953 r  w_light/count0__247_carry_i_1/O
                         net (fo=1, routed)           0.000    12.953    w_light/count0__247_carry_i_1_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.354 r  w_light/count0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    w_light/count0__247_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.688 r  w_light/count0__247_carry__0/O[1]
                         net (fo=1, routed)           0.425    14.112    w_light/count0__247_carry__0_n_6
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.415 r  w_light/count0__281_carry_i_2/O
                         net (fo=1, routed)           0.000    14.415    w_light/count0__281_carry_i_2_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.813 r  w_light/count0__281_carry/CO[3]
                         net (fo=1, routed)           0.000    14.813    w_light/count0__281_carry_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.147 r  w_light/count0__281_carry__0/O[1]
                         net (fo=1, routed)           0.638    15.785    w_light/count0__281_carry__0_n_6
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.088 r  w_light/count0__305_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.088    w_light/count0__305_carry__2_i_3_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.668 r  w_light/count0__305_carry__2/O[2]
                         net (fo=2, routed)           0.545    17.214    w_light/count0__305_carry__2_n_5
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    17.896 r  w_light/count0__350_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.896    w_light/count0__350_carry__1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.150 r  w_light/count0__350_carry__2/CO[0]
                         net (fo=12, routed)          0.576    18.725    w_light/count0__350_carry__2_n_3
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.367    19.092 r  w_light/count[10]_i_1/O
                         net (fo=1, routed)           0.000    19.092    w_light/count[10]_i_1_n_0
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441    14.782    w_light/CLK
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[10]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y28         FDCE (Setup_fdce_C_D)        0.031    15.038    w_light/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -19.092    
  -------------------------------------------------------------------
                         slack                                 -4.054    

Slack (VIOLATED) :        -4.008ns  (required time - arrival time)
  Source:                 w_light/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.983ns  (logic 8.168ns (58.416%)  route 5.815ns (41.584%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.557     5.078    w_light/CLK
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  w_light/count_reg[6]/Q
                         net (fo=2, routed)           0.536     6.070    w_light/count[6]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.744 r  w_light/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    w_light/count1_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  w_light/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.858    w_light/count1_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.192 r  w_light/count1_carry__2/O[1]
                         net (fo=21, routed)          0.941     8.133    w_light/count1[14]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.303     8.436 r  w_light/count0__114_carry__2_i_3/O
                         net (fo=1, routed)           0.606     9.042    w_light/count0__114_carry__2_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.549 r  w_light/count0__114_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.549    w_light/count0__114_carry__2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.883 r  w_light/count0__114_carry__3/O[1]
                         net (fo=3, routed)           0.844    10.726    w_light/count0__114_carry__3_n_6
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.303    11.029 r  w_light/count0__172_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.029    w_light/count0__172_carry__4_i_7_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.579 r  w_light/count0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.579    w_light/count0__172_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.913 r  w_light/count0__172_carry__5/O[1]
                         net (fo=10, routed)          0.750    12.663    w_light/count0__172_carry__5_n_6
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.303    12.966 r  w_light/count0__247_carry_i_1/O
                         net (fo=1, routed)           0.000    12.966    w_light/count0__247_carry_i_1_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  w_light/count0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    13.367    w_light/count0__247_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.701 r  w_light/count0__247_carry__0/O[1]
                         net (fo=1, routed)           0.425    14.125    w_light/count0__247_carry__0_n_6
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.428 r  w_light/count0__281_carry_i_2/O
                         net (fo=1, routed)           0.000    14.428    w_light/count0__281_carry_i_2_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.826 r  w_light/count0__281_carry/CO[3]
                         net (fo=1, routed)           0.000    14.826    w_light/count0__281_carry_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.160 r  w_light/count0__281_carry__0/O[1]
                         net (fo=1, routed)           0.638    15.799    w_light/count0__281_carry__0_n_6
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.102 r  w_light/count0__305_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.102    w_light/count0__305_carry__2_i_3_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.682 r  w_light/count0__305_carry__2/O[2]
                         net (fo=2, routed)           0.545    17.227    w_light/count0__305_carry__2_n_5
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    17.909 r  w_light/count0__350_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.909    w_light/count0__350_carry__1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.163 r  w_light/count0__350_carry__2/CO[0]
                         net (fo=12, routed)          0.531    18.694    w_light/count0__350_carry__2_n_3
    SLICE_X57Y29         LUT3 (Prop_lut3_I1_O)        0.367    19.061 r  w_light/count[7]_i_1/O
                         net (fo=1, routed)           0.000    19.061    w_light/count[7]_i_1_n_0
    SLICE_X57Y29         FDCE                                         r  w_light/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442    14.783    w_light/CLK
    SLICE_X57Y29         FDCE                                         r  w_light/count_reg[7]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y29         FDCE (Setup_fdce_C_D)        0.032    15.053    w_light/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -19.061    
  -------------------------------------------------------------------
                         slack                                 -4.008    

Slack (VIOLATED) :        -4.004ns  (required time - arrival time)
  Source:                 w_light/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.978ns  (logic 8.168ns (58.437%)  route 5.810ns (41.563%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.557     5.078    w_light/CLK
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  w_light/count_reg[6]/Q
                         net (fo=2, routed)           0.536     6.070    w_light/count[6]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.744 r  w_light/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    w_light/count1_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  w_light/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.858    w_light/count1_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.192 r  w_light/count1_carry__2/O[1]
                         net (fo=21, routed)          0.941     8.133    w_light/count1[14]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.303     8.436 r  w_light/count0__114_carry__2_i_3/O
                         net (fo=1, routed)           0.606     9.042    w_light/count0__114_carry__2_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.549 r  w_light/count0__114_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.549    w_light/count0__114_carry__2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.883 r  w_light/count0__114_carry__3/O[1]
                         net (fo=3, routed)           0.844    10.726    w_light/count0__114_carry__3_n_6
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.303    11.029 r  w_light/count0__172_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.029    w_light/count0__172_carry__4_i_7_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.579 r  w_light/count0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.579    w_light/count0__172_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.913 r  w_light/count0__172_carry__5/O[1]
                         net (fo=10, routed)          0.750    12.663    w_light/count0__172_carry__5_n_6
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.303    12.966 r  w_light/count0__247_carry_i_1/O
                         net (fo=1, routed)           0.000    12.966    w_light/count0__247_carry_i_1_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  w_light/count0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    13.367    w_light/count0__247_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.701 r  w_light/count0__247_carry__0/O[1]
                         net (fo=1, routed)           0.425    14.125    w_light/count0__247_carry__0_n_6
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.428 r  w_light/count0__281_carry_i_2/O
                         net (fo=1, routed)           0.000    14.428    w_light/count0__281_carry_i_2_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.826 r  w_light/count0__281_carry/CO[3]
                         net (fo=1, routed)           0.000    14.826    w_light/count0__281_carry_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.160 r  w_light/count0__281_carry__0/O[1]
                         net (fo=1, routed)           0.638    15.799    w_light/count0__281_carry__0_n_6
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.102 r  w_light/count0__305_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.102    w_light/count0__305_carry__2_i_3_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.682 r  w_light/count0__305_carry__2/O[2]
                         net (fo=2, routed)           0.545    17.227    w_light/count0__305_carry__2_n_5
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    17.909 r  w_light/count0__350_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.909    w_light/count0__350_carry__1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.163 r  w_light/count0__350_carry__2/CO[0]
                         net (fo=12, routed)          0.526    18.689    w_light/count0__350_carry__2_n_3
    SLICE_X57Y29         LUT3 (Prop_lut3_I1_O)        0.367    19.056 r  w_light/count[11]_i_1/O
                         net (fo=1, routed)           0.000    19.056    w_light/count[11]_i_1_n_0
    SLICE_X57Y29         FDCE                                         r  w_light/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442    14.783    w_light/CLK
    SLICE_X57Y29         FDCE                                         r  w_light/count_reg[11]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X57Y29         FDCE (Setup_fdce_C_D)        0.031    15.052    w_light/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -19.056    
  -------------------------------------------------------------------
                         slack                                 -4.004    

Slack (VIOLATED) :        -3.881ns  (required time - arrival time)
  Source:                 w_light/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.906ns  (logic 8.168ns (58.736%)  route 5.738ns (41.264%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.557     5.078    w_light/CLK
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  w_light/count_reg[6]/Q
                         net (fo=2, routed)           0.536     6.070    w_light/count[6]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.744 r  w_light/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    w_light/count1_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  w_light/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.858    w_light/count1_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.192 r  w_light/count1_carry__2/O[1]
                         net (fo=21, routed)          0.941     8.133    w_light/count1[14]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.303     8.436 r  w_light/count0__114_carry__2_i_3/O
                         net (fo=1, routed)           0.606     9.042    w_light/count0__114_carry__2_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.549 r  w_light/count0__114_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.549    w_light/count0__114_carry__2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.883 r  w_light/count0__114_carry__3/O[1]
                         net (fo=3, routed)           0.844    10.726    w_light/count0__114_carry__3_n_6
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.303    11.029 r  w_light/count0__172_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.029    w_light/count0__172_carry__4_i_7_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.579 r  w_light/count0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.579    w_light/count0__172_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.913 r  w_light/count0__172_carry__5/O[1]
                         net (fo=10, routed)          0.750    12.663    w_light/count0__172_carry__5_n_6
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.303    12.966 r  w_light/count0__247_carry_i_1/O
                         net (fo=1, routed)           0.000    12.966    w_light/count0__247_carry_i_1_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  w_light/count0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    13.367    w_light/count0__247_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.701 r  w_light/count0__247_carry__0/O[1]
                         net (fo=1, routed)           0.425    14.125    w_light/count0__247_carry__0_n_6
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.428 r  w_light/count0__281_carry_i_2/O
                         net (fo=1, routed)           0.000    14.428    w_light/count0__281_carry_i_2_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.826 r  w_light/count0__281_carry/CO[3]
                         net (fo=1, routed)           0.000    14.826    w_light/count0__281_carry_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.160 r  w_light/count0__281_carry__0/O[1]
                         net (fo=1, routed)           0.638    15.799    w_light/count0__281_carry__0_n_6
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.102 r  w_light/count0__305_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.102    w_light/count0__305_carry__2_i_3_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.682 r  w_light/count0__305_carry__2/O[2]
                         net (fo=2, routed)           0.545    17.227    w_light/count0__305_carry__2_n_5
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    17.909 r  w_light/count0__350_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.909    w_light/count0__350_carry__1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.163 r  w_light/count0__350_carry__2/CO[0]
                         net (fo=12, routed)          0.455    18.617    w_light/count0__350_carry__2_n_3
    SLICE_X59Y30         LUT3 (Prop_lut3_I1_O)        0.367    18.984 r  w_light/count[9]_i_1/O
                         net (fo=1, routed)           0.000    18.984    w_light/count[9]_i_1_n_0
    SLICE_X59Y30         FDCE                                         r  w_light/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    w_light/CLK
    SLICE_X59Y30         FDCE                                         r  w_light/count_reg[9]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y30         FDCE (Setup_fdce_C_D)        0.031    15.104    w_light/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -18.984    
  -------------------------------------------------------------------
                         slack                                 -3.881    

Slack (VIOLATED) :        -3.860ns  (required time - arrival time)
  Source:                 w_light/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.750ns  (logic 8.036ns (58.444%)  route 5.714ns (41.556%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    w_light/CLK
    SLICE_X59Y30         FDCE                                         r  w_light/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  w_light/count_reg[9]/Q
                         net (fo=2, routed)           0.586     6.189    w_light/count[9]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.845 r  w_light/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    w_light/count1_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.179 r  w_light/count1_carry__2/O[1]
                         net (fo=21, routed)          0.941     8.120    w_light/count1[14]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.303     8.423 r  w_light/count0__114_carry__2_i_3/O
                         net (fo=1, routed)           0.606     9.028    w_light/count0__114_carry__2_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.535 r  w_light/count0__114_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.535    w_light/count0__114_carry__2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.869 r  w_light/count0__114_carry__3/O[1]
                         net (fo=3, routed)           0.844    10.713    w_light/count0__114_carry__3_n_6
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.303    11.016 r  w_light/count0__172_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.016    w_light/count0__172_carry__4_i_7_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.566 r  w_light/count0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.566    w_light/count0__172_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.900 r  w_light/count0__172_carry__5/O[1]
                         net (fo=10, routed)          0.750    12.650    w_light/count0__172_carry__5_n_6
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.303    12.953 r  w_light/count0__247_carry_i_1/O
                         net (fo=1, routed)           0.000    12.953    w_light/count0__247_carry_i_1_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.354 r  w_light/count0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    w_light/count0__247_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.688 r  w_light/count0__247_carry__0/O[1]
                         net (fo=1, routed)           0.425    14.112    w_light/count0__247_carry__0_n_6
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.415 r  w_light/count0__281_carry_i_2/O
                         net (fo=1, routed)           0.000    14.415    w_light/count0__281_carry_i_2_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.813 r  w_light/count0__281_carry/CO[3]
                         net (fo=1, routed)           0.000    14.813    w_light/count0__281_carry_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.147 r  w_light/count0__281_carry__0/O[1]
                         net (fo=1, routed)           0.638    15.785    w_light/count0__281_carry__0_n_6
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.088 r  w_light/count0__305_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.088    w_light/count0__305_carry__2_i_3_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.668 r  w_light/count0__305_carry__2/O[2]
                         net (fo=2, routed)           0.545    17.214    w_light/count0__305_carry__2_n_5
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    17.896 r  w_light/count0__350_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.896    w_light/count0__350_carry__1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.150 r  w_light/count0__350_carry__2/CO[0]
                         net (fo=12, routed)          0.380    18.529    w_light/count0__350_carry__2_n_3
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.367    18.896 r  w_light/count[5]_i_1/O
                         net (fo=1, routed)           0.000    18.896    w_light/count[5]_i_1_n_0
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441    14.782    w_light/CLK
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[5]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y28         FDCE (Setup_fdce_C_D)        0.029    15.036    w_light/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -18.896    
  -------------------------------------------------------------------
                         slack                                 -3.860    

Slack (VIOLATED) :        -3.856ns  (required time - arrival time)
  Source:                 w_light/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.815ns  (logic 8.168ns (59.123%)  route 5.647ns (40.877%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.557     5.078    w_light/CLK
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  w_light/count_reg[6]/Q
                         net (fo=2, routed)           0.536     6.070    w_light/count[6]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.744 r  w_light/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    w_light/count1_carry__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  w_light/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.858    w_light/count1_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.192 r  w_light/count1_carry__2/O[1]
                         net (fo=21, routed)          0.941     8.133    w_light/count1[14]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.303     8.436 r  w_light/count0__114_carry__2_i_3/O
                         net (fo=1, routed)           0.606     9.042    w_light/count0__114_carry__2_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.549 r  w_light/count0__114_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.549    w_light/count0__114_carry__2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.883 r  w_light/count0__114_carry__3/O[1]
                         net (fo=3, routed)           0.844    10.726    w_light/count0__114_carry__3_n_6
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.303    11.029 r  w_light/count0__172_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.029    w_light/count0__172_carry__4_i_7_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.579 r  w_light/count0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.579    w_light/count0__172_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.913 r  w_light/count0__172_carry__5/O[1]
                         net (fo=10, routed)          0.750    12.663    w_light/count0__172_carry__5_n_6
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.303    12.966 r  w_light/count0__247_carry_i_1/O
                         net (fo=1, routed)           0.000    12.966    w_light/count0__247_carry_i_1_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  w_light/count0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    13.367    w_light/count0__247_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.701 r  w_light/count0__247_carry__0/O[1]
                         net (fo=1, routed)           0.425    14.125    w_light/count0__247_carry__0_n_6
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.428 r  w_light/count0__281_carry_i_2/O
                         net (fo=1, routed)           0.000    14.428    w_light/count0__281_carry_i_2_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.826 r  w_light/count0__281_carry/CO[3]
                         net (fo=1, routed)           0.000    14.826    w_light/count0__281_carry_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.160 r  w_light/count0__281_carry__0/O[1]
                         net (fo=1, routed)           0.638    15.799    w_light/count0__281_carry__0_n_6
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.102 r  w_light/count0__305_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.102    w_light/count0__305_carry__2_i_3_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.682 r  w_light/count0__305_carry__2/O[2]
                         net (fo=2, routed)           0.545    17.227    w_light/count0__305_carry__2_n_5
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    17.909 r  w_light/count0__350_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.909    w_light/count0__350_carry__1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.163 r  w_light/count0__350_carry__2/CO[0]
                         net (fo=12, routed)          0.364    18.526    w_light/count0__350_carry__2_n_3
    SLICE_X55Y30         LUT3 (Prop_lut3_I1_O)        0.367    18.893 r  w_light/count[13]_i_1/O
                         net (fo=1, routed)           0.000    18.893    w_light/count[13]_i_1_n_0
    SLICE_X55Y30         FDCE                                         r  w_light/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441    14.782    w_light/CLK
    SLICE_X55Y30         FDCE                                         r  w_light/count_reg[13]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y30         FDCE (Setup_fdce_C_D)        0.031    15.038    w_light/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -18.893    
  -------------------------------------------------------------------
                         slack                                 -3.856    

Slack (VIOLATED) :        -3.855ns  (required time - arrival time)
  Source:                 w_light/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.747ns  (logic 8.036ns (58.457%)  route 5.711ns (41.543%))
  Logic Levels:           19  (CARRY4=13 LUT2=2 LUT3=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.625     5.146    w_light/CLK
    SLICE_X59Y30         FDCE                                         r  w_light/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  w_light/count_reg[9]/Q
                         net (fo=2, routed)           0.586     6.189    w_light/count[9]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.845 r  w_light/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    w_light/count1_carry__1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.179 r  w_light/count1_carry__2/O[1]
                         net (fo=21, routed)          0.941     8.120    w_light/count1[14]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.303     8.423 r  w_light/count0__114_carry__2_i_3/O
                         net (fo=1, routed)           0.606     9.028    w_light/count0__114_carry__2_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.535 r  w_light/count0__114_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.535    w_light/count0__114_carry__2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.869 r  w_light/count0__114_carry__3/O[1]
                         net (fo=3, routed)           0.844    10.713    w_light/count0__114_carry__3_n_6
    SLICE_X61Y31         LUT3 (Prop_lut3_I2_O)        0.303    11.016 r  w_light/count0__172_carry__4_i_7/O
                         net (fo=1, routed)           0.000    11.016    w_light/count0__172_carry__4_i_7_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.566 r  w_light/count0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.566    w_light/count0__172_carry__4_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.900 r  w_light/count0__172_carry__5/O[1]
                         net (fo=10, routed)          0.750    12.650    w_light/count0__172_carry__5_n_6
    SLICE_X59Y31         LUT3 (Prop_lut3_I1_O)        0.303    12.953 r  w_light/count0__247_carry_i_1/O
                         net (fo=1, routed)           0.000    12.953    w_light/count0__247_carry_i_1_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.354 r  w_light/count0__247_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    w_light/count0__247_carry_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.688 r  w_light/count0__247_carry__0/O[1]
                         net (fo=1, routed)           0.425    14.112    w_light/count0__247_carry__0_n_6
    SLICE_X58Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.415 r  w_light/count0__281_carry_i_2/O
                         net (fo=1, routed)           0.000    14.415    w_light/count0__281_carry_i_2_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.813 r  w_light/count0__281_carry/CO[3]
                         net (fo=1, routed)           0.000    14.813    w_light/count0__281_carry_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.147 r  w_light/count0__281_carry__0/O[1]
                         net (fo=1, routed)           0.638    15.785    w_light/count0__281_carry__0_n_6
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.303    16.088 r  w_light/count0__305_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.088    w_light/count0__305_carry__2_i_3_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.668 r  w_light/count0__305_carry__2/O[2]
                         net (fo=2, routed)           0.545    17.214    w_light/count0__305_carry__2_n_5
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    17.896 r  w_light/count0__350_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.896    w_light/count0__350_carry__1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.150 r  w_light/count0__350_carry__2/CO[0]
                         net (fo=12, routed)          0.377    18.526    w_light/count0__350_carry__2_n_3
    SLICE_X57Y28         LUT3 (Prop_lut3_I1_O)        0.367    18.893 r  w_light/count[12]_i_1/O
                         net (fo=1, routed)           0.000    18.893    w_light/count[12]_i_1_n_0
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441    14.782    w_light/CLK
    SLICE_X57Y28         FDCE                                         r  w_light/count_reg[12]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y28         FDCE (Setup_fdce_C_D)        0.031    15.038    w_light/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -18.893    
  -------------------------------------------------------------------
                         slack                                 -3.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 disp/digit_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/digit_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.474    disp/CLK
    SLICE_X62Y35         FDCE                                         r  disp/digit_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  disp/digit_count_reg[7]/Q
                         net (fo=5, routed)           0.073     1.688    disp/digit_count[7]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.733 r  disp/digit_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.733    disp/digit_count_0[3]
    SLICE_X63Y35         FDCE                                         r  disp/digit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.861     1.988    disp/CLK
    SLICE_X63Y35         FDCE                                         r  disp/digit_count_reg[3]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X63Y35         FDCE (Hold_fdce_C_D)         0.092     1.579    disp/digit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ctr/counters_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.480%)  route 0.170ns (44.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    ctr/CLK
    SLICE_X64Y21         FDCE                                         r  ctr/counters_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  ctr/counters_reg[12]/Q
                         net (fo=6, routed)           0.170     1.802    ctr/counters_reg_n_0_[12]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.048     1.850 r  ctr/counters[15]_i_2/O
                         net (fo=1, routed)           0.000     1.850    ctr/plusOp[15]
    SLICE_X64Y22         FDCE                                         r  ctr/counters_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    ctr/CLK
    SLICE_X64Y22         FDCE                                         r  ctr/counters_reg[15]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.131     1.612    ctr/counters_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ctr/counters_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.128%)  route 0.170ns (44.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    ctr/CLK
    SLICE_X64Y21         FDCE                                         r  ctr/counters_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  ctr/counters_reg[12]/Q
                         net (fo=6, routed)           0.170     1.802    ctr/counters_reg_n_0_[12]
    SLICE_X64Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.847 r  ctr/counters[14]_i_1/O
                         net (fo=1, routed)           0.000     1.847    ctr/plusOp[14]
    SLICE_X64Y22         FDCE                                         r  ctr/counters_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    ctr/CLK
    SLICE_X64Y22         FDCE                                         r  ctr/counters_reg[14]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.120     1.601    ctr/counters_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/digit_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/digit_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.474    disp/CLK
    SLICE_X63Y35         FDCE                                         r  disp/digit_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp/digit_count_reg[4]/Q
                         net (fo=10, routed)          0.170     1.785    disp/digit_count[4]
    SLICE_X63Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  disp/digit_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.830    disp/digit_count_0[5]
    SLICE_X63Y35         FDCE                                         r  disp/digit_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.861     1.988    disp/CLK
    SLICE_X63Y35         FDCE                                         r  disp/digit_count_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y35         FDCE (Hold_fdce_C_D)         0.092     1.566    disp/digit_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ctr/counters_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.251ns (61.875%)  route 0.155ns (38.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    ctr/CLK
    SLICE_X64Y23         FDCE                                         r  ctr/counters_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.148     1.614 r  ctr/counters_reg[1]/Q
                         net (fo=7, routed)           0.155     1.769    ctr/counters_reg_n_0_[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.103     1.872 r  ctr/counters[3]_i_2/O
                         net (fo=1, routed)           0.000     1.872    ctr/counters[3]_i_2_n_0
    SLICE_X64Y23         FDCE                                         r  ctr/counters_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    ctr/CLK
    SLICE_X64Y23         FDCE                                         r  ctr/counters_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.131     1.597    ctr/counters_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 disp/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/digit_sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.470    disp/CLK
    SLICE_X64Y30         FDCE                                         r  disp/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  disp/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.186     1.820    disp/digit_sel[1]
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.865 r  disp/digit_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    disp/digit_sel[1]_i_1_n_0
    SLICE_X64Y30         FDCE                                         r  disp/digit_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     1.983    disp/CLK
    SLICE_X64Y30         FDCE                                         r  disp/digit_sel_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y30         FDCE (Hold_fdce_C_D)         0.120     1.590    disp/digit_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ctr/counters_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.247ns (61.496%)  route 0.155ns (38.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    ctr/CLK
    SLICE_X64Y23         FDCE                                         r  ctr/counters_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.148     1.614 r  ctr/counters_reg[1]/Q
                         net (fo=7, routed)           0.155     1.769    ctr/counters_reg_n_0_[1]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.099     1.868 r  ctr/counters[2]_i_1/O
                         net (fo=1, routed)           0.000     1.868    ctr/counters[2]_i_1_n_0
    SLICE_X64Y23         FDCE                                         r  ctr/counters_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    ctr/CLK
    SLICE_X64Y23         FDCE                                         r  ctr/counters_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.121     1.587    ctr/counters_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 ctr/counters_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    ctr/CLK
    SLICE_X65Y22         FDCE                                         r  ctr/counters_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  ctr/counters_reg[11]/Q
                         net (fo=3, routed)           0.161     1.757    ctr/L[11]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.102     1.859 r  ctr/counters[11]_i_2/O
                         net (fo=1, routed)           0.000     1.859    ctr/counters[11]_i_2_n_0
    SLICE_X65Y22         FDCE                                         r  ctr/counters_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    ctr/CLK
    SLICE_X65Y22         FDCE                                         r  ctr/counters_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDCE (Hold_fdce_C_D)         0.107     1.575    ctr/counters_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 disp/digit_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/digit_sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.570%)  route 0.205ns (52.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.474    disp/CLK
    SLICE_X62Y36         FDCE                                         r  disp/digit_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  disp/digit_count_reg[8]/Q
                         net (fo=6, routed)           0.205     1.820    disp/digit_count[8]
    SLICE_X62Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  disp/digit_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    disp/digit_sel[0]_i_1_n_0
    SLICE_X62Y36         FDCE                                         r  disp/digit_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.861     1.988    disp/CLK
    SLICE_X62Y36         FDCE                                         r  disp/digit_sel_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y36         FDCE (Hold_fdce_C_D)         0.092     1.566    disp/digit_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 disp/digit_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/digit_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.675%)  route 0.204ns (52.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.591     1.474    disp/CLK
    SLICE_X62Y35         FDCE                                         r  disp/digit_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  disp/digit_count_reg[7]/Q
                         net (fo=5, routed)           0.204     1.819    disp/digit_count[7]
    SLICE_X62Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.864 r  disp/digit_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.864    disp/digit_count_0[6]
    SLICE_X62Y35         FDCE                                         r  disp/digit_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.861     1.988    disp/CLK
    SLICE_X62Y35         FDCE                                         r  disp/digit_count_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y35         FDCE (Hold_fdce_C_D)         0.091     1.565    disp/digit_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   pause_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   reset_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   ctr/counters_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   ctr/counters_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   ctr/counters_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   ctr/counters_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   ctr/counters_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   ctr/counters_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   ctr/counters_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   pause_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   pause_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   reset_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   ctr/counters_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   ctr/counters_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   ctr/counters_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   ctr/counters_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   ctr/counters_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   ctr/counters_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   pause_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   pause_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   reset_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   ctr/counters_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   ctr/counters_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   ctr/counters_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   ctr/counters_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   ctr/counters_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   ctr/counters_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.518ns (14.435%)  route 3.070ns (85.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  reset_reg/Q
                         net (fo=46, routed)          3.070     8.669    w_light/AR[0]
    SLICE_X61Y26         FDCE                                         f  w_light/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    14.844    w_light/CLK
    SLICE_X61Y26         FDCE                                         r  w_light/count_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.664    w_light/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/digit_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.518ns (15.107%)  route 2.911ns (84.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  reset_reg/Q
                         net (fo=46, routed)          2.911     8.509    disp/AR[0]
    SLICE_X61Y35         FDCE                                         f  disp/digit_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.513    14.854    disp/CLK
    SLICE_X61Y35         FDCE                                         r  disp/digit_count_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y35         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    disp/digit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/digit_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.518ns (15.107%)  route 2.911ns (84.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  reset_reg/Q
                         net (fo=46, routed)          2.911     8.509    disp/AR[0]
    SLICE_X61Y35         FDCE                                         f  disp/digit_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.513    14.854    disp/CLK
    SLICE_X61Y35         FDCE                                         r  disp/digit_count_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y35         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    disp/digit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.518ns (15.646%)  route 2.793ns (84.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  reset_reg/Q
                         net (fo=46, routed)          2.793     8.391    w_light/AR[0]
    SLICE_X58Y26         FDCE                                         f  w_light/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    14.844    w_light/CLK
    SLICE_X58Y26         FDCE                                         r  w_light/count_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.664    w_light/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.518ns (15.646%)  route 2.793ns (84.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  reset_reg/Q
                         net (fo=46, routed)          2.793     8.391    w_light/AR[0]
    SLICE_X58Y26         FDCE                                         f  w_light/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    14.844    w_light/CLK
    SLICE_X58Y26         FDCE                                         r  w_light/count_reg[2]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.664    w_light/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.518ns (15.646%)  route 2.793ns (84.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  reset_reg/Q
                         net (fo=46, routed)          2.793     8.391    w_light/AR[0]
    SLICE_X58Y26         FDCE                                         f  w_light/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.503    14.844    w_light/CLK
    SLICE_X58Y26         FDCE                                         r  w_light/count_reg[3]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.664    w_light/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.518ns (16.433%)  route 2.634ns (83.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  reset_reg/Q
                         net (fo=46, routed)          2.634     8.233    w_light/AR[0]
    SLICE_X57Y29         FDCE                                         f  w_light/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442    14.783    w_light/CLK
    SLICE_X57Y29         FDCE                                         r  w_light/count_reg[11]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    w_light/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.518ns (16.433%)  route 2.634ns (83.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  reset_reg/Q
                         net (fo=46, routed)          2.634     8.233    w_light/AR[0]
    SLICE_X57Y29         FDCE                                         f  w_light/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442    14.783    w_light/CLK
    SLICE_X57Y29         FDCE                                         r  w_light/count_reg[14]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    w_light/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.518ns (16.433%)  route 2.634ns (83.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  reset_reg/Q
                         net (fo=46, routed)          2.634     8.233    w_light/AR[0]
    SLICE_X57Y29         FDCE                                         f  w_light/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442    14.783    w_light/CLK
    SLICE_X57Y29         FDCE                                         r  w_light/count_reg[15]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    w_light/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.518ns (16.433%)  route 2.634ns (83.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  reset_reg/Q
                         net (fo=46, routed)          2.634     8.233    w_light/AR[0]
    SLICE_X57Y29         FDCE                                         f  w_light/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442    14.783    w_light/CLK
    SLICE_X57Y29         FDCE                                         r  w_light/count_reg[7]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    w_light/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_light/warning_light_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.164ns (29.418%)  route 0.393ns (70.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  reset_reg/Q
                         net (fo=46, routed)          0.393     1.999    w_light/AR[0]
    SLICE_X60Y21         FDCE                                         f  w_light/warning_light_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     1.979    w_light/CLK
    SLICE_X60Y21         FDCE                                         r  w_light/warning_light_reg/C
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    w_light/warning_light_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.203%)  route 0.609ns (78.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  reset_reg/Q
                         net (fo=46, routed)          0.609     2.215    ctr/AR[0]
    SLICE_X64Y21         FDCE                                         f  ctr/counters_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.854     1.981    ctr/CLK
    SLICE_X64Y21         FDCE                                         r  ctr/counters_reg[12]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X64Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.436    ctr/counters_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.203%)  route 0.609ns (78.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  reset_reg/Q
                         net (fo=46, routed)          0.609     2.215    ctr/AR[0]
    SLICE_X64Y21         FDCE                                         f  ctr/counters_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.854     1.981    ctr/CLK
    SLICE_X64Y21         FDCE                                         r  ctr/counters_reg[13]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X64Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.436    ctr/counters_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.757%)  route 0.666ns (80.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  reset_reg/Q
                         net (fo=46, routed)          0.666     2.271    ctr/AR[0]
    SLICE_X64Y22         FDCE                                         f  ctr/counters_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    ctr/CLK
    SLICE_X64Y22         FDCE                                         r  ctr/counters_reg[14]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X64Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    ctr/counters_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.757%)  route 0.666ns (80.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  reset_reg/Q
                         net (fo=46, routed)          0.666     2.271    ctr/AR[0]
    SLICE_X64Y22         FDCE                                         f  ctr/counters_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    ctr/CLK
    SLICE_X64Y22         FDCE                                         r  ctr/counters_reg[15]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X64Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    ctr/counters_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.757%)  route 0.666ns (80.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  reset_reg/Q
                         net (fo=46, routed)          0.666     2.271    ctr/AR[0]
    SLICE_X65Y22         FDCE                                         f  ctr/counters_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    ctr/CLK
    SLICE_X65Y22         FDCE                                         r  ctr/counters_reg[10]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X65Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    ctr/counters_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.757%)  route 0.666ns (80.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  reset_reg/Q
                         net (fo=46, routed)          0.666     2.271    ctr/AR[0]
    SLICE_X65Y22         FDCE                                         f  ctr/counters_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    ctr/CLK
    SLICE_X65Y22         FDCE                                         r  ctr/counters_reg[11]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X65Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    ctr/counters_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.757%)  route 0.666ns (80.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  reset_reg/Q
                         net (fo=46, routed)          0.666     2.271    ctr/AR[0]
    SLICE_X65Y22         FDCE                                         f  ctr/counters_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    ctr/CLK
    SLICE_X65Y22         FDCE                                         r  ctr/counters_reg[8]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X65Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    ctr/counters_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.164ns (19.757%)  route 0.666ns (80.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  reset_reg/Q
                         net (fo=46, routed)          0.666     2.271    ctr/AR[0]
    SLICE_X65Y22         FDCE                                         f  ctr/counters_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    ctr/CLK
    SLICE_X65Y22         FDCE                                         r  ctr/counters_reg[9]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X65Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    ctr/counters_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/counters_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.164ns (18.933%)  route 0.702ns (81.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  reset_reg/Q
                         net (fo=46, routed)          0.702     2.307    ctr/AR[0]
    SLICE_X64Y23         FDCE                                         f  ctr/counters_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    ctr/CLK
    SLICE_X64Y23         FDCE                                         r  ctr/counters_reg[0]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X64Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.433    ctr/counters_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.874    





