INFO: [VRFC 10-2263] Analyzing Verilog file "H:/magic_code/lab7_step4__2/lab7_step4__2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
