# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../PWM_proj_v19.srcs/sources_1/new/generator.sv" \
"../../../../PWM_proj_v19.srcs/sources_1/new/output_controller.sv" \
"../../../../PWM_proj_v19.srcs/sources_1/new/pwm_module.sv" \
"../../../../PWM_proj_v19.srcs/sim_1/new/generator_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
