From 4fb990ec29be704d5f2c237c364673a14061cdaf Mon Sep 17 00:00:00 2001
From: Kedareswara rao Appana <appana.durga.rao@xilinx.com>
Date: Thu, 10 Sep 2015 22:24:57 +0530
Subject: [PATCH 55/77] net: ethernet: xilinx: Add Xilinx AXI Ethernet DT
 Binding Documentation

This patch adds device-tree binding doc for axi ethernet driver.

Signed-off-by: Kedareswara rao Appana <appanad@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
[zou:Original patch taken from
https://github.com/Xilinx/linux-xlnx.git Petalinux 2015.4]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 .../devicetree/bindings/net/xilinx_axienet.txt     |   39 ++++++++++++++++++++
 1 files changed, 39 insertions(+), 0 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/net/xilinx_axienet.txt

diff --git a/Documentation/devicetree/bindings/net/xilinx_axienet.txt b/Documentation/devicetree/bindings/net/xilinx_axienet.txt
new file mode 100644
index 0000000..caf3d35
--- /dev/null
+++ b/Documentation/devicetree/bindings/net/xilinx_axienet.txt
@@ -0,0 +1,39 @@
+Xilinx Axi Ethernet controller Device Tree Bindings
+---------------------------------------------------------
+
+Required properties:
+- compatible		: Should be "xlnx,axi-ethernet-1.00.a" or
+			  "xlnx,axi-ethernet-1.01.a" or
+			  "xlnx,axi-ethernet-2.01.a" for Axi Ethenret 1G MAC
+			  controllers and "xlnx,ten-gig-eth-mac" for Axi
+			  Ethernet 10G MAC controllers.
+- reg			: Physical base address and size of the Axi 1G/10G
+			  Ethernet registers map.
+- interrupts		: Property with a value describing the interrupt
+			  number.
+- interrupt-parent	: Must be core interrupt controller.
+- phy-handle		: See ethernet.txt file in the same directory.
+- local-mac-address	: See ethernet.txt file in the same directory.
+- phy-mode		: see ethernet.txt file in the same directory.
+
+Optional properties:
+- xlnx,rxmem		: Max Rx Memory size.
+- xlnx,txcsum		: Checks for tx checksum.
+- xlnx,rxcsum		: Check for rx checksum.
+- xlnx,phy-type		: Phy device type.
+- dma-coherent		: For ACP port designs to allocate cohernet memory.
+- xlnx,eth-hasnobuf	: Used when 1G MAC is configured in non processor mode.
+
+Example:
+
+	axi_ethernet_eth_buf: axi-ethernet@44a00000 {
+			axistream-connected = <&axi_dma_1>;
+			compatible = "xlnx,axi-ethernet-buffer-2.0",
+				      "xlnx,axi-ethernet-1.00.a";
+			reg = <0x44a00000 0x40000>;
+			interrupt-parent = <&microblaze_1_axi_intc>;
+			interrupts = <4 2>;
+			local-mac-address = [00 0a 35 00 00 00];
+			phy-handle = <&phy0>;
+			phy-mode = "sgmii";
+	}
-- 
1.7.5.4

