#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Mon May 13 14:49:00 2019
# Process ID: 13544
# Current directory: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2528 C:\Users\cmrnn\Desktop\SoftcoreSoCFPGA\Final Project\Vivado Project\project3D.xpr
# Log file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/vivado.log
# Journal file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/Vivado Project/project3D.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/cmrnn/workspace/3D/Debug/3D.elf'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 848.465 ; gain = 162.379
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/SDK Projects/3daccel_cpp/Debug/3daccel.elf}}
set_property used_in_simulation 0 [get_files {C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/SDK Projects/3daccel_cpp/Debug/3daccel.elf}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final'
WARNING: [Vivado 12-818] No files matched 'Project/SDK'
WARNING: [Vivado 12-818] No files matched 'Projects/3daccel_cpp/Debug/3daccel.elf'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
add_files -fileset sim_1 -norecurse {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/SDK Projects/3daccel_cpp/Debug/3daccel.elf}}
set_property SCOPED_TO_REF "" [get_files -all -of_objects [get_fileset sim_1] {C:/Users/cmrnn/workspace/3D/Debug/3D.elf}]
set_property SCOPED_TO_CELLS { } [get_files -all -of_objects [get_fileset sim_1] {C:/Users/cmrnn/workspace/3D/Debug/3D.elf}]
set_property SCOPED_TO_REF cpu [get_files -all -of_objects [get_fileset sources_1] {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/SDK Projects/3daccel_cpp/Debug/3daccel.elf}}]
set_property SCOPED_TO_CELLS { inst/microblaze_I } [get_files -all -of_objects [get_fileset sources_1] {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/SDK Projects/3daccel_cpp/Debug/3daccel.elf}}]
set_property SCOPED_TO_REF cpu [get_files -all -of_objects [get_fileset sim_1] {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/SDK Projects/3daccel_cpp/Debug/3daccel.elf}}]
set_property SCOPED_TO_CELLS { inst/microblaze_I } [get_files -all -of_objects [get_fileset sim_1] {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Final Project/SDK Projects/3daccel_cpp/Debug/3daccel.elf}}]
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 13 15:02:10 2019...
