
Micro-lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006890  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08006a90  08006a90  00016a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c78  08006c78  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006c78  08006c78  00016c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c80  08006c80  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c80  08006c80  00016c80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c84  08006c84  00016c84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006c88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000394  20000070  08006cf8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000404  08006cf8  00020404  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012aec  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ec  00000000  00000000  00032b8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea8  00000000  00000000  00035378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d90  00000000  00000000  00036220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028d69  00000000  00000000  00036fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013712  00000000  00000000  0005fd19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fcea3  00000000  00000000  0007342b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001702ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040d4  00000000  00000000  00170320  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	08006a78 	.word	0x08006a78

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	08006a78 	.word	0x08006a78

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b08a      	sub	sp, #40	; 0x28
 80005f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005fa:	f107 0314 	add.w	r3, r7, #20
 80005fe:	2200      	movs	r2, #0
 8000600:	601a      	str	r2, [r3, #0]
 8000602:	605a      	str	r2, [r3, #4]
 8000604:	609a      	str	r2, [r3, #8]
 8000606:	60da      	str	r2, [r3, #12]
 8000608:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800060a:	4b23      	ldr	r3, [pc, #140]	; (8000698 <MX_GPIO_Init+0xa4>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060e:	4a22      	ldr	r2, [pc, #136]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000610:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000614:	6313      	str	r3, [r2, #48]	; 0x30
 8000616:	4b20      	ldr	r3, [pc, #128]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800061e:	613b      	str	r3, [r7, #16]
 8000620:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000622:	4b1d      	ldr	r3, [pc, #116]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	4a1c      	ldr	r2, [pc, #112]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000628:	f043 0301 	orr.w	r3, r3, #1
 800062c:	6313      	str	r3, [r2, #48]	; 0x30
 800062e:	4b1a      	ldr	r3, [pc, #104]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800063a:	4b17      	ldr	r3, [pc, #92]	; (8000698 <MX_GPIO_Init+0xa4>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	4a16      	ldr	r2, [pc, #88]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000640:	f043 0308 	orr.w	r3, r3, #8
 8000644:	6313      	str	r3, [r2, #48]	; 0x30
 8000646:	4b14      	ldr	r3, [pc, #80]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	f003 0308 	and.w	r3, r3, #8
 800064e:	60bb      	str	r3, [r7, #8]
 8000650:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000652:	4b11      	ldr	r3, [pc, #68]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000656:	4a10      	ldr	r2, [pc, #64]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000658:	f043 0302 	orr.w	r3, r3, #2
 800065c:	6313      	str	r3, [r2, #48]	; 0x30
 800065e:	4b0e      	ldr	r3, [pc, #56]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000662:	f003 0302 	and.w	r3, r3, #2
 8000666:	607b      	str	r3, [r7, #4]
 8000668:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_RESET);
 800066a:	2200      	movs	r2, #0
 800066c:	2180      	movs	r1, #128	; 0x80
 800066e:	480b      	ldr	r0, [pc, #44]	; (800069c <MX_GPIO_Init+0xa8>)
 8000670:	f001 fefa 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Blue_Pin;
 8000674:	2380      	movs	r3, #128	; 0x80
 8000676:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000678:	2301      	movs	r3, #1
 800067a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067c:	2300      	movs	r3, #0
 800067e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000680:	2300      	movs	r3, #0
 8000682:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Blue_GPIO_Port, &GPIO_InitStruct);
 8000684:	f107 0314 	add.w	r3, r7, #20
 8000688:	4619      	mov	r1, r3
 800068a:	4804      	ldr	r0, [pc, #16]	; (800069c <MX_GPIO_Init+0xa8>)
 800068c:	f001 fd40 	bl	8002110 <HAL_GPIO_Init>

}
 8000690:	bf00      	nop
 8000692:	3728      	adds	r7, #40	; 0x28
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	40023800 	.word	0x40023800
 800069c:	40020400 	.word	0x40020400

080006a0 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80006a4:	4b0b      	ldr	r3, [pc, #44]	; (80006d4 <MX_IWDG_Init+0x34>)
 80006a6:	4a0c      	ldr	r2, [pc, #48]	; (80006d8 <MX_IWDG_Init+0x38>)
 80006a8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80006aa:	4b0a      	ldr	r3, [pc, #40]	; (80006d4 <MX_IWDG_Init+0x34>)
 80006ac:	2206      	movs	r2, #6
 80006ae:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 80006b0:	4b08      	ldr	r3, [pc, #32]	; (80006d4 <MX_IWDG_Init+0x34>)
 80006b2:	f640 72ff 	movw	r2, #4095	; 0xfff
 80006b6:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 80006b8:	4b06      	ldr	r3, [pc, #24]	; (80006d4 <MX_IWDG_Init+0x34>)
 80006ba:	f640 72ff 	movw	r2, #4095	; 0xfff
 80006be:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80006c0:	4804      	ldr	r0, [pc, #16]	; (80006d4 <MX_IWDG_Init+0x34>)
 80006c2:	f001 ff04 	bl	80024ce <HAL_IWDG_Init>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80006cc:	f001 f888 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80006d0:	bf00      	nop
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	2000008c 	.word	0x2000008c
 80006d8:	40003000 	.word	0x40003000

080006dc <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80006e0:	f3bf 8f4f 	dsb	sy
}
 80006e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80006e6:	f3bf 8f6f 	isb	sy
}
 80006ea:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80006ec:	4b0d      	ldr	r3, [pc, #52]	; (8000724 <SCB_EnableICache+0x48>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80006f4:	f3bf 8f4f 	dsb	sy
}
 80006f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80006fa:	f3bf 8f6f 	isb	sy
}
 80006fe:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000700:	4b08      	ldr	r3, [pc, #32]	; (8000724 <SCB_EnableICache+0x48>)
 8000702:	695b      	ldr	r3, [r3, #20]
 8000704:	4a07      	ldr	r2, [pc, #28]	; (8000724 <SCB_EnableICache+0x48>)
 8000706:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800070a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800070c:	f3bf 8f4f 	dsb	sy
}
 8000710:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000712:	f3bf 8f6f 	isb	sy
}
 8000716:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000718:	bf00      	nop
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	e000ed00 	.word	0xe000ed00

08000728 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000728:	b480      	push	{r7}
 800072a:	b085      	sub	sp, #20
 800072c:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800072e:	4b1f      	ldr	r3, [pc, #124]	; (80007ac <SCB_EnableDCache+0x84>)
 8000730:	2200      	movs	r2, #0
 8000732:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000736:	f3bf 8f4f 	dsb	sy
}
 800073a:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800073c:	4b1b      	ldr	r3, [pc, #108]	; (80007ac <SCB_EnableDCache+0x84>)
 800073e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000742:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	0b5b      	lsrs	r3, r3, #13
 8000748:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800074c:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	08db      	lsrs	r3, r3, #3
 8000752:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000756:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	015a      	lsls	r2, r3, #5
 800075c:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000760:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000762:	68ba      	ldr	r2, [r7, #8]
 8000764:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000766:	4911      	ldr	r1, [pc, #68]	; (80007ac <SCB_EnableDCache+0x84>)
 8000768:	4313      	orrs	r3, r2
 800076a:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	1e5a      	subs	r2, r3, #1
 8000772:	60ba      	str	r2, [r7, #8]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d1ef      	bne.n	8000758 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	1e5a      	subs	r2, r3, #1
 800077c:	60fa      	str	r2, [r7, #12]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d1e5      	bne.n	800074e <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000782:	f3bf 8f4f 	dsb	sy
}
 8000786:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000788:	4b08      	ldr	r3, [pc, #32]	; (80007ac <SCB_EnableDCache+0x84>)
 800078a:	695b      	ldr	r3, [r3, #20]
 800078c:	4a07      	ldr	r2, [pc, #28]	; (80007ac <SCB_EnableDCache+0x84>)
 800078e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000792:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000794:	f3bf 8f4f 	dsb	sy
}
 8000798:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800079a:	f3bf 8f6f 	isb	sy
}
 800079e:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80007a0:	bf00      	nop
 80007a2:	3714      	adds	r7, #20
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr
 80007ac:	e000ed00 	.word	0xe000ed00

080007b0 <uart_print>:
void SystemClock_Config(void);
static void MPU_Config(void);
/* USER CODE BEGIN PFP */
// Print character to terminal
void uart_print(unsigned char x)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b083      	sub	sp, #12
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	4603      	mov	r3, r0
 80007b8:	71fb      	strb	r3, [r7, #7]
	USART3->TDR =(x);
 80007ba:	4a08      	ldr	r2, [pc, #32]	; (80007dc <uart_print+0x2c>)
 80007bc:	79fb      	ldrb	r3, [r7, #7]
 80007be:	6293      	str	r3, [r2, #40]	; 0x28
	while(!((USART3->ISR)&USART_ISR_TC)){;}
 80007c0:	bf00      	nop
 80007c2:	4b06      	ldr	r3, [pc, #24]	; (80007dc <uart_print+0x2c>)
 80007c4:	69db      	ldr	r3, [r3, #28]
 80007c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d0f9      	beq.n	80007c2 <uart_print+0x12>
}
 80007ce:	bf00      	nop
 80007d0:	bf00      	nop
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	40004800 	.word	0x40004800

080007e0 <char_is_endmessage>:

uint8_t char_is_endmessage(char c)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	71fb      	strb	r3, [r7, #7]
	if (c == '\r' || c == '\n')
 80007ea:	79fb      	ldrb	r3, [r7, #7]
 80007ec:	2b0d      	cmp	r3, #13
 80007ee:	d002      	beq.n	80007f6 <char_is_endmessage+0x16>
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	2b0a      	cmp	r3, #10
 80007f4:	d101      	bne.n	80007fa <char_is_endmessage+0x1a>
	{
		return 1;
 80007f6:	2301      	movs	r3, #1
 80007f8:	e000      	b.n	80007fc <char_is_endmessage+0x1c>
	}
	else return 0;
 80007fa:	2300      	movs	r3, #0
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr

08000808 <rx_has_data>:

// Reception
uint8_t rx_has_data()
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
	if(rx_empty == rx_busy)
 800080c:	4b07      	ldr	r3, [pc, #28]	; (800082c <rx_has_data+0x24>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	b2da      	uxtb	r2, r3
 8000812:	4b07      	ldr	r3, [pc, #28]	; (8000830 <rx_has_data+0x28>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	429a      	cmp	r2, r3
 800081a:	d101      	bne.n	8000820 <rx_has_data+0x18>
	{
		return 0;
 800081c:	2300      	movs	r3, #0
 800081e:	e000      	b.n	8000822 <rx_has_data+0x1a>
	}
	else return 1;
 8000820:	2301      	movs	r3, #1
}
 8000822:	4618      	mov	r0, r3
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr
 800082c:	20000104 	.word	0x20000104
 8000830:	20000105 	.word	0x20000105

08000834 <increase_rx_empty>:

void increase_rx_empty()
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
	rx_empty++;
 8000838:	4b09      	ldr	r3, [pc, #36]	; (8000860 <increase_rx_empty+0x2c>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	b2db      	uxtb	r3, r3
 800083e:	3301      	adds	r3, #1
 8000840:	b2da      	uxtb	r2, r3
 8000842:	4b07      	ldr	r3, [pc, #28]	; (8000860 <increase_rx_empty+0x2c>)
 8000844:	701a      	strb	r2, [r3, #0]
	if(rx_empty >= BUFFER_LENGTH)
 8000846:	4b06      	ldr	r3, [pc, #24]	; (8000860 <increase_rx_empty+0x2c>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	b2db      	uxtb	r3, r3
 800084c:	2b63      	cmp	r3, #99	; 0x63
 800084e:	d902      	bls.n	8000856 <increase_rx_empty+0x22>
	{
		rx_empty = 0;
 8000850:	4b03      	ldr	r3, [pc, #12]	; (8000860 <increase_rx_empty+0x2c>)
 8000852:	2200      	movs	r2, #0
 8000854:	701a      	strb	r2, [r3, #0]
	}
}
 8000856:	bf00      	nop
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr
 8000860:	20000104 	.word	0x20000104

08000864 <increase_rx_busy>:

void increase_rx_busy()
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
	rx_busy++;
 8000868:	4b09      	ldr	r3, [pc, #36]	; (8000890 <increase_rx_busy+0x2c>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	b2db      	uxtb	r3, r3
 800086e:	3301      	adds	r3, #1
 8000870:	b2da      	uxtb	r2, r3
 8000872:	4b07      	ldr	r3, [pc, #28]	; (8000890 <increase_rx_busy+0x2c>)
 8000874:	701a      	strb	r2, [r3, #0]
	if(rx_busy >= BUFFER_LENGTH)
 8000876:	4b06      	ldr	r3, [pc, #24]	; (8000890 <increase_rx_busy+0x2c>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	b2db      	uxtb	r3, r3
 800087c:	2b63      	cmp	r3, #99	; 0x63
 800087e:	d902      	bls.n	8000886 <increase_rx_busy+0x22>
	{
		rx_busy = 0;
 8000880:	4b03      	ldr	r3, [pc, #12]	; (8000890 <increase_rx_busy+0x2c>)
 8000882:	2200      	movs	r2, #0
 8000884:	701a      	strb	r2, [r3, #0]
	}
}
 8000886:	bf00      	nop
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr
 8000890:	20000105 	.word	0x20000105

08000894 <tx_has_data>:

// Transmission
uint8_t tx_has_data()
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
	if(tx_empty == tx_busy)
 8000898:	4b07      	ldr	r3, [pc, #28]	; (80008b8 <tx_has_data+0x24>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	b2da      	uxtb	r2, r3
 800089e:	4b07      	ldr	r3, [pc, #28]	; (80008bc <tx_has_data+0x28>)
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	429a      	cmp	r2, r3
 80008a6:	d101      	bne.n	80008ac <tx_has_data+0x18>
	{
		return 0;
 80008a8:	2300      	movs	r3, #0
 80008aa:	e000      	b.n	80008ae <tx_has_data+0x1a>
	}
	else return 1;
 80008ac:	2301      	movs	r3, #1
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr
 80008b8:	2000016c 	.word	0x2000016c
 80008bc:	2000016d 	.word	0x2000016d

080008c0 <increase_tx_busy>:
		tx_empty = 0;
	}
}

void increase_tx_busy()
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
	tx_busy++;
 80008c4:	4b09      	ldr	r3, [pc, #36]	; (80008ec <increase_tx_busy+0x2c>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	b2db      	uxtb	r3, r3
 80008ca:	3301      	adds	r3, #1
 80008cc:	b2da      	uxtb	r2, r3
 80008ce:	4b07      	ldr	r3, [pc, #28]	; (80008ec <increase_tx_busy+0x2c>)
 80008d0:	701a      	strb	r2, [r3, #0]
	if(tx_busy >= BUFFER_LENGTH)
 80008d2:	4b06      	ldr	r3, [pc, #24]	; (80008ec <increase_tx_busy+0x2c>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	2b63      	cmp	r3, #99	; 0x63
 80008da:	d902      	bls.n	80008e2 <increase_tx_busy+0x22>
	{
		tx_busy = 0;
 80008dc:	4b03      	ldr	r3, [pc, #12]	; (80008ec <increase_tx_busy+0x2c>)
 80008de:	2200      	movs	r2, #0
 80008e0:	701a      	strb	r2, [r3, #0]
	}
}
 80008e2:	bf00      	nop
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr
 80008ec:	2000016d 	.word	0x2000016d

080008f0 <timer_delay>:

void timer_delay(uint16_t ms)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	80fb      	strh	r3, [r7, #6]
	// Reset timer counter
	__HAL_TIM_SET_COUNTER(&htim3,0);
 80008fa:	4b09      	ldr	r3, [pc, #36]	; (8000920 <timer_delay+0x30>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	2200      	movs	r2, #0
 8000900:	625a      	str	r2, [r3, #36]	; 0x24

	// Wait for set period to pass
	while (__HAL_TIM_GET_COUNTER(&htim3) < ms);
 8000902:	bf00      	nop
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <timer_delay+0x30>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800090a:	88fb      	ldrh	r3, [r7, #6]
 800090c:	429a      	cmp	r2, r3
 800090e:	d3f9      	bcc.n	8000904 <timer_delay+0x14>
}
 8000910:	bf00      	nop
 8000912:	bf00      	nop
 8000914:	370c      	adds	r7, #12
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	2000031c 	.word	0x2000031c

08000924 <get_char>:

// Get single character from the reception buffer
uint8_t get_char()
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
	uint8_t tmp;

	tmp = rx_buffer[rx_busy];
 800092a:	4b07      	ldr	r3, [pc, #28]	; (8000948 <get_char+0x24>)
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	b2db      	uxtb	r3, r3
 8000930:	461a      	mov	r2, r3
 8000932:	4b06      	ldr	r3, [pc, #24]	; (800094c <get_char+0x28>)
 8000934:	5c9b      	ldrb	r3, [r3, r2]
 8000936:	71fb      	strb	r3, [r7, #7]
	increase_rx_busy();
 8000938:	f7ff ff94 	bl	8000864 <increase_rx_busy>
	return tmp;
 800093c:	79fb      	ldrb	r3, [r7, #7]
}
 800093e:	4618      	mov	r0, r3
 8000940:	3708      	adds	r7, #8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	20000105 	.word	0x20000105
 800094c:	200000a0 	.word	0x200000a0

08000950 <get_message>:

// Get message from the reception buffer
uint16_t get_message(char *array)
{
 8000950:	b590      	push	{r4, r7, lr}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
	static uint8_t tmp_arr[BUFFER_LENGTH];
	static uint16_t idx = 0;
	__IO uint16_t message_length = 0;
 8000958:	2300      	movs	r3, #0
 800095a:	81bb      	strh	r3, [r7, #12]

	// Collect data from the reception buffer
	while(rx_has_data() == 1)
 800095c:	e041      	b.n	80009e2 <get_message+0x92>
	{
		tmp_arr[idx] = get_char();
 800095e:	4b26      	ldr	r3, [pc, #152]	; (80009f8 <get_message+0xa8>)
 8000960:	881b      	ldrh	r3, [r3, #0]
 8000962:	461c      	mov	r4, r3
 8000964:	f7ff ffde 	bl	8000924 <get_char>
 8000968:	4603      	mov	r3, r0
 800096a:	461a      	mov	r2, r3
 800096c:	4b23      	ldr	r3, [pc, #140]	; (80009fc <get_message+0xac>)
 800096e:	551a      	strb	r2, [r3, r4]

		if (char_is_endmessage(tmp_arr[idx]))
 8000970:	4b21      	ldr	r3, [pc, #132]	; (80009f8 <get_message+0xa8>)
 8000972:	881b      	ldrh	r3, [r3, #0]
 8000974:	461a      	mov	r2, r3
 8000976:	4b21      	ldr	r3, [pc, #132]	; (80009fc <get_message+0xac>)
 8000978:	5c9b      	ldrb	r3, [r3, r2]
 800097a:	4618      	mov	r0, r3
 800097c:	f7ff ff30 	bl	80007e0 <char_is_endmessage>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d021      	beq.n	80009ca <get_message+0x7a>
		{
			// Set character at endmessage index to null
			tmp_arr[idx] = '\0';
 8000986:	4b1c      	ldr	r3, [pc, #112]	; (80009f8 <get_message+0xa8>)
 8000988:	881b      	ldrh	r3, [r3, #0]
 800098a:	461a      	mov	r2, r3
 800098c:	4b1b      	ldr	r3, [pc, #108]	; (80009fc <get_message+0xac>)
 800098e:	2100      	movs	r1, #0
 8000990:	5499      	strb	r1, [r3, r2]

			// Assign collected data to passed array
			for (uint8_t i=0; i<idx; i++)
 8000992:	2300      	movs	r3, #0
 8000994:	73fb      	strb	r3, [r7, #15]
 8000996:	e009      	b.n	80009ac <get_message+0x5c>
			{
				array[i] = tmp_arr[i];
 8000998:	7bfa      	ldrb	r2, [r7, #15]
 800099a:	7bfb      	ldrb	r3, [r7, #15]
 800099c:	6879      	ldr	r1, [r7, #4]
 800099e:	440b      	add	r3, r1
 80009a0:	4916      	ldr	r1, [pc, #88]	; (80009fc <get_message+0xac>)
 80009a2:	5c8a      	ldrb	r2, [r1, r2]
 80009a4:	701a      	strb	r2, [r3, #0]
			for (uint8_t i=0; i<idx; i++)
 80009a6:	7bfb      	ldrb	r3, [r7, #15]
 80009a8:	3301      	adds	r3, #1
 80009aa:	73fb      	strb	r3, [r7, #15]
 80009ac:	7bfb      	ldrb	r3, [r7, #15]
 80009ae:	b29a      	uxth	r2, r3
 80009b0:	4b11      	ldr	r3, [pc, #68]	; (80009f8 <get_message+0xa8>)
 80009b2:	881b      	ldrh	r3, [r3, #0]
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d3ef      	bcc.n	8000998 <get_message+0x48>
			}

			message_length = idx;
 80009b8:	4b0f      	ldr	r3, [pc, #60]	; (80009f8 <get_message+0xa8>)
 80009ba:	881b      	ldrh	r3, [r3, #0]
 80009bc:	81bb      	strh	r3, [r7, #12]
			idx = 0;
 80009be:	4b0e      	ldr	r3, [pc, #56]	; (80009f8 <get_message+0xa8>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	801a      	strh	r2, [r3, #0]
			return message_length;
 80009c4:	89bb      	ldrh	r3, [r7, #12]
 80009c6:	b29b      	uxth	r3, r3
 80009c8:	e011      	b.n	80009ee <get_message+0x9e>
		}
		else
		{
			idx++;
 80009ca:	4b0b      	ldr	r3, [pc, #44]	; (80009f8 <get_message+0xa8>)
 80009cc:	881b      	ldrh	r3, [r3, #0]
 80009ce:	3301      	adds	r3, #1
 80009d0:	b29a      	uxth	r2, r3
 80009d2:	4b09      	ldr	r3, [pc, #36]	; (80009f8 <get_message+0xa8>)
 80009d4:	801a      	strh	r2, [r3, #0]
			if(idx>BUFFER_LENGTH) return 0;
 80009d6:	4b08      	ldr	r3, [pc, #32]	; (80009f8 <get_message+0xa8>)
 80009d8:	881b      	ldrh	r3, [r3, #0]
 80009da:	2b64      	cmp	r3, #100	; 0x64
 80009dc:	d901      	bls.n	80009e2 <get_message+0x92>
 80009de:	2300      	movs	r3, #0
 80009e0:	e005      	b.n	80009ee <get_message+0x9e>
	while(rx_has_data() == 1)
 80009e2:	f7ff ff11 	bl	8000808 <rx_has_data>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d0b8      	beq.n	800095e <get_message+0xe>
		}
	}
	return 0;
 80009ec:	2300      	movs	r3, #0
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3714      	adds	r7, #20
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd90      	pop	{r4, r7, pc}
 80009f6:	bf00      	nop
 80009f8:	200002ae 	.word	0x200002ae
 80009fc:	200002b0 	.word	0x200002b0

08000a00 <send_response>:

// Send response from STM
void send_response(char *message, ...)
{
 8000a00:	b40f      	push	{r0, r1, r2, r3}
 8000a02:	b590      	push	{r4, r7, lr}
 8000a04:	b09d      	sub	sp, #116	; 0x74
 8000a06:	af00      	add	r7, sp, #0
	// Store STM return message
	char response[BUFFER_LENGTH];
	uint16_t idx;

	va_list arglist;
	va_start(arglist, message);
 8000a08:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8000a0c:	607b      	str	r3, [r7, #4]
	vsprintf(response, message, arglist);
 8000a0e:	f107 0308 	add.w	r3, r7, #8
 8000a12:	687a      	ldr	r2, [r7, #4]
 8000a14:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f005 fb5d 	bl	80060d8 <vsiprintf>
	va_end(arglist);

	// Set index to the first empty space in transmission buffer
	idx = tx_empty;
 8000a1e:	4b30      	ldr	r3, [pc, #192]	; (8000ae0 <send_response+0xe0>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

	// Send response to the transmission buffer
	for (uint16_t i=0; i<strlen(response); i++)
 8000a28:	2300      	movs	r3, #0
 8000a2a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8000a2e:	e01a      	b.n	8000a66 <send_response+0x66>
	{
		tx_buffer[idx] = response[i];
 8000a30:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8000a34:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8000a38:	3270      	adds	r2, #112	; 0x70
 8000a3a:	443a      	add	r2, r7
 8000a3c:	f812 1c68 	ldrb.w	r1, [r2, #-104]
 8000a40:	4a28      	ldr	r2, [pc, #160]	; (8000ae4 <send_response+0xe4>)
 8000a42:	54d1      	strb	r1, [r2, r3]
		idx++;
 8000a44:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8000a48:	3301      	adds	r3, #1
 8000a4a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

		if (idx >= BUFFER_LENGTH)
 8000a4e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8000a52:	2b63      	cmp	r3, #99	; 0x63
 8000a54:	d902      	bls.n	8000a5c <send_response+0x5c>
			idx = 0;
 8000a56:	2300      	movs	r3, #0
 8000a58:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	for (uint16_t i=0; i<strlen(response); i++)
 8000a5c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8000a60:	3301      	adds	r3, #1
 8000a62:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8000a66:	f8b7 406c 	ldrh.w	r4, [r7, #108]	; 0x6c
 8000a6a:	f107 0308 	add.w	r3, r7, #8
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fbe6 	bl	8000240 <strlen>
 8000a74:	4603      	mov	r3, r0
 8000a76:	429c      	cmp	r4, r3
 8000a78:	d3da      	bcc.n	8000a30 <send_response+0x30>
  __ASM volatile ("cpsid i" : : : "memory");
 8000a7a:	b672      	cpsid	i
}
 8000a7c:	bf00      	nop
	}
	__disable_irq();

	// Check if there is no more data to transmit
	if (tx_has_data() == 0 && (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_TXE) == SET))
 8000a7e:	f7ff ff09 	bl	8000894 <tx_has_data>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d119      	bne.n	8000abc <send_response+0xbc>
 8000a88:	4b17      	ldr	r3, [pc, #92]	; (8000ae8 <send_response+0xe8>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	69db      	ldr	r3, [r3, #28]
 8000a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a92:	2b80      	cmp	r3, #128	; 0x80
 8000a94:	d112      	bne.n	8000abc <send_response+0xbc>
	{
		tx_empty = idx;
 8000a96:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8000a9a:	b2da      	uxtb	r2, r3
 8000a9c:	4b10      	ldr	r3, [pc, #64]	; (8000ae0 <send_response+0xe0>)
 8000a9e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart3, &tx_buffer[tx_busy], 1);
 8000aa0:	4b12      	ldr	r3, [pc, #72]	; (8000aec <send_response+0xec>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	461a      	mov	r2, r3
 8000aa8:	4b0e      	ldr	r3, [pc, #56]	; (8000ae4 <send_response+0xe4>)
 8000aaa:	4413      	add	r3, r2
 8000aac:	2201      	movs	r2, #1
 8000aae:	4619      	mov	r1, r3
 8000ab0:	480d      	ldr	r0, [pc, #52]	; (8000ae8 <send_response+0xe8>)
 8000ab2:	f003 fec7 	bl	8004844 <HAL_UART_Transmit_IT>
		increase_tx_busy();
 8000ab6:	f7ff ff03 	bl	80008c0 <increase_tx_busy>
 8000aba:	e004      	b.n	8000ac6 <send_response+0xc6>
	}
	else
		tx_empty = idx;
 8000abc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8000ac0:	b2da      	uxtb	r2, r3
 8000ac2:	4b07      	ldr	r3, [pc, #28]	; (8000ae0 <send_response+0xe0>)
 8000ac4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000ac6:	b662      	cpsie	i
}
 8000ac8:	bf00      	nop

	__enable_irq();

	// Wait after re-enabling interrupts
	timer_delay(5);
 8000aca:	2005      	movs	r0, #5
 8000acc:	f7ff ff10 	bl	80008f0 <timer_delay>
}
 8000ad0:	bf00      	nop
 8000ad2:	3774      	adds	r7, #116	; 0x74
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000ada:	b004      	add	sp, #16
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	2000016c 	.word	0x2000016c
 8000ae4:	20000108 	.word	0x20000108
 8000ae8:	20000368 	.word	0x20000368
 8000aec:	2000016d 	.word	0x2000016d

08000af0 <turn_on_led>:

void turn_on_led()
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_SET);
 8000af4:	2201      	movs	r2, #1
 8000af6:	2180      	movs	r1, #128	; 0x80
 8000af8:	4802      	ldr	r0, [pc, #8]	; (8000b04 <turn_on_led+0x14>)
 8000afa:	f001 fcb5 	bl	8002468 <HAL_GPIO_WritePin>
}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40020400 	.word	0x40020400

08000b08 <turn_off_led>:

void turn_off_led()
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_RESET);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2180      	movs	r1, #128	; 0x80
 8000b10:	4802      	ldr	r0, [pc, #8]	; (8000b1c <turn_off_led+0x14>)
 8000b12:	f001 fca9 	bl	8002468 <HAL_GPIO_WritePin>
}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40020400 	.word	0x40020400

08000b20 <calculate_delay>:

uint16_t calculate_delay(uint8_t blink_hz)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	4603      	mov	r3, r0
 8000b28:	71fb      	strb	r3, [r7, #7]
	float delay_f = 1800.0;
 8000b2a:	4b21      	ldr	r3, [pc, #132]	; (8000bb0 <calculate_delay+0x90>)
 8000b2c:	60fb      	str	r3, [r7, #12]

	if (blink_hz == 1)
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	2b01      	cmp	r3, #1
 8000b32:	d10b      	bne.n	8000b4c <calculate_delay+0x2c>
		delay_f = delay_f / blink_hz;
 8000b34:	79fb      	ldrb	r3, [r7, #7]
 8000b36:	ee07 3a90 	vmov	s15, r3
 8000b3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b3e:	edd7 6a03 	vldr	s13, [r7, #12]
 8000b42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b46:	edc7 7a03 	vstr	s15, [r7, #12]
 8000b4a:	e012      	b.n	8000b72 <calculate_delay+0x52>
	else
		delay_f = delay_f / (blink_hz * 1.8);
 8000b4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b50:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	ee07 3a90 	vmov	s15, r3
 8000b5a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000b5e:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8000ba8 <calculate_delay+0x88>
 8000b62:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000b66:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000b6a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b6e:	edc7 7a03 	vstr	s15, [r7, #12]

	delay_f = ceil(delay_f);
 8000b72:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b76:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b7a:	eeb0 0b47 	vmov.f64	d0, d7
 8000b7e:	f005 ff03 	bl	8006988 <ceil>
 8000b82:	eeb0 7b40 	vmov.f64	d7, d0
 8000b86:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b8a:	edc7 7a03 	vstr	s15, [r7, #12]
	uint16_t delay_ms = (uint16_t)delay_f;
 8000b8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b96:	ee17 3a90 	vmov	r3, s15
 8000b9a:	817b      	strh	r3, [r7, #10]
	return delay_ms;
 8000b9c:	897b      	ldrh	r3, [r7, #10]
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3710      	adds	r7, #16
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	cccccccd 	.word	0xcccccccd
 8000bac:	3ffccccc 	.word	0x3ffccccc
 8000bb0:	44e10000 	.word	0x44e10000

08000bb4 <validate_command>:

uint8_t validate_command(char *single_command_message)
{
 8000bb4:	b5b0      	push	{r4, r5, r7, lr}
 8000bb6:	b092      	sub	sp, #72	; 0x48
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
	uint8_t command_valid = 0;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	// Command template arrays
	char led_on[] = "LED[ON]";
 8000bc2:	4a46      	ldr	r2, [pc, #280]	; (8000cdc <validate_command+0x128>)
 8000bc4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000bc8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000bcc:	e883 0003 	stmia.w	r3, {r0, r1}
	char led_off[] = "LED[OFF]";
 8000bd0:	4a43      	ldr	r2, [pc, #268]	; (8000ce0 <validate_command+0x12c>)
 8000bd2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000bd6:	ca07      	ldmia	r2, {r0, r1, r2}
 8000bd8:	c303      	stmia	r3!, {r0, r1}
 8000bda:	701a      	strb	r2, [r3, #0]
	char led_blink[] = "LED[BLINK,X]";
 8000bdc:	4b41      	ldr	r3, [pc, #260]	; (8000ce4 <validate_command+0x130>)
 8000bde:	f107 0420 	add.w	r4, r7, #32
 8000be2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000be4:	c407      	stmia	r4!, {r0, r1, r2}
 8000be6:	7023      	strb	r3, [r4, #0]
	char insert_delay[] = "INSERT[DELAY,XXXX]";
 8000be8:	4b3f      	ldr	r3, [pc, #252]	; (8000ce8 <validate_command+0x134>)
 8000bea:	f107 040c 	add.w	r4, r7, #12
 8000bee:	461d      	mov	r5, r3
 8000bf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bf4:	682b      	ldr	r3, [r5, #0]
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	8022      	strh	r2, [r4, #0]
 8000bfa:	3402      	adds	r4, #2
 8000bfc:	0c1b      	lsrs	r3, r3, #16
 8000bfe:	7023      	strb	r3, [r4, #0]

	// Compare command with templates
	if (strncmp(single_command_message, led_on, sizeof(led_on)) == 0)
 8000c00:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000c04:	2208      	movs	r2, #8
 8000c06:	4619      	mov	r1, r3
 8000c08:	6878      	ldr	r0, [r7, #4]
 8000c0a:	f005 f9ae 	bl	8005f6a <strncmp>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d103      	bne.n	8000c1c <validate_command+0x68>
	{
		command_valid = 1;
 8000c14:	2301      	movs	r3, #1
 8000c16:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000c1a:	e059      	b.n	8000cd0 <validate_command+0x11c>
	}
	else if (strncmp(single_command_message, led_off, sizeof(led_off)) == 0)
 8000c1c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c20:	2209      	movs	r2, #9
 8000c22:	4619      	mov	r1, r3
 8000c24:	6878      	ldr	r0, [r7, #4]
 8000c26:	f005 f9a0 	bl	8005f6a <strncmp>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d103      	bne.n	8000c38 <validate_command+0x84>
	{
		command_valid = 1;
 8000c30:	2301      	movs	r3, #1
 8000c32:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000c36:	e04b      	b.n	8000cd0 <validate_command+0x11c>
	}
	else if (strncmp(single_command_message, led_blink, sizeof(led_blink)-3) == 0)
 8000c38:	f107 0320 	add.w	r3, r7, #32
 8000c3c:	220a      	movs	r2, #10
 8000c3e:	4619      	mov	r1, r3
 8000c40:	6878      	ldr	r0, [r7, #4]
 8000c42:	f005 f992 	bl	8005f6a <strncmp>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d111      	bne.n	8000c70 <validate_command+0xbc>
	{
		if ((single_command_message[10] >= 0x30 && single_command_message[10] <= 0x39) && single_command[11] == ']')
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	330a      	adds	r3, #10
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	2b2f      	cmp	r3, #47	; 0x2f
 8000c54:	d93c      	bls.n	8000cd0 <validate_command+0x11c>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	330a      	adds	r3, #10
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b39      	cmp	r3, #57	; 0x39
 8000c5e:	d837      	bhi.n	8000cd0 <validate_command+0x11c>
 8000c60:	4b22      	ldr	r3, [pc, #136]	; (8000cec <validate_command+0x138>)
 8000c62:	7adb      	ldrb	r3, [r3, #11]
 8000c64:	2b5d      	cmp	r3, #93	; 0x5d
 8000c66:	d133      	bne.n	8000cd0 <validate_command+0x11c>
			command_valid = 1;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000c6e:	e02f      	b.n	8000cd0 <validate_command+0x11c>
	}
	else if (strncmp(single_command_message, insert_delay, sizeof(insert_delay)-6) == 0)
 8000c70:	f107 030c 	add.w	r3, r7, #12
 8000c74:	220d      	movs	r2, #13
 8000c76:	4619      	mov	r1, r3
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f005 f976 	bl	8005f6a <strncmp>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d125      	bne.n	8000cd0 <validate_command+0x11c>
	{
		for (uint8_t y=0; y<4; y++)
 8000c84:	2300      	movs	r3, #0
 8000c86:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8000c8a:	e01d      	b.n	8000cc8 <validate_command+0x114>
			if ((single_command_message[12+y] >= 0x30 && single_command_message[12+y] <= 0x39) && single_command[17] == ']')
 8000c8c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000c90:	330c      	adds	r3, #12
 8000c92:	461a      	mov	r2, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	4413      	add	r3, r2
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	2b2f      	cmp	r3, #47	; 0x2f
 8000c9c:	d90f      	bls.n	8000cbe <validate_command+0x10a>
 8000c9e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000ca2:	330c      	adds	r3, #12
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4413      	add	r3, r2
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	2b39      	cmp	r3, #57	; 0x39
 8000cae:	d806      	bhi.n	8000cbe <validate_command+0x10a>
 8000cb0:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <validate_command+0x138>)
 8000cb2:	7c5b      	ldrb	r3, [r3, #17]
 8000cb4:	2b5d      	cmp	r3, #93	; 0x5d
 8000cb6:	d102      	bne.n	8000cbe <validate_command+0x10a>
				command_valid = 1;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		for (uint8_t y=0; y<4; y++)
 8000cbe:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8000cc8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000ccc:	2b03      	cmp	r3, #3
 8000cce:	d9dd      	bls.n	8000c8c <validate_command+0xd8>
	}

	return command_valid;
 8000cd0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3748      	adds	r7, #72	; 0x48
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bdb0      	pop	{r4, r5, r7, pc}
 8000cdc:	08006a90 	.word	0x08006a90
 8000ce0:	08006a98 	.word	0x08006a98
 8000ce4:	08006aa4 	.word	0x08006aa4
 8000ce8:	08006ab4 	.word	0x08006ab4
 8000cec:	20000244 	.word	0x20000244

08000cf0 <clear_array>:

void clear_array(char *array, uint16_t array_length)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b085      	sub	sp, #20
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	460b      	mov	r3, r1
 8000cfa:	807b      	strh	r3, [r7, #2]
	uint16_t idx = 0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	81fb      	strh	r3, [r7, #14]
	while (idx < array_length)
 8000d00:	e007      	b.n	8000d12 <clear_array+0x22>
	{
		array[idx] = '\0';
 8000d02:	89fb      	ldrh	r3, [r7, #14]
 8000d04:	687a      	ldr	r2, [r7, #4]
 8000d06:	4413      	add	r3, r2
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
		idx++;
 8000d0c:	89fb      	ldrh	r3, [r7, #14]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	81fb      	strh	r3, [r7, #14]
	while (idx < array_length)
 8000d12:	89fa      	ldrh	r2, [r7, #14]
 8000d14:	887b      	ldrh	r3, [r7, #2]
 8000d16:	429a      	cmp	r2, r3
 8000d18:	d3f3      	bcc.n	8000d02 <clear_array+0x12>
	}
	array_length = 0;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	807b      	strh	r3, [r7, #2]
}
 8000d1e:	bf00      	nop
 8000d20:	3714      	adds	r7, #20
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
	...

08000d2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d2c:	b5b0      	push	{r4, r5, r7, lr}
 8000d2e:	b0bc      	sub	sp, #240	; 0xf0
 8000d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000d32:	f000 fd29 	bl	8001788 <MPU_Config>

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000d36:	f7ff fcd1 	bl	80006dc <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000d3a:	f7ff fcf5 	bl	8000728 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d3e:	f000 ff6a 	bl	8001c16 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d42:	f000 fc57 	bl	80015f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d46:	f7ff fc55 	bl	80005f4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000d4a:	f000 fea3 	bl	8001a94 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8000d4e:	f000 fe05 	bl	800195c <MX_TIM3_Init>
  MX_IWDG_Init();
 8000d52:	f7ff fca5 	bl	80006a0 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 8000d56:	48b0      	ldr	r0, [pc, #704]	; (8001018 <main+0x2ec>)
 8000d58:	f002 fd7c 	bl	8003854 <HAL_TIM_Base_Start>
  HAL_UART_Receive_IT(&huart3, &character, 1);
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	49af      	ldr	r1, [pc, #700]	; (800101c <main+0x2f0>)
 8000d60:	48af      	ldr	r0, [pc, #700]	; (8001020 <main+0x2f4>)
 8000d62:	f003 fdcd 	bl	8004900 <HAL_UART_Receive_IT>
  __IO uint16_t param_length;
  static uint16_t command_length;

  // LED command parameters
  __IO uint8_t led_action;
  char on_cmd[] = "ON";
 8000d66:	4aaf      	ldr	r2, [pc, #700]	; (8001024 <main+0x2f8>)
 8000d68:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000d6c:	6812      	ldr	r2, [r2, #0]
 8000d6e:	4611      	mov	r1, r2
 8000d70:	8019      	strh	r1, [r3, #0]
 8000d72:	3302      	adds	r3, #2
 8000d74:	0c12      	lsrs	r2, r2, #16
 8000d76:	701a      	strb	r2, [r3, #0]
  char off_cmd[] = "OFF";
 8000d78:	4bab      	ldr	r3, [pc, #684]	; (8001028 <main+0x2fc>)
 8000d7a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  char blink_cmd[] = "BLINK,";
 8000d7e:	4aab      	ldr	r2, [pc, #684]	; (800102c <main+0x300>)
 8000d80:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000d84:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d88:	6018      	str	r0, [r3, #0]
 8000d8a:	3304      	adds	r3, #4
 8000d8c:	8019      	strh	r1, [r3, #0]
 8000d8e:	3302      	adds	r3, #2
 8000d90:	0c0a      	lsrs	r2, r1, #16
 8000d92:	701a      	strb	r2, [r3, #0]

  // INSERT command parameters
  char delay_cmd[] = "DELAY,";
 8000d94:	4aa6      	ldr	r2, [pc, #664]	; (8001030 <main+0x304>)
 8000d96:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8000d9a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d9e:	6018      	str	r0, [r3, #0]
 8000da0:	3304      	adds	r3, #4
 8000da2:	8019      	strh	r1, [r3, #0]
 8000da4:	3302      	adds	r3, #2
 8000da6:	0c0a      	lsrs	r2, r1, #16
 8000da8:	701a      	strb	r2, [r3, #0]

  // Error messages
  char invalid_command[] = "Error: Command not found\r\n";
 8000daa:	4ba2      	ldr	r3, [pc, #648]	; (8001034 <main+0x308>)
 8000dac:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 8000db0:	461d      	mov	r5, r3
 8000db2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000db4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000db6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dba:	c403      	stmia	r4!, {r0, r1}
 8000dbc:	8022      	strh	r2, [r4, #0]
 8000dbe:	3402      	adds	r4, #2
 8000dc0:	0c13      	lsrs	r3, r2, #16
 8000dc2:	7023      	strb	r3, [r4, #0]
  char missing_separator[] = "Error: No command separator found\r\n";
 8000dc4:	4b9c      	ldr	r3, [pc, #624]	; (8001038 <main+0x30c>)
 8000dc6:	f107 047c 	add.w	r4, r7, #124	; 0x7c
 8000dca:	461d      	mov	r5, r3
 8000dcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dd4:	682b      	ldr	r3, [r5, #0]
 8000dd6:	6023      	str	r3, [r4, #0]

  while (1)
  {
	if (character == '\n' || character == '\r')
 8000dd8:	4b90      	ldr	r3, [pc, #576]	; (800101c <main+0x2f0>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b0a      	cmp	r3, #10
 8000dde:	d003      	beq.n	8000de8 <main+0xbc>
 8000de0:	4b8e      	ldr	r3, [pc, #568]	; (800101c <main+0x2f0>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	2b0d      	cmp	r3, #13
 8000de6:	d106      	bne.n	8000df6 <main+0xca>
	{
		message_length = get_message(message);
 8000de8:	4894      	ldr	r0, [pc, #592]	; (800103c <main+0x310>)
 8000dea:	f7ff fdb1 	bl	8000950 <get_message>
 8000dee:	4603      	mov	r3, r0
 8000df0:	b2da      	uxtb	r2, r3
 8000df2:	4b93      	ldr	r3, [pc, #588]	; (8001040 <main+0x314>)
 8000df4:	701a      	strb	r2, [r3, #0]
	}

	if (message_length > 0)
 8000df6:	4b92      	ldr	r3, [pc, #584]	; (8001040 <main+0x314>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	f000 83ad 	beq.w	800155c <main+0x830>
	{
		for (uint8_t i=0; i<message_length; i++)
 8000e02:	2300      	movs	r3, #0
 8000e04:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
 8000e08:	e398      	b.n	800153c <main+0x810>
		{
			// Check for command separator character
			command_separator = strchr(message, ';');
 8000e0a:	213b      	movs	r1, #59	; 0x3b
 8000e0c:	488b      	ldr	r0, [pc, #556]	; (800103c <main+0x310>)
 8000e0e:	f005 f89f 	bl	8005f50 <strchr>
 8000e12:	4603      	mov	r3, r0
 8000e14:	4a8b      	ldr	r2, [pc, #556]	; (8001044 <main+0x318>)
 8000e16:	6013      	str	r3, [r2, #0]

			// If separator char was not found
			if (command_separator == NULL)
 8000e18:	4b8a      	ldr	r3, [pc, #552]	; (8001044 <main+0x318>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d111      	bne.n	8000e44 <main+0x118>
			{
				while (i < message_length)
 8000e20:	e004      	b.n	8000e2c <main+0x100>
					i++;
 8000e22:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000e26:	3301      	adds	r3, #1
 8000e28:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
				while (i < message_length)
 8000e2c:	4b84      	ldr	r3, [pc, #528]	; (8001040 <main+0x314>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	f897 20eb 	ldrb.w	r2, [r7, #235]	; 0xeb
 8000e36:	429a      	cmp	r2, r3
 8000e38:	d3f3      	bcc.n	8000e22 <main+0xf6>
				send_response(missing_separator);
 8000e3a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff fdde 	bl	8000a00 <send_response>
			}

			// Enter the switch statement when first character is found
			if ((sw_state == 0 && message[i] == 'L') || (sw_state == 0 && message[i] == 'I'))
 8000e44:	4b80      	ldr	r3, [pc, #512]	; (8001048 <main+0x31c>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d105      	bne.n	8000e5a <main+0x12e>
 8000e4e:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000e52:	4a7a      	ldr	r2, [pc, #488]	; (800103c <main+0x310>)
 8000e54:	5cd3      	ldrb	r3, [r2, r3]
 8000e56:	2b4c      	cmp	r3, #76	; 0x4c
 8000e58:	d00a      	beq.n	8000e70 <main+0x144>
 8000e5a:	4b7b      	ldr	r3, [pc, #492]	; (8001048 <main+0x31c>)
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d109      	bne.n	8000e78 <main+0x14c>
 8000e64:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000e68:	4a74      	ldr	r2, [pc, #464]	; (800103c <main+0x310>)
 8000e6a:	5cd3      	ldrb	r3, [r2, r3]
 8000e6c:	2b49      	cmp	r3, #73	; 0x49
 8000e6e:	d103      	bne.n	8000e78 <main+0x14c>
				sw_state = 1;
 8000e70:	4b75      	ldr	r3, [pc, #468]	; (8001048 <main+0x31c>)
 8000e72:	2201      	movs	r2, #1
 8000e74:	701a      	strb	r2, [r3, #0]
 8000e76:	e019      	b.n	8000eac <main+0x180>
			else if (sw_state == 0 && (message[i] != ';' && message[i] != '#' && message[i] != ','))
 8000e78:	4b73      	ldr	r3, [pc, #460]	; (8001048 <main+0x31c>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d114      	bne.n	8000eac <main+0x180>
 8000e82:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000e86:	4a6d      	ldr	r2, [pc, #436]	; (800103c <main+0x310>)
 8000e88:	5cd3      	ldrb	r3, [r2, r3]
 8000e8a:	2b3b      	cmp	r3, #59	; 0x3b
 8000e8c:	d00e      	beq.n	8000eac <main+0x180>
 8000e8e:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000e92:	4a6a      	ldr	r2, [pc, #424]	; (800103c <main+0x310>)
 8000e94:	5cd3      	ldrb	r3, [r2, r3]
 8000e96:	2b23      	cmp	r3, #35	; 0x23
 8000e98:	d008      	beq.n	8000eac <main+0x180>
 8000e9a:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000e9e:	4a67      	ldr	r2, [pc, #412]	; (800103c <main+0x310>)
 8000ea0:	5cd3      	ldrb	r3, [r2, r3]
 8000ea2:	2b2c      	cmp	r3, #44	; 0x2c
 8000ea4:	d002      	beq.n	8000eac <main+0x180>
				error_found = 1;
 8000ea6:	4b69      	ldr	r3, [pc, #420]	; (800104c <main+0x320>)
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	701a      	strb	r2, [r3, #0]

			switch (sw_state)
 8000eac:	4b66      	ldr	r3, [pc, #408]	; (8001048 <main+0x31c>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	3b01      	subs	r3, #1
 8000eb4:	2b04      	cmp	r3, #4
 8000eb6:	f200 82cf 	bhi.w	8001458 <main+0x72c>
 8000eba:	a201      	add	r2, pc, #4	; (adr r2, 8000ec0 <main+0x194>)
 8000ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec0:	08000ed5 	.word	0x08000ed5
 8000ec4:	08000f6b 	.word	0x08000f6b
 8000ec8:	08000fab 	.word	0x08000fab
 8000ecc:	08000feb 	.word	0x08000feb
 8000ed0:	080010c5 	.word	0x080010c5
			{
			case 1:
				// Check for remaining command characters
				if (message[i+1] == 'E' && message[i+2] == 'D')
 8000ed4:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000ed8:	3301      	adds	r3, #1
 8000eda:	4a58      	ldr	r2, [pc, #352]	; (800103c <main+0x310>)
 8000edc:	5cd3      	ldrb	r3, [r2, r3]
 8000ede:	2b45      	cmp	r3, #69	; 0x45
 8000ee0:	d10f      	bne.n	8000f02 <main+0x1d6>
 8000ee2:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000ee6:	3302      	adds	r3, #2
 8000ee8:	4a54      	ldr	r2, [pc, #336]	; (800103c <main+0x310>)
 8000eea:	5cd3      	ldrb	r3, [r2, r3]
 8000eec:	2b44      	cmp	r3, #68	; 0x44
 8000eee:	d108      	bne.n	8000f02 <main+0x1d6>
				{
					i = i+2;
 8000ef0:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000ef4:	3302      	adds	r3, #2
 8000ef6:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
					sw_state = 2;
 8000efa:	4b53      	ldr	r3, [pc, #332]	; (8001048 <main+0x31c>)
 8000efc:	2202      	movs	r2, #2
 8000efe:	701a      	strb	r2, [r3, #0]
 8000f00:	e032      	b.n	8000f68 <main+0x23c>
				}
				else if (message[i+1] == 'N' && message[i+2] == 'S' && message[i+3] == 'E' && message[i+4] == 'R' && message[i+5] == 'T')
 8000f02:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000f06:	3301      	adds	r3, #1
 8000f08:	4a4c      	ldr	r2, [pc, #304]	; (800103c <main+0x310>)
 8000f0a:	5cd3      	ldrb	r3, [r2, r3]
 8000f0c:	2b4e      	cmp	r3, #78	; 0x4e
 8000f0e:	d124      	bne.n	8000f5a <main+0x22e>
 8000f10:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000f14:	3302      	adds	r3, #2
 8000f16:	4a49      	ldr	r2, [pc, #292]	; (800103c <main+0x310>)
 8000f18:	5cd3      	ldrb	r3, [r2, r3]
 8000f1a:	2b53      	cmp	r3, #83	; 0x53
 8000f1c:	d11d      	bne.n	8000f5a <main+0x22e>
 8000f1e:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000f22:	3303      	adds	r3, #3
 8000f24:	4a45      	ldr	r2, [pc, #276]	; (800103c <main+0x310>)
 8000f26:	5cd3      	ldrb	r3, [r2, r3]
 8000f28:	2b45      	cmp	r3, #69	; 0x45
 8000f2a:	d116      	bne.n	8000f5a <main+0x22e>
 8000f2c:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000f30:	3304      	adds	r3, #4
 8000f32:	4a42      	ldr	r2, [pc, #264]	; (800103c <main+0x310>)
 8000f34:	5cd3      	ldrb	r3, [r2, r3]
 8000f36:	2b52      	cmp	r3, #82	; 0x52
 8000f38:	d10f      	bne.n	8000f5a <main+0x22e>
 8000f3a:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000f3e:	3305      	adds	r3, #5
 8000f40:	4a3e      	ldr	r2, [pc, #248]	; (800103c <main+0x310>)
 8000f42:	5cd3      	ldrb	r3, [r2, r3]
 8000f44:	2b54      	cmp	r3, #84	; 0x54
 8000f46:	d108      	bne.n	8000f5a <main+0x22e>
				{
					i = i+5;
 8000f48:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000f4c:	3305      	adds	r3, #5
 8000f4e:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
					sw_state = 2;
 8000f52:	4b3d      	ldr	r3, [pc, #244]	; (8001048 <main+0x31c>)
 8000f54:	2202      	movs	r2, #2
 8000f56:	701a      	strb	r2, [r3, #0]
 8000f58:	e006      	b.n	8000f68 <main+0x23c>
				}
				else
				{
					error_found = 1;
 8000f5a:	4b3c      	ldr	r3, [pc, #240]	; (800104c <main+0x320>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	701a      	strb	r2, [r3, #0]
					sw_state = 0;
 8000f60:	4b39      	ldr	r3, [pc, #228]	; (8001048 <main+0x31c>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000f66:	e277      	b.n	8001458 <main+0x72c>
 8000f68:	e276      	b.n	8001458 <main+0x72c>

			case 2:
				// Get opening bracket index
				open_bracket = strchr(message, '[');
 8000f6a:	215b      	movs	r1, #91	; 0x5b
 8000f6c:	4833      	ldr	r0, [pc, #204]	; (800103c <main+0x310>)
 8000f6e:	f004 ffef 	bl	8005f50 <strchr>
 8000f72:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8

				// Reset sw_state if opening bracket was not found
				if (open_bracket == NULL)
 8000f76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d10b      	bne.n	8000f96 <main+0x26a>
				{
					i = i+1;
 8000f7e:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000f82:	3301      	adds	r3, #1
 8000f84:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
					error_found = 1;
 8000f88:	4b30      	ldr	r3, [pc, #192]	; (800104c <main+0x320>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	701a      	strb	r2, [r3, #0]
					sw_state = 0;
 8000f8e:	4b2e      	ldr	r3, [pc, #184]	; (8001048 <main+0x31c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	701a      	strb	r2, [r3, #0]
				{
					// Get index of the opening bracket
					open_idx = (uint16_t)(open_bracket - message);
					sw_state = 3;
				}
				break;
 8000f94:	e260      	b.n	8001458 <main+0x72c>
					open_idx = (uint16_t)(open_bracket - message);
 8000f96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8000f9a:	4a28      	ldr	r2, [pc, #160]	; (800103c <main+0x310>)
 8000f9c:	1a9b      	subs	r3, r3, r2
 8000f9e:	f8a7 30ee 	strh.w	r3, [r7, #238]	; 0xee
					sw_state = 3;
 8000fa2:	4b29      	ldr	r3, [pc, #164]	; (8001048 <main+0x31c>)
 8000fa4:	2203      	movs	r2, #3
 8000fa6:	701a      	strb	r2, [r3, #0]
				break;
 8000fa8:	e256      	b.n	8001458 <main+0x72c>

			case 3:
				// Get closing bracket index
				close_bracket = strchr(message, ']');
 8000faa:	215d      	movs	r1, #93	; 0x5d
 8000fac:	4823      	ldr	r0, [pc, #140]	; (800103c <main+0x310>)
 8000fae:	f004 ffcf 	bl	8005f50 <strchr>
 8000fb2:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

				// Reset sw_state if closing bracket was not found
				if (close_bracket == NULL)
 8000fb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d10b      	bne.n	8000fd6 <main+0x2aa>
				{
					i = i+1;
 8000fbe:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
					error_found = 1;
 8000fc8:	4b20      	ldr	r3, [pc, #128]	; (800104c <main+0x320>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	701a      	strb	r2, [r3, #0]
					sw_state = 0;
 8000fce:	4b1e      	ldr	r3, [pc, #120]	; (8001048 <main+0x31c>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	701a      	strb	r2, [r3, #0]
				{
					// Get index of closing bracket
					close_idx = (uint16_t)(close_bracket - message);
					sw_state = 4;
				}
				break;
 8000fd4:	e240      	b.n	8001458 <main+0x72c>
					close_idx = (uint16_t)(close_bracket - message);
 8000fd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000fda:	4a18      	ldr	r2, [pc, #96]	; (800103c <main+0x310>)
 8000fdc:	1a9b      	subs	r3, r3, r2
 8000fde:	f8a7 30ec 	strh.w	r3, [r7, #236]	; 0xec
					sw_state = 4;
 8000fe2:	4b19      	ldr	r3, [pc, #100]	; (8001048 <main+0x31c>)
 8000fe4:	2204      	movs	r2, #4
 8000fe6:	701a      	strb	r2, [r3, #0]
				break;
 8000fe8:	e236      	b.n	8001458 <main+0x72c>

			case 4:
				// Calculate parameter length in chars - basic CRC
				param_length = (close_idx - open_idx) - 1;
 8000fea:	f8b7 20ec 	ldrh.w	r2, [r7, #236]	; 0xec
 8000fee:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	; 0xee
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	b29b      	uxth	r3, r3
 8000ff6:	3b01      	subs	r3, #1
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6

				// Place chars between the brackets into temporary command array
				char command[BUFFER_LENGTH];
				command_length = 0;
 8000ffe:	4b14      	ldr	r3, [pc, #80]	; (8001050 <main+0x324>)
 8001000:	2200      	movs	r2, #0
 8001002:	801a      	strh	r2, [r3, #0]
				uint8_t j = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	f887 30ea 	strb.w	r3, [r7, #234]	; 0xea
				for (uint16_t y=open_idx+1; y<close_idx; y++)
 800100a:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	; 0xee
 800100e:	3301      	adds	r3, #1
 8001010:	f8a7 30e8 	strh.w	r3, [r7, #232]	; 0xe8
 8001014:	e041      	b.n	800109a <main+0x36e>
 8001016:	bf00      	nop
 8001018:	2000031c 	.word	0x2000031c
 800101c:	2000009c 	.word	0x2000009c
 8001020:	20000368 	.word	0x20000368
 8001024:	08006ac8 	.word	0x08006ac8
 8001028:	0046464f 	.word	0x0046464f
 800102c:	08006acc 	.word	0x08006acc
 8001030:	08006ad4 	.word	0x08006ad4
 8001034:	08006adc 	.word	0x08006adc
 8001038:	08006af8 	.word	0x08006af8
 800103c:	20000170 	.word	0x20000170
 8001040:	200001d4 	.word	0x200001d4
 8001044:	200002a8 	.word	0x200002a8
 8001048:	200001d5 	.word	0x200001d5
 800104c:	200002ac 	.word	0x200002ac
 8001050:	20000314 	.word	0x20000314
				{
					command[j] = message[y];
 8001054:	f8b7 20e8 	ldrh.w	r2, [r7, #232]	; 0xe8
 8001058:	f897 30ea 	ldrb.w	r3, [r7, #234]	; 0xea
 800105c:	49af      	ldr	r1, [pc, #700]	; (800131c <main+0x5f0>)
 800105e:	5c8a      	ldrb	r2, [r1, r2]
 8001060:	33f0      	adds	r3, #240	; 0xf0
 8001062:	443b      	add	r3, r7
 8001064:	f803 2cec 	strb.w	r2, [r3, #-236]
					temp_command[j] = command[j];
 8001068:	f897 20ea 	ldrb.w	r2, [r7, #234]	; 0xea
 800106c:	f897 30ea 	ldrb.w	r3, [r7, #234]	; 0xea
 8001070:	32f0      	adds	r2, #240	; 0xf0
 8001072:	443a      	add	r2, r7
 8001074:	f812 1cec 	ldrb.w	r1, [r2, #-236]
 8001078:	4aa9      	ldr	r2, [pc, #676]	; (8001320 <main+0x5f4>)
 800107a:	54d1      	strb	r1, [r2, r3]
					j++;
 800107c:	f897 30ea 	ldrb.w	r3, [r7, #234]	; 0xea
 8001080:	3301      	adds	r3, #1
 8001082:	f887 30ea 	strb.w	r3, [r7, #234]	; 0xea
					command_length = j;
 8001086:	f897 30ea 	ldrb.w	r3, [r7, #234]	; 0xea
 800108a:	b29a      	uxth	r2, r3
 800108c:	4ba5      	ldr	r3, [pc, #660]	; (8001324 <main+0x5f8>)
 800108e:	801a      	strh	r2, [r3, #0]
				for (uint16_t y=open_idx+1; y<close_idx; y++)
 8001090:	f8b7 30e8 	ldrh.w	r3, [r7, #232]	; 0xe8
 8001094:	3301      	adds	r3, #1
 8001096:	f8a7 30e8 	strh.w	r3, [r7, #232]	; 0xe8
 800109a:	f8b7 20e8 	ldrh.w	r2, [r7, #232]	; 0xe8
 800109e:	f8b7 30ec 	ldrh.w	r3, [r7, #236]	; 0xec
 80010a2:	429a      	cmp	r2, r3
 80010a4:	d3d6      	bcc.n	8001054 <main+0x328>
				}

				if (command_length == param_length)
 80010a6:	4b9f      	ldr	r3, [pc, #636]	; (8001324 <main+0x5f8>)
 80010a8:	881a      	ldrh	r2, [r3, #0]
 80010aa:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d103      	bne.n	80010bc <main+0x390>
					sw_state = 5;
 80010b4:	4b9c      	ldr	r3, [pc, #624]	; (8001328 <main+0x5fc>)
 80010b6:	2205      	movs	r2, #5
 80010b8:	701a      	strb	r2, [r3, #0]
				else
					sw_state = 0;
				break;
 80010ba:	e1cd      	b.n	8001458 <main+0x72c>
					sw_state = 0;
 80010bc:	4b9a      	ldr	r3, [pc, #616]	; (8001328 <main+0x5fc>)
 80010be:	2200      	movs	r2, #0
 80010c0:	701a      	strb	r2, [r3, #0]
				break;
 80010c2:	e1c9      	b.n	8001458 <main+0x72c>

			case 5:
				// Check for command separator
				if (message[close_idx+1] != ';')
 80010c4:	f8b7 30ec 	ldrh.w	r3, [r7, #236]	; 0xec
 80010c8:	3301      	adds	r3, #1
 80010ca:	4a94      	ldr	r2, [pc, #592]	; (800131c <main+0x5f0>)
 80010cc:	5cd3      	ldrb	r3, [r2, r3]
 80010ce:	2b3b      	cmp	r3, #59	; 0x3b
 80010d0:	d008      	beq.n	80010e4 <main+0x3b8>
				{
					send_response(missing_separator);
 80010d2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fc92 	bl	8000a00 <send_response>
					sw_state = 0;
 80010dc:	4b92      	ldr	r3, [pc, #584]	; (8001328 <main+0x5fc>)
 80010de:	2200      	movs	r2, #0
 80010e0:	701a      	strb	r2, [r3, #0]
					break;
 80010e2:	e1b9      	b.n	8001458 <main+0x72c>
				}

				// Print executed command
				char CMD[] = "COMMAND: ";
 80010e4:	4a91      	ldr	r2, [pc, #580]	; (800132c <main+0x600>)
 80010e6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80010ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80010ec:	c303      	stmia	r3!, {r0, r1}
 80010ee:	801a      	strh	r2, [r3, #0]
				char NEWLINE[] = "\r\n";
 80010f0:	4a8f      	ldr	r2, [pc, #572]	; (8001330 <main+0x604>)
 80010f2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80010f6:	6812      	ldr	r2, [r2, #0]
 80010f8:	4611      	mov	r1, r2
 80010fa:	8019      	strh	r1, [r3, #0]
 80010fc:	3302      	adds	r3, #2
 80010fe:	0c12      	lsrs	r2, r2, #16
 8001100:	701a      	strb	r2, [r3, #0]

				send_response(CMD);
 8001102:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fc7a 	bl	8000a00 <send_response>
				send_response(temp_command);
 800110c:	4884      	ldr	r0, [pc, #528]	; (8001320 <main+0x5f4>)
 800110e:	f7ff fc77 	bl	8000a00 <send_response>
				send_response(NEWLINE);
 8001112:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fc72 	bl	8000a00 <send_response>

				// Clear temp array
				for (uint8_t y=0; y<command_length; y++)
 800111c:	2300      	movs	r3, #0
 800111e:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 8001122:	e009      	b.n	8001138 <main+0x40c>
					temp_command[y] = '\0';
 8001124:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8001128:	4a7d      	ldr	r2, [pc, #500]	; (8001320 <main+0x5f4>)
 800112a:	2100      	movs	r1, #0
 800112c:	54d1      	strb	r1, [r2, r3]
				for (uint8_t y=0; y<command_length; y++)
 800112e:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8001132:	3301      	adds	r3, #1
 8001134:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 8001138:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 800113c:	b29a      	uxth	r2, r3
 800113e:	4b79      	ldr	r3, [pc, #484]	; (8001324 <main+0x5f8>)
 8001140:	881b      	ldrh	r3, [r3, #0]
 8001142:	429a      	cmp	r2, r3
 8001144:	d3ee      	bcc.n	8001124 <main+0x3f8>

				// Compare char arrays and execute the command
				__IO size_t len = param_length;
 8001146:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800114a:	b29b      	uxth	r3, r3
 800114c:	66bb      	str	r3, [r7, #104]	; 0x68
				if (strncmp(command, on_cmd, len) == 0)
 800114e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001150:	f107 01d0 	add.w	r1, r7, #208	; 0xd0
 8001154:	1d3b      	adds	r3, r7, #4
 8001156:	4618      	mov	r0, r3
 8001158:	f004 ff07 	bl	8005f6a <strncmp>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d13b      	bne.n	80011da <main+0x4ae>
				{
					// Store last command in a separate array
					for (uint8_t y=0; y<7; y++)
 8001162:	2300      	movs	r3, #0
 8001164:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
 8001168:	e010      	b.n	800118c <main+0x460>
						single_command[y] = message[close_idx-6+y];
 800116a:	f8b7 30ec 	ldrh.w	r3, [r7, #236]	; 0xec
 800116e:	1f9a      	subs	r2, r3, #6
 8001170:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8001174:	441a      	add	r2, r3
 8001176:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 800117a:	4968      	ldr	r1, [pc, #416]	; (800131c <main+0x5f0>)
 800117c:	5c89      	ldrb	r1, [r1, r2]
 800117e:	4a6d      	ldr	r2, [pc, #436]	; (8001334 <main+0x608>)
 8001180:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<7; y++)
 8001182:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8001186:	3301      	adds	r3, #1
 8001188:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
 800118c:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8001190:	2b06      	cmp	r3, #6
 8001192:	d9ea      	bls.n	800116a <main+0x43e>

					// Validate last command
					temp_check = validate_command(single_command);
 8001194:	4867      	ldr	r0, [pc, #412]	; (8001334 <main+0x608>)
 8001196:	f7ff fd0d 	bl	8000bb4 <validate_command>
 800119a:	4603      	mov	r3, r0
 800119c:	461a      	mov	r2, r3
 800119e:	4b66      	ldr	r3, [pc, #408]	; (8001338 <main+0x60c>)
 80011a0:	701a      	strb	r2, [r3, #0]
					if (temp_check == 1)
 80011a2:	4b65      	ldr	r3, [pc, #404]	; (8001338 <main+0x60c>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d10f      	bne.n	80011cc <main+0x4a0>
					{
						i = i+param_length;
 80011ac:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 80011b8:	4413      	add	r3, r2
 80011ba:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
						error_found = 0;
 80011be:	4b5f      	ldr	r3, [pc, #380]	; (800133c <main+0x610>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	701a      	strb	r2, [r3, #0]

						// Turn on LED
						led_action = 1;
 80011c4:	2301      	movs	r3, #1
 80011c6:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
 80011ca:	e120      	b.n	800140e <main+0x6e2>
					}
					else
					{
						error_found = 1;
 80011cc:	4b5b      	ldr	r3, [pc, #364]	; (800133c <main+0x610>)
 80011ce:	2201      	movs	r2, #1
 80011d0:	701a      	strb	r2, [r3, #0]
						sw_state = 0;
 80011d2:	4b55      	ldr	r3, [pc, #340]	; (8001328 <main+0x5fc>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	701a      	strb	r2, [r3, #0]
 80011d8:	e119      	b.n	800140e <main+0x6e2>
					}
				}
				else if (strncmp(command, off_cmd, len) == 0)
 80011da:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80011dc:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 80011e0:	1d3b      	adds	r3, r7, #4
 80011e2:	4618      	mov	r0, r3
 80011e4:	f004 fec1 	bl	8005f6a <strncmp>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d13b      	bne.n	8001266 <main+0x53a>
				{
					// Store last command in a separate array
					for (uint8_t y=0; y<8; y++)
 80011ee:	2300      	movs	r3, #0
 80011f0:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
 80011f4:	e010      	b.n	8001218 <main+0x4ec>
						single_command[y] = message[close_idx-7+y];
 80011f6:	f8b7 30ec 	ldrh.w	r3, [r7, #236]	; 0xec
 80011fa:	1fda      	subs	r2, r3, #7
 80011fc:	f897 30e5 	ldrb.w	r3, [r7, #229]	; 0xe5
 8001200:	441a      	add	r2, r3
 8001202:	f897 30e5 	ldrb.w	r3, [r7, #229]	; 0xe5
 8001206:	4945      	ldr	r1, [pc, #276]	; (800131c <main+0x5f0>)
 8001208:	5c89      	ldrb	r1, [r1, r2]
 800120a:	4a4a      	ldr	r2, [pc, #296]	; (8001334 <main+0x608>)
 800120c:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<8; y++)
 800120e:	f897 30e5 	ldrb.w	r3, [r7, #229]	; 0xe5
 8001212:	3301      	adds	r3, #1
 8001214:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
 8001218:	f897 30e5 	ldrb.w	r3, [r7, #229]	; 0xe5
 800121c:	2b07      	cmp	r3, #7
 800121e:	d9ea      	bls.n	80011f6 <main+0x4ca>

					// Validate last command
					temp_check = validate_command(single_command);
 8001220:	4844      	ldr	r0, [pc, #272]	; (8001334 <main+0x608>)
 8001222:	f7ff fcc7 	bl	8000bb4 <validate_command>
 8001226:	4603      	mov	r3, r0
 8001228:	461a      	mov	r2, r3
 800122a:	4b43      	ldr	r3, [pc, #268]	; (8001338 <main+0x60c>)
 800122c:	701a      	strb	r2, [r3, #0]
					if (temp_check == 1)
 800122e:	4b42      	ldr	r3, [pc, #264]	; (8001338 <main+0x60c>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	b2db      	uxtb	r3, r3
 8001234:	2b01      	cmp	r3, #1
 8001236:	d10f      	bne.n	8001258 <main+0x52c>
					{
						i = i+param_length;
 8001238:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800123c:	b29b      	uxth	r3, r3
 800123e:	b2da      	uxtb	r2, r3
 8001240:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8001244:	4413      	add	r3, r2
 8001246:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
						error_found = 0;
 800124a:	4b3c      	ldr	r3, [pc, #240]	; (800133c <main+0x610>)
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]

						// Turn off LED
						led_action = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
 8001256:	e0da      	b.n	800140e <main+0x6e2>
					}
					else
					{
						error_found = 1;
 8001258:	4b38      	ldr	r3, [pc, #224]	; (800133c <main+0x610>)
 800125a:	2201      	movs	r2, #1
 800125c:	701a      	strb	r2, [r3, #0]
						sw_state = 0;
 800125e:	4b32      	ldr	r3, [pc, #200]	; (8001328 <main+0x5fc>)
 8001260:	2200      	movs	r2, #0
 8001262:	701a      	strb	r2, [r3, #0]
 8001264:	e0d3      	b.n	800140e <main+0x6e2>
					}
				}
				else if (strncmp(command, blink_cmd, len-1) == 0)
 8001266:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001268:	1e5a      	subs	r2, r3, #1
 800126a:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 800126e:	1d3b      	adds	r3, r7, #4
 8001270:	4618      	mov	r0, r3
 8001272:	f004 fe7a 	bl	8005f6a <strncmp>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d13f      	bne.n	80012fc <main+0x5d0>
				{
					// Store last command in a separate array
					for (uint8_t y=0; y<12; y++)
 800127c:	2300      	movs	r3, #0
 800127e:	f887 30e4 	strb.w	r3, [r7, #228]	; 0xe4
 8001282:	e011      	b.n	80012a8 <main+0x57c>
						single_command[y] = message[close_idx-11+y];
 8001284:	f8b7 30ec 	ldrh.w	r3, [r7, #236]	; 0xec
 8001288:	f1a3 020b 	sub.w	r2, r3, #11
 800128c:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
 8001290:	441a      	add	r2, r3
 8001292:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
 8001296:	4921      	ldr	r1, [pc, #132]	; (800131c <main+0x5f0>)
 8001298:	5c89      	ldrb	r1, [r1, r2]
 800129a:	4a26      	ldr	r2, [pc, #152]	; (8001334 <main+0x608>)
 800129c:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<12; y++)
 800129e:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
 80012a2:	3301      	adds	r3, #1
 80012a4:	f887 30e4 	strb.w	r3, [r7, #228]	; 0xe4
 80012a8:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
 80012ac:	2b0b      	cmp	r3, #11
 80012ae:	d9e9      	bls.n	8001284 <main+0x558>

					// Validate last command
					temp_check = validate_command(single_command);
 80012b0:	4820      	ldr	r0, [pc, #128]	; (8001334 <main+0x608>)
 80012b2:	f7ff fc7f 	bl	8000bb4 <validate_command>
 80012b6:	4603      	mov	r3, r0
 80012b8:	461a      	mov	r2, r3
 80012ba:	4b1f      	ldr	r3, [pc, #124]	; (8001338 <main+0x60c>)
 80012bc:	701a      	strb	r2, [r3, #0]
					if (temp_check == 1)
 80012be:	4b1e      	ldr	r3, [pc, #120]	; (8001338 <main+0x60c>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d112      	bne.n	80012ee <main+0x5c2>
					{
						i = i+param_length;
 80012c8:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 80012cc:	b29b      	uxth	r3, r3
 80012ce:	b2da      	uxtb	r2, r3
 80012d0:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 80012d4:	4413      	add	r3, r2
 80012d6:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
						error_found = 0;
 80012da:	4b18      	ldr	r3, [pc, #96]	; (800133c <main+0x610>)
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]

						// Enable LED blink
						blink_setup = 1;
 80012e0:	4b17      	ldr	r3, [pc, #92]	; (8001340 <main+0x614>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	701a      	strb	r2, [r3, #0]
						led_action = 2;
 80012e6:	2302      	movs	r3, #2
 80012e8:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
 80012ec:	e08f      	b.n	800140e <main+0x6e2>
					}
					else
					{
						error_found = 1;
 80012ee:	4b13      	ldr	r3, [pc, #76]	; (800133c <main+0x610>)
 80012f0:	2201      	movs	r2, #1
 80012f2:	701a      	strb	r2, [r3, #0]
						sw_state = 0;
 80012f4:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <main+0x5fc>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	701a      	strb	r2, [r3, #0]
 80012fa:	e088      	b.n	800140e <main+0x6e2>
					}
				}
				else if (strncmp(command, delay_cmd, len-4) == 0)
 80012fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80012fe:	1f1a      	subs	r2, r3, #4
 8001300:	f107 01bc 	add.w	r1, r7, #188	; 0xbc
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	4618      	mov	r0, r3
 8001308:	f004 fe2f 	bl	8005f6a <strncmp>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d17d      	bne.n	800140e <main+0x6e2>
				{
					// Check if delay is a digit
					for (uint8_t y=0; y<4; y++)
 8001312:	2300      	movs	r3, #0
 8001314:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
 8001318:	e039      	b.n	800138e <main+0x662>
 800131a:	bf00      	nop
 800131c:	20000170 	.word	0x20000170
 8001320:	200001e0 	.word	0x200001e0
 8001324:	20000314 	.word	0x20000314
 8001328:	200001d5 	.word	0x200001d5
 800132c:	08006b1c 	.word	0x08006b1c
 8001330:	08006b28 	.word	0x08006b28
 8001334:	20000244 	.word	0x20000244
 8001338:	200002ad 	.word	0x200002ad
 800133c:	200002ac 	.word	0x200002ac
 8001340:	200001d6 	.word	0x200001d6
						if (message[close_idx-4+y] >= 0x30 && message[close_idx-4+y] <= 0x39)
 8001344:	f8b7 30ec 	ldrh.w	r3, [r7, #236]	; 0xec
 8001348:	1f1a      	subs	r2, r3, #4
 800134a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800134e:	4413      	add	r3, r2
 8001350:	4a9b      	ldr	r2, [pc, #620]	; (80015c0 <main+0x894>)
 8001352:	5cd3      	ldrb	r3, [r2, r3]
 8001354:	2b2f      	cmp	r3, #47	; 0x2f
 8001356:	d91e      	bls.n	8001396 <main+0x66a>
 8001358:	f8b7 30ec 	ldrh.w	r3, [r7, #236]	; 0xec
 800135c:	1f1a      	subs	r2, r3, #4
 800135e:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8001362:	4413      	add	r3, r2
 8001364:	4a96      	ldr	r2, [pc, #600]	; (80015c0 <main+0x894>)
 8001366:	5cd3      	ldrb	r3, [r2, r3]
 8001368:	2b39      	cmp	r3, #57	; 0x39
 800136a:	d814      	bhi.n	8001396 <main+0x66a>
							// Assign delay to temporary array
							temp[y] = message[close_idx-4+y];
 800136c:	f8b7 30ec 	ldrh.w	r3, [r7, #236]	; 0xec
 8001370:	1f1a      	subs	r2, r3, #4
 8001372:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8001376:	441a      	add	r2, r3
 8001378:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800137c:	4990      	ldr	r1, [pc, #576]	; (80015c0 <main+0x894>)
 800137e:	5c89      	ldrb	r1, [r1, r2]
 8001380:	4a90      	ldr	r2, [pc, #576]	; (80015c4 <main+0x898>)
 8001382:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<4; y++)
 8001384:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8001388:	3301      	adds	r3, #1
 800138a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
 800138e:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8001392:	2b03      	cmp	r3, #3
 8001394:	d9d6      	bls.n	8001344 <main+0x618>
						else
							break;

					// Store last command in a separate array
					for (uint8_t y=0; y<18; y++)
 8001396:	2300      	movs	r3, #0
 8001398:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
 800139c:	e011      	b.n	80013c2 <main+0x696>
						single_command[y] = message[close_idx-17+y];
 800139e:	f8b7 30ec 	ldrh.w	r3, [r7, #236]	; 0xec
 80013a2:	f1a3 0211 	sub.w	r2, r3, #17
 80013a6:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
 80013aa:	441a      	add	r2, r3
 80013ac:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
 80013b0:	4983      	ldr	r1, [pc, #524]	; (80015c0 <main+0x894>)
 80013b2:	5c89      	ldrb	r1, [r1, r2]
 80013b4:	4a84      	ldr	r2, [pc, #528]	; (80015c8 <main+0x89c>)
 80013b6:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<18; y++)
 80013b8:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
 80013bc:	3301      	adds	r3, #1
 80013be:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
 80013c2:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
 80013c6:	2b11      	cmp	r3, #17
 80013c8:	d9e9      	bls.n	800139e <main+0x672>

					// Validate last command
					temp_check = validate_command(single_command);
 80013ca:	487f      	ldr	r0, [pc, #508]	; (80015c8 <main+0x89c>)
 80013cc:	f7ff fbf2 	bl	8000bb4 <validate_command>
 80013d0:	4603      	mov	r3, r0
 80013d2:	461a      	mov	r2, r3
 80013d4:	4b7d      	ldr	r3, [pc, #500]	; (80015cc <main+0x8a0>)
 80013d6:	701a      	strb	r2, [r3, #0]
					if (temp_check == 1)
 80013d8:	4b7c      	ldr	r3, [pc, #496]	; (80015cc <main+0x8a0>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d10f      	bne.n	8001402 <main+0x6d6>
					{
						i = i+param_length;
 80013e2:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	b2da      	uxtb	r2, r3
 80013ea:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 80013ee:	4413      	add	r3, r2
 80013f0:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
						error_found = 0;
 80013f4:	4b76      	ldr	r3, [pc, #472]	; (80015d0 <main+0x8a4>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	701a      	strb	r2, [r3, #0]

						// Enable the delay
						led_action = 3;
 80013fa:	2303      	movs	r3, #3
 80013fc:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
 8001400:	e005      	b.n	800140e <main+0x6e2>
					}
					else
					{
						error_found = 1;
 8001402:	4b73      	ldr	r3, [pc, #460]	; (80015d0 <main+0x8a4>)
 8001404:	2201      	movs	r2, #1
 8001406:	701a      	strb	r2, [r3, #0]
						sw_state = 0;
 8001408:	4b72      	ldr	r3, [pc, #456]	; (80015d4 <main+0x8a8>)
 800140a:	2200      	movs	r2, #0
 800140c:	701a      	strb	r2, [r3, #0]
					}
				}

				// Replace bracket chars at the current opening and closing indexes
				message[open_idx] = '#';
 800140e:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	; 0xee
 8001412:	4a6b      	ldr	r2, [pc, #428]	; (80015c0 <main+0x894>)
 8001414:	2123      	movs	r1, #35	; 0x23
 8001416:	54d1      	strb	r1, [r2, r3]
				message[close_idx] = '#';
 8001418:	f8b7 30ec 	ldrh.w	r3, [r7, #236]	; 0xec
 800141c:	4a68      	ldr	r2, [pc, #416]	; (80015c0 <main+0x894>)
 800141e:	2123      	movs	r1, #35	; 0x23
 8001420:	54d1      	strb	r1, [r2, r3]

				// Clear the single_command array
				for (uint8_t y=0; y<BUFFER_LENGTH; y++)
 8001422:	2300      	movs	r3, #0
 8001424:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
 8001428:	e009      	b.n	800143e <main+0x712>
					single_command[y] = '\0';
 800142a:	f897 30e1 	ldrb.w	r3, [r7, #225]	; 0xe1
 800142e:	4a66      	ldr	r2, [pc, #408]	; (80015c8 <main+0x89c>)
 8001430:	2100      	movs	r1, #0
 8001432:	54d1      	strb	r1, [r2, r3]
				for (uint8_t y=0; y<BUFFER_LENGTH; y++)
 8001434:	f897 30e1 	ldrb.w	r3, [r7, #225]	; 0xe1
 8001438:	3301      	adds	r3, #1
 800143a:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
 800143e:	f897 30e1 	ldrb.w	r3, [r7, #225]	; 0xe1
 8001442:	2b63      	cmp	r3, #99	; 0x63
 8001444:	d9f1      	bls.n	800142a <main+0x6fe>

				// Reset sw_state
				i = i-1;
 8001446:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 800144a:	3b01      	subs	r3, #1
 800144c:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
				sw_state = 0;
 8001450:	4b60      	ldr	r3, [pc, #384]	; (80015d4 <main+0x8a8>)
 8001452:	2200      	movs	r2, #0
 8001454:	701a      	strb	r2, [r3, #0]
				break;
 8001456:	bf00      	nop
			} /* sw_state switch end */

			// Display error alert
			if (error_found == 1)
 8001458:	4b5d      	ldr	r3, [pc, #372]	; (80015d0 <main+0x8a4>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	b2db      	uxtb	r3, r3
 800145e:	2b01      	cmp	r3, #1
 8001460:	d119      	bne.n	8001496 <main+0x76a>
			{
				while (message[i] != ';')
 8001462:	e004      	b.n	800146e <main+0x742>
					i++;
 8001464:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8001468:	3301      	adds	r3, #1
 800146a:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
				while (message[i] != ';')
 800146e:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8001472:	4a53      	ldr	r2, [pc, #332]	; (80015c0 <main+0x894>)
 8001474:	5cd3      	ldrb	r3, [r2, r3]
 8001476:	2b3b      	cmp	r3, #59	; 0x3b
 8001478:	d1f4      	bne.n	8001464 <main+0x738>
				if (message[i] == ';')
 800147a:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 800147e:	4a50      	ldr	r2, [pc, #320]	; (80015c0 <main+0x894>)
 8001480:	5cd3      	ldrb	r3, [r2, r3]
 8001482:	2b3b      	cmp	r3, #59	; 0x3b
 8001484:	d104      	bne.n	8001490 <main+0x764>
					send_response(invalid_command);
 8001486:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff fab8 	bl	8000a00 <send_response>
				error_found = 0;
 8001490:	4b4f      	ldr	r3, [pc, #316]	; (80015d0 <main+0x8a4>)
 8001492:	2200      	movs	r2, #0
 8001494:	701a      	strb	r2, [r3, #0]
			}

			// Diode control switch
			switch (led_action)
 8001496:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 800149a:	b2db      	uxtb	r3, r3
 800149c:	2b03      	cmp	r3, #3
 800149e:	d83f      	bhi.n	8001520 <main+0x7f4>
 80014a0:	a201      	add	r2, pc, #4	; (adr r2, 80014a8 <main+0x77c>)
 80014a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014a6:	bf00      	nop
 80014a8:	080014b9 	.word	0x080014b9
 80014ac:	080014bf 	.word	0x080014bf
 80014b0:	080014c5 	.word	0x080014c5
 80014b4:	0800150f 	.word	0x0800150f
			{
			case 0:
				// Turn off LED
				turn_off_led();
 80014b8:	f7ff fb26 	bl	8000b08 <turn_off_led>
				break;
 80014bc:	e030      	b.n	8001520 <main+0x7f4>

			case 1:
				// Turn on LED
				turn_on_led();
 80014be:	f7ff fb17 	bl	8000af0 <turn_on_led>
				break;
 80014c2:	e02d      	b.n	8001520 <main+0x7f4>

			case 2:
				// Set blink interval
				if (blink_setup == 1)
 80014c4:	4b44      	ldr	r3, [pc, #272]	; (80015d8 <main+0x8ac>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d127      	bne.n	800151e <main+0x7f2>
				{
					delay = message[close_idx-1] - '0';
 80014ce:	f8b7 30ec 	ldrh.w	r3, [r7, #236]	; 0xec
 80014d2:	3b01      	subs	r3, #1
 80014d4:	4a3a      	ldr	r2, [pc, #232]	; (80015c0 <main+0x894>)
 80014d6:	5cd3      	ldrb	r3, [r2, r3]
 80014d8:	3b30      	subs	r3, #48	; 0x30
 80014da:	b2da      	uxtb	r2, r3
 80014dc:	4b3f      	ldr	r3, [pc, #252]	; (80015dc <main+0x8b0>)
 80014de:	701a      	strb	r2, [r3, #0]
					if (delay == 0)
 80014e0:	4b3e      	ldr	r3, [pc, #248]	; (80015dc <main+0x8b0>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d103      	bne.n	80014f2 <main+0x7c6>
						blink_ms = 0;
 80014ea:	4b3d      	ldr	r3, [pc, #244]	; (80015e0 <main+0x8b4>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	801a      	strh	r2, [r3, #0]
 80014f0:	e009      	b.n	8001506 <main+0x7da>
					else
						 blink_ms = calculate_delay(delay);
 80014f2:	4b3a      	ldr	r3, [pc, #232]	; (80015dc <main+0x8b0>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff fb11 	bl	8000b20 <calculate_delay>
 80014fe:	4603      	mov	r3, r0
 8001500:	461a      	mov	r2, r3
 8001502:	4b37      	ldr	r3, [pc, #220]	; (80015e0 <main+0x8b4>)
 8001504:	801a      	strh	r2, [r3, #0]
					blink_setup = 0;
 8001506:	4b34      	ldr	r3, [pc, #208]	; (80015d8 <main+0x8ac>)
 8001508:	2200      	movs	r2, #0
 800150a:	701a      	strb	r2, [r3, #0]
				}
				break;
 800150c:	e007      	b.n	800151e <main+0x7f2>

			case 3:
				// Set delay interval
				loop_delay = atoi(temp);
 800150e:	482d      	ldr	r0, [pc, #180]	; (80015c4 <main+0x898>)
 8001510:	f004 fce7 	bl	8005ee2 <atoi>
 8001514:	4603      	mov	r3, r0
 8001516:	b29a      	uxth	r2, r3
 8001518:	4b32      	ldr	r3, [pc, #200]	; (80015e4 <main+0x8b8>)
 800151a:	801a      	strh	r2, [r3, #0]
				break;
 800151c:	e000      	b.n	8001520 <main+0x7f4>
				break;
 800151e:	bf00      	nop
			} /* control switch end */

			// Set the delay
			timer_delay(loop_delay);
 8001520:	4b30      	ldr	r3, [pc, #192]	; (80015e4 <main+0x8b8>)
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	b29b      	uxth	r3, r3
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff f9e2 	bl	80008f0 <timer_delay>

			// Refresh watchdog timer
			HAL_IWDG_Refresh(&hiwdg);
 800152c:	482e      	ldr	r0, [pc, #184]	; (80015e8 <main+0x8bc>)
 800152e:	f001 f81d 	bl	800256c <HAL_IWDG_Refresh>
		for (uint8_t i=0; i<message_length; i++)
 8001532:	f897 30eb 	ldrb.w	r3, [r7, #235]	; 0xeb
 8001536:	3301      	adds	r3, #1
 8001538:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb
 800153c:	4b2b      	ldr	r3, [pc, #172]	; (80015ec <main+0x8c0>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	b2db      	uxtb	r3, r3
 8001542:	f897 20eb 	ldrb.w	r2, [r7, #235]	; 0xeb
 8001546:	429a      	cmp	r2, r3
 8001548:	f4ff ac5f 	bcc.w	8000e0a <main+0xde>
		} /* for loop end */

		// Clear the message array processing the commands
		clear_array(message, message_length);
 800154c:	4b27      	ldr	r3, [pc, #156]	; (80015ec <main+0x8c0>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	b2db      	uxtb	r3, r3
 8001552:	b29b      	uxth	r3, r3
 8001554:	4619      	mov	r1, r3
 8001556:	481a      	ldr	r0, [pc, #104]	; (80015c0 <main+0x894>)
 8001558:	f7ff fbca 	bl	8000cf0 <clear_array>
	} /* if statement end */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	// Command: LED[BLINK,x]
	if (blink_ms != 0 && (led_action == 2 || led_action == 3))
 800155c:	4b20      	ldr	r3, [pc, #128]	; (80015e0 <main+0x8b4>)
 800155e:	881b      	ldrh	r3, [r3, #0]
 8001560:	b29b      	uxth	r3, r3
 8001562:	2b00      	cmp	r3, #0
 8001564:	d014      	beq.n	8001590 <main+0x864>
 8001566:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 800156a:	b2db      	uxtb	r3, r3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d004      	beq.n	800157a <main+0x84e>
 8001570:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b03      	cmp	r3, #3
 8001578:	d10a      	bne.n	8001590 <main+0x864>
	{
		// Blink LED with delay
		HAL_GPIO_TogglePin(LED_Blue_GPIO_Port, LED_Blue_Pin);
 800157a:	2180      	movs	r1, #128	; 0x80
 800157c:	481c      	ldr	r0, [pc, #112]	; (80015f0 <main+0x8c4>)
 800157e:	f000 ff8c 	bl	800249a <HAL_GPIO_TogglePin>
		timer_delay(blink_ms);
 8001582:	4b17      	ldr	r3, [pc, #92]	; (80015e0 <main+0x8b4>)
 8001584:	881b      	ldrh	r3, [r3, #0]
 8001586:	b29b      	uxth	r3, r3
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff f9b1 	bl	80008f0 <timer_delay>
 800158e:	e00c      	b.n	80015aa <main+0x87e>
	}
	// Command: LED[ON] / LED[OFF]
	else if (led_action != 2 || led_action != 3)
 8001590:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2b02      	cmp	r3, #2
 8001598:	d104      	bne.n	80015a4 <main+0x878>
 800159a:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	2b03      	cmp	r3, #3
 80015a2:	d002      	beq.n	80015aa <main+0x87e>
		// Disable LED blink with other commands
		blink_ms = 0;
 80015a4:	4b0e      	ldr	r3, [pc, #56]	; (80015e0 <main+0x8b4>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	801a      	strh	r2, [r3, #0]

	// Set the delay
	timer_delay(loop_delay);
 80015aa:	4b0e      	ldr	r3, [pc, #56]	; (80015e4 <main+0x8b8>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff f99d 	bl	80008f0 <timer_delay>

	// Refresh watchdog timer
	HAL_IWDG_Refresh(&hiwdg);
 80015b6:	480c      	ldr	r0, [pc, #48]	; (80015e8 <main+0x8bc>)
 80015b8:	f000 ffd8 	bl	800256c <HAL_IWDG_Refresh>
	if (character == '\n' || character == '\r')
 80015bc:	e40c      	b.n	8000dd8 <main+0xac>
 80015be:	bf00      	nop
 80015c0:	20000170 	.word	0x20000170
 80015c4:	200001dc 	.word	0x200001dc
 80015c8:	20000244 	.word	0x20000244
 80015cc:	200002ad 	.word	0x200002ad
 80015d0:	200002ac 	.word	0x200002ac
 80015d4:	200001d5 	.word	0x200001d5
 80015d8:	200001d6 	.word	0x200001d6
 80015dc:	200001d7 	.word	0x200001d7
 80015e0:	200001d8 	.word	0x200001d8
 80015e4:	200001da 	.word	0x200001da
 80015e8:	2000008c 	.word	0x2000008c
 80015ec:	200001d4 	.word	0x200001d4
 80015f0:	40020400 	.word	0x40020400

080015f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b094      	sub	sp, #80	; 0x50
 80015f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015fa:	f107 031c 	add.w	r3, r7, #28
 80015fe:	2234      	movs	r2, #52	; 0x34
 8001600:	2100      	movs	r1, #0
 8001602:	4618      	mov	r0, r3
 8001604:	f004 fc9c 	bl	8005f40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001608:	f107 0308 	add.w	r3, r7, #8
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
 8001616:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001618:	4b2e      	ldr	r3, [pc, #184]	; (80016d4 <SystemClock_Config+0xe0>)
 800161a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161c:	4a2d      	ldr	r2, [pc, #180]	; (80016d4 <SystemClock_Config+0xe0>)
 800161e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001622:	6413      	str	r3, [r2, #64]	; 0x40
 8001624:	4b2b      	ldr	r3, [pc, #172]	; (80016d4 <SystemClock_Config+0xe0>)
 8001626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162c:	607b      	str	r3, [r7, #4]
 800162e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001630:	4b29      	ldr	r3, [pc, #164]	; (80016d8 <SystemClock_Config+0xe4>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001638:	4a27      	ldr	r2, [pc, #156]	; (80016d8 <SystemClock_Config+0xe4>)
 800163a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800163e:	6013      	str	r3, [r2, #0]
 8001640:	4b25      	ldr	r3, [pc, #148]	; (80016d8 <SystemClock_Config+0xe4>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001648:	603b      	str	r3, [r7, #0]
 800164a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 800164c:	230b      	movs	r3, #11
 800164e:	61fb      	str	r3, [r7, #28]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001650:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001654:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001656:	2301      	movs	r3, #1
 8001658:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800165a:	2310      	movs	r3, #16
 800165c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800165e:	2301      	movs	r3, #1
 8001660:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001662:	2302      	movs	r3, #2
 8001664:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001666:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800166a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 800166c:	2319      	movs	r3, #25
 800166e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001670:	23d8      	movs	r3, #216	; 0xd8
 8001672:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001674:	2302      	movs	r3, #2
 8001676:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001678:	2302      	movs	r3, #2
 800167a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800167c:	2302      	movs	r3, #2
 800167e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001680:	f107 031c 	add.w	r3, r7, #28
 8001684:	4618      	mov	r0, r3
 8001686:	f000 ffd1 	bl	800262c <HAL_RCC_OscConfig>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001690:	f000 f8a6 	bl	80017e0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001694:	f000 ff7a 	bl	800258c <HAL_PWREx_EnableOverDrive>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800169e:	f000 f89f 	bl	80017e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016a2:	230f      	movs	r3, #15
 80016a4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016a6:	2302      	movs	r3, #2
 80016a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80016aa:	2380      	movs	r3, #128	; 0x80
 80016ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016ae:	2300      	movs	r3, #0
 80016b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016b2:	2300      	movs	r3, #0
 80016b4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80016b6:	f107 0308 	add.w	r3, r7, #8
 80016ba:	2101      	movs	r1, #1
 80016bc:	4618      	mov	r0, r3
 80016be:	f001 fa63 	bl	8002b88 <HAL_RCC_ClockConfig>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <SystemClock_Config+0xd8>
  {
    Error_Handler();
 80016c8:	f000 f88a 	bl	80017e0 <Error_Handler>
  }
}
 80016cc:	bf00      	nop
 80016ce:	3750      	adds	r7, #80	; 0x50
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	40023800 	.word	0x40023800
 80016d8:	40007000 	.word	0x40007000

080016dc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
// Reception callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
	// Send character to terminal
	uart_print(character);
 80016e4:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <HAL_UART_RxCpltCallback+0x44>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff f861 	bl	80007b0 <uart_print>

	// Handle USART3 reception callback
	if(huart->Instance == USART3)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a0c      	ldr	r2, [pc, #48]	; (8001724 <HAL_UART_RxCpltCallback+0x48>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d10e      	bne.n	8001716 <HAL_UART_RxCpltCallback+0x3a>
	{
		// Store character in reception buffer
		rx_buffer[rx_empty] = character;
 80016f8:	4b0b      	ldr	r3, [pc, #44]	; (8001728 <HAL_UART_RxCpltCallback+0x4c>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	461a      	mov	r2, r3
 8001700:	4b07      	ldr	r3, [pc, #28]	; (8001720 <HAL_UART_RxCpltCallback+0x44>)
 8001702:	7819      	ldrb	r1, [r3, #0]
 8001704:	4b09      	ldr	r3, [pc, #36]	; (800172c <HAL_UART_RxCpltCallback+0x50>)
 8001706:	5499      	strb	r1, [r3, r2]

		// Increase empty index
		increase_rx_empty();
 8001708:	f7ff f894 	bl	8000834 <increase_rx_empty>

		// Await next character
		HAL_UART_Receive_IT(&huart3, &character, 1);
 800170c:	2201      	movs	r2, #1
 800170e:	4904      	ldr	r1, [pc, #16]	; (8001720 <HAL_UART_RxCpltCallback+0x44>)
 8001710:	4807      	ldr	r0, [pc, #28]	; (8001730 <HAL_UART_RxCpltCallback+0x54>)
 8001712:	f003 f8f5 	bl	8004900 <HAL_UART_Receive_IT>
	}
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	2000009c 	.word	0x2000009c
 8001724:	40004800 	.word	0x40004800
 8001728:	20000104 	.word	0x20000104
 800172c:	200000a0 	.word	0x200000a0
 8001730:	20000368 	.word	0x20000368

08001734 <HAL_UART_TxCpltCallback>:

// Transmission callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a0d      	ldr	r2, [pc, #52]	; (8001778 <HAL_UART_TxCpltCallback+0x44>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d113      	bne.n	800176e <HAL_UART_TxCpltCallback+0x3a>
	{
		if(tx_has_data() == 1)
 8001746:	f7ff f8a5 	bl	8000894 <tx_has_data>
 800174a:	4603      	mov	r3, r0
 800174c:	2b01      	cmp	r3, #1
 800174e:	d10e      	bne.n	800176e <HAL_UART_TxCpltCallback+0x3a>
		{
			static uint8_t tmp;
			tmp = tx_buffer[tx_busy];
 8001750:	4b0a      	ldr	r3, [pc, #40]	; (800177c <HAL_UART_TxCpltCallback+0x48>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	461a      	mov	r2, r3
 8001758:	4b09      	ldr	r3, [pc, #36]	; (8001780 <HAL_UART_TxCpltCallback+0x4c>)
 800175a:	5c9a      	ldrb	r2, [r3, r2]
 800175c:	4b09      	ldr	r3, [pc, #36]	; (8001784 <HAL_UART_TxCpltCallback+0x50>)
 800175e:	701a      	strb	r2, [r3, #0]

			increase_tx_busy();
 8001760:	f7ff f8ae 	bl	80008c0 <increase_tx_busy>
			HAL_UART_Transmit_IT(huart, &tmp, 1);
 8001764:	2201      	movs	r2, #1
 8001766:	4907      	ldr	r1, [pc, #28]	; (8001784 <HAL_UART_TxCpltCallback+0x50>)
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f003 f86b 	bl	8004844 <HAL_UART_Transmit_IT>
		}
	}
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40004800 	.word	0x40004800
 800177c:	2000016d 	.word	0x2000016d
 8001780:	20000108 	.word	0x20000108
 8001784:	20000316 	.word	0x20000316

08001788 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800178e:	463b      	mov	r3, r7
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800179a:	f000 fbab 	bl	8001ef4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800179e:	2301      	movs	r3, #1
 80017a0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80017a6:	2300      	movs	r3, #0
 80017a8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80017aa:	231f      	movs	r3, #31
 80017ac:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80017ae:	2387      	movs	r3, #135	; 0x87
 80017b0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80017b2:	2300      	movs	r3, #0
 80017b4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80017b6:	2300      	movs	r3, #0
 80017b8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80017ba:	2301      	movs	r3, #1
 80017bc:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80017be:	2301      	movs	r3, #1
 80017c0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80017c2:	2300      	movs	r3, #0
 80017c4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80017c6:	2300      	movs	r3, #0
 80017c8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80017ca:	463b      	mov	r3, r7
 80017cc:	4618      	mov	r0, r3
 80017ce:	f000 fbc9 	bl	8001f64 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80017d2:	2004      	movs	r0, #4
 80017d4:	f000 fba6 	bl	8001f24 <HAL_MPU_Enable>

}
 80017d8:	bf00      	nop
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80017e4:	b672      	cpsid	i
}
 80017e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017e8:	e7fe      	b.n	80017e8 <Error_Handler+0x8>
	...

080017ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80017f2:	4b12      	ldr	r3, [pc, #72]	; (800183c <HAL_MspInit+0x50>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f6:	4a11      	ldr	r2, [pc, #68]	; (800183c <HAL_MspInit+0x50>)
 80017f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017fc:	6413      	str	r3, [r2, #64]	; 0x40
 80017fe:	4b0f      	ldr	r3, [pc, #60]	; (800183c <HAL_MspInit+0x50>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800180a:	4b0c      	ldr	r3, [pc, #48]	; (800183c <HAL_MspInit+0x50>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180e:	4a0b      	ldr	r2, [pc, #44]	; (800183c <HAL_MspInit+0x50>)
 8001810:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001814:	6453      	str	r3, [r2, #68]	; 0x44
 8001816:	4b09      	ldr	r3, [pc, #36]	; (800183c <HAL_MspInit+0x50>)
 8001818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800181e:	603b      	str	r3, [r7, #0]
 8001820:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001822:	2200      	movs	r2, #0
 8001824:	2100      	movs	r1, #0
 8001826:	2005      	movs	r0, #5
 8001828:	f000 fb2d 	bl	8001e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800182c:	2005      	movs	r0, #5
 800182e:	f000 fb46 	bl	8001ebe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001832:	bf00      	nop
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40023800 	.word	0x40023800

08001840 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001844:	e7fe      	b.n	8001844 <NMI_Handler+0x4>

08001846 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001846:	b480      	push	{r7}
 8001848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800184a:	e7fe      	b.n	800184a <HardFault_Handler+0x4>

0800184c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001850:	e7fe      	b.n	8001850 <MemManage_Handler+0x4>

08001852 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001856:	e7fe      	b.n	8001856 <BusFault_Handler+0x4>

08001858 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800185c:	e7fe      	b.n	800185c <UsageFault_Handler+0x4>

0800185e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800187a:	b480      	push	{r7}
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800187e:	bf00      	nop
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800188c:	f000 fa00 	bl	8001c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001890:	bf00      	nop
 8001892:	bd80      	pop	{r7, pc}

08001894 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
	...

080018a4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80018a8:	4802      	ldr	r0, [pc, #8]	; (80018b4 <TIM3_IRQHandler+0x10>)
 80018aa:	f002 f8a4 	bl	80039f6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
//  HAL_GPIO_TogglePin(LED_Blue_GPIO_Port, LED_Blue_Pin);
  /* USER CODE END TIM3_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	2000031c 	.word	0x2000031c

080018b8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80018bc:	4802      	ldr	r0, [pc, #8]	; (80018c8 <USART3_IRQHandler+0x10>)
 80018be:	f003 f863 	bl	8004988 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000368 	.word	0x20000368

080018cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018d4:	4a14      	ldr	r2, [pc, #80]	; (8001928 <_sbrk+0x5c>)
 80018d6:	4b15      	ldr	r3, [pc, #84]	; (800192c <_sbrk+0x60>)
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018e0:	4b13      	ldr	r3, [pc, #76]	; (8001930 <_sbrk+0x64>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d102      	bne.n	80018ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018e8:	4b11      	ldr	r3, [pc, #68]	; (8001930 <_sbrk+0x64>)
 80018ea:	4a12      	ldr	r2, [pc, #72]	; (8001934 <_sbrk+0x68>)
 80018ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018ee:	4b10      	ldr	r3, [pc, #64]	; (8001930 <_sbrk+0x64>)
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4413      	add	r3, r2
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d207      	bcs.n	800190c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018fc:	f004 faf6 	bl	8005eec <__errno>
 8001900:	4603      	mov	r3, r0
 8001902:	220c      	movs	r2, #12
 8001904:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001906:	f04f 33ff 	mov.w	r3, #4294967295
 800190a:	e009      	b.n	8001920 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800190c:	4b08      	ldr	r3, [pc, #32]	; (8001930 <_sbrk+0x64>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001912:	4b07      	ldr	r3, [pc, #28]	; (8001930 <_sbrk+0x64>)
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4413      	add	r3, r2
 800191a:	4a05      	ldr	r2, [pc, #20]	; (8001930 <_sbrk+0x64>)
 800191c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800191e:	68fb      	ldr	r3, [r7, #12]
}
 8001920:	4618      	mov	r0, r3
 8001922:	3718      	adds	r7, #24
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	20080000 	.word	0x20080000
 800192c:	00000400 	.word	0x00000400
 8001930:	20000318 	.word	0x20000318
 8001934:	20000408 	.word	0x20000408

08001938 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800193c:	4b06      	ldr	r3, [pc, #24]	; (8001958 <SystemInit+0x20>)
 800193e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001942:	4a05      	ldr	r2, [pc, #20]	; (8001958 <SystemInit+0x20>)
 8001944:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001948:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b08e      	sub	sp, #56	; 0x38
 8001960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001962:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001970:	f107 031c 	add.w	r3, r7, #28
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800197c:	463b      	mov	r3, r7
 800197e:	2200      	movs	r2, #0
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	605a      	str	r2, [r3, #4]
 8001984:	609a      	str	r2, [r3, #8]
 8001986:	60da      	str	r2, [r3, #12]
 8001988:	611a      	str	r2, [r3, #16]
 800198a:	615a      	str	r2, [r3, #20]
 800198c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800198e:	4b2c      	ldr	r3, [pc, #176]	; (8001a40 <MX_TIM3_Init+0xe4>)
 8001990:	4a2c      	ldr	r2, [pc, #176]	; (8001a44 <MX_TIM3_Init+0xe8>)
 8001992:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10799;
 8001994:	4b2a      	ldr	r3, [pc, #168]	; (8001a40 <MX_TIM3_Init+0xe4>)
 8001996:	f642 222f 	movw	r2, #10799	; 0x2a2f
 800199a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800199c:	4b28      	ldr	r3, [pc, #160]	; (8001a40 <MX_TIM3_Init+0xe4>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 80019a2:	4b27      	ldr	r3, [pc, #156]	; (8001a40 <MX_TIM3_Init+0xe4>)
 80019a4:	f242 720f 	movw	r2, #9999	; 0x270f
 80019a8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019aa:	4b25      	ldr	r3, [pc, #148]	; (8001a40 <MX_TIM3_Init+0xe4>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019b0:	4b23      	ldr	r3, [pc, #140]	; (8001a40 <MX_TIM3_Init+0xe4>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019b6:	4822      	ldr	r0, [pc, #136]	; (8001a40 <MX_TIM3_Init+0xe4>)
 80019b8:	f001 fef4 	bl	80037a4 <HAL_TIM_Base_Init>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80019c2:	f7ff ff0d 	bl	80017e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ca:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80019cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019d0:	4619      	mov	r1, r3
 80019d2:	481b      	ldr	r0, [pc, #108]	; (8001a40 <MX_TIM3_Init+0xe4>)
 80019d4:	f002 f9a8 	bl	8003d28 <HAL_TIM_ConfigClockSource>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80019de:	f7ff feff 	bl	80017e0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80019e2:	4817      	ldr	r0, [pc, #92]	; (8001a40 <MX_TIM3_Init+0xe4>)
 80019e4:	f001 ffa6 	bl	8003934 <HAL_TIM_OC_Init>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80019ee:	f7ff fef7 	bl	80017e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019f2:	2300      	movs	r3, #0
 80019f4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019f6:	2300      	movs	r3, #0
 80019f8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019fa:	f107 031c 	add.w	r3, r7, #28
 80019fe:	4619      	mov	r1, r3
 8001a00:	480f      	ldr	r0, [pc, #60]	; (8001a40 <MX_TIM3_Init+0xe4>)
 8001a02:	f002 fe25 	bl	8004650 <HAL_TIMEx_MasterConfigSynchronization>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001a0c:	f7ff fee8 	bl	80017e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001a10:	2300      	movs	r3, #0
 8001a12:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001a14:	2300      	movs	r3, #0
 8001a16:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a20:	463b      	mov	r3, r7
 8001a22:	2200      	movs	r2, #0
 8001a24:	4619      	mov	r1, r3
 8001a26:	4806      	ldr	r0, [pc, #24]	; (8001a40 <MX_TIM3_Init+0xe4>)
 8001a28:	f002 f904 	bl	8003c34 <HAL_TIM_OC_ConfigChannel>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8001a32:	f7ff fed5 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a36:	bf00      	nop
 8001a38:	3738      	adds	r7, #56	; 0x38
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	2000031c 	.word	0x2000031c
 8001a44:	40000400 	.word	0x40000400

08001a48 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a0d      	ldr	r2, [pc, #52]	; (8001a8c <HAL_TIM_Base_MspInit+0x44>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d113      	bne.n	8001a82 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a5a:	4b0d      	ldr	r3, [pc, #52]	; (8001a90 <HAL_TIM_Base_MspInit+0x48>)
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5e:	4a0c      	ldr	r2, [pc, #48]	; (8001a90 <HAL_TIM_Base_MspInit+0x48>)
 8001a60:	f043 0302 	orr.w	r3, r3, #2
 8001a64:	6413      	str	r3, [r2, #64]	; 0x40
 8001a66:	4b0a      	ldr	r3, [pc, #40]	; (8001a90 <HAL_TIM_Base_MspInit+0x48>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a72:	2200      	movs	r2, #0
 8001a74:	2100      	movs	r1, #0
 8001a76:	201d      	movs	r0, #29
 8001a78:	f000 fa05 	bl	8001e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a7c:	201d      	movs	r0, #29
 8001a7e:	f000 fa1e 	bl	8001ebe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001a82:	bf00      	nop
 8001a84:	3710      	adds	r7, #16
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40000400 	.word	0x40000400
 8001a90:	40023800 	.word	0x40023800

08001a94 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a98:	4b14      	ldr	r3, [pc, #80]	; (8001aec <MX_USART3_UART_Init+0x58>)
 8001a9a:	4a15      	ldr	r2, [pc, #84]	; (8001af0 <MX_USART3_UART_Init+0x5c>)
 8001a9c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001a9e:	4b13      	ldr	r3, [pc, #76]	; (8001aec <MX_USART3_UART_Init+0x58>)
 8001aa0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001aa4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001aa6:	4b11      	ldr	r3, [pc, #68]	; (8001aec <MX_USART3_UART_Init+0x58>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001aac:	4b0f      	ldr	r3, [pc, #60]	; (8001aec <MX_USART3_UART_Init+0x58>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ab2:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <MX_USART3_UART_Init+0x58>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <MX_USART3_UART_Init+0x58>)
 8001aba:	220c      	movs	r2, #12
 8001abc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001abe:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <MX_USART3_UART_Init+0x58>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ac4:	4b09      	ldr	r3, [pc, #36]	; (8001aec <MX_USART3_UART_Init+0x58>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001aca:	4b08      	ldr	r3, [pc, #32]	; (8001aec <MX_USART3_UART_Init+0x58>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ad0:	4b06      	ldr	r3, [pc, #24]	; (8001aec <MX_USART3_UART_Init+0x58>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001ad6:	4805      	ldr	r0, [pc, #20]	; (8001aec <MX_USART3_UART_Init+0x58>)
 8001ad8:	f002 fe66 	bl	80047a8 <HAL_UART_Init>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001ae2:	f7ff fe7d 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	20000368 	.word	0x20000368
 8001af0:	40004800 	.word	0x40004800

08001af4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b0ae      	sub	sp, #184	; 0xb8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b0c:	f107 0314 	add.w	r3, r7, #20
 8001b10:	2290      	movs	r2, #144	; 0x90
 8001b12:	2100      	movs	r1, #0
 8001b14:	4618      	mov	r0, r3
 8001b16:	f004 fa13 	bl	8005f40 <memset>
  if(uartHandle->Instance==USART3)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a26      	ldr	r2, [pc, #152]	; (8001bb8 <HAL_UART_MspInit+0xc4>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d144      	bne.n	8001bae <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001b24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b28:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_HSI;
 8001b2a:	2320      	movs	r3, #32
 8001b2c:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b2e:	f107 0314 	add.w	r3, r7, #20
 8001b32:	4618      	mov	r0, r3
 8001b34:	f001 fa0e 	bl	8002f54 <HAL_RCCEx_PeriphCLKConfig>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001b3e:	f7ff fe4f 	bl	80017e0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b42:	4b1e      	ldr	r3, [pc, #120]	; (8001bbc <HAL_UART_MspInit+0xc8>)
 8001b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b46:	4a1d      	ldr	r2, [pc, #116]	; (8001bbc <HAL_UART_MspInit+0xc8>)
 8001b48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b4e:	4b1b      	ldr	r3, [pc, #108]	; (8001bbc <HAL_UART_MspInit+0xc8>)
 8001b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b56:	613b      	str	r3, [r7, #16]
 8001b58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b5a:	4b18      	ldr	r3, [pc, #96]	; (8001bbc <HAL_UART_MspInit+0xc8>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5e:	4a17      	ldr	r2, [pc, #92]	; (8001bbc <HAL_UART_MspInit+0xc8>)
 8001b60:	f043 0308 	orr.w	r3, r3, #8
 8001b64:	6313      	str	r3, [r2, #48]	; 0x30
 8001b66:	4b15      	ldr	r3, [pc, #84]	; (8001bbc <HAL_UART_MspInit+0xc8>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	f003 0308 	and.w	r3, r3, #8
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b72:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b86:	2303      	movs	r3, #3
 8001b88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b8c:	2307      	movs	r3, #7
 8001b8e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b92:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b96:	4619      	mov	r1, r3
 8001b98:	4809      	ldr	r0, [pc, #36]	; (8001bc0 <HAL_UART_MspInit+0xcc>)
 8001b9a:	f000 fab9 	bl	8002110 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	2027      	movs	r0, #39	; 0x27
 8001ba4:	f000 f96f 	bl	8001e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ba8:	2027      	movs	r0, #39	; 0x27
 8001baa:	f000 f988 	bl	8001ebe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001bae:	bf00      	nop
 8001bb0:	37b8      	adds	r7, #184	; 0xb8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40004800 	.word	0x40004800
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40020c00 	.word	0x40020c00

08001bc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bfc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bc8:	480d      	ldr	r0, [pc, #52]	; (8001c00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001bca:	490e      	ldr	r1, [pc, #56]	; (8001c04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001bcc:	4a0e      	ldr	r2, [pc, #56]	; (8001c08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bd0:	e002      	b.n	8001bd8 <LoopCopyDataInit>

08001bd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bd6:	3304      	adds	r3, #4

08001bd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bdc:	d3f9      	bcc.n	8001bd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bde:	4a0b      	ldr	r2, [pc, #44]	; (8001c0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001be0:	4c0b      	ldr	r4, [pc, #44]	; (8001c10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001be2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001be4:	e001      	b.n	8001bea <LoopFillZerobss>

08001be6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001be6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be8:	3204      	adds	r2, #4

08001bea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bec:	d3fb      	bcc.n	8001be6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001bee:	f7ff fea3 	bl	8001938 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bf2:	f004 f981 	bl	8005ef8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bf6:	f7ff f899 	bl	8000d2c <main>
  bx  lr    
 8001bfa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001bfc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001c00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c04:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001c08:	08006c88 	.word	0x08006c88
  ldr r2, =_sbss
 8001c0c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001c10:	20000404 	.word	0x20000404

08001c14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c14:	e7fe      	b.n	8001c14 <ADC_IRQHandler>

08001c16 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c1a:	2003      	movs	r0, #3
 8001c1c:	f000 f928 	bl	8001e70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c20:	200f      	movs	r0, #15
 8001c22:	f000 f805 	bl	8001c30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c26:	f7ff fde1 	bl	80017ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c38:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <HAL_InitTick+0x54>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <HAL_InitTick+0x58>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	4619      	mov	r1, r3
 8001c42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f000 f943 	bl	8001eda <HAL_SYSTICK_Config>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e00e      	b.n	8001c7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2b0f      	cmp	r3, #15
 8001c62:	d80a      	bhi.n	8001c7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c64:	2200      	movs	r2, #0
 8001c66:	6879      	ldr	r1, [r7, #4]
 8001c68:	f04f 30ff 	mov.w	r0, #4294967295
 8001c6c:	f000 f90b 	bl	8001e86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c70:	4a06      	ldr	r2, [pc, #24]	; (8001c8c <HAL_InitTick+0x5c>)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c76:	2300      	movs	r3, #0
 8001c78:	e000      	b.n	8001c7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20000000 	.word	0x20000000
 8001c88:	20000008 	.word	0x20000008
 8001c8c:	20000004 	.word	0x20000004

08001c90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c94:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <HAL_IncTick+0x20>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	461a      	mov	r2, r3
 8001c9a:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <HAL_IncTick+0x24>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	4a04      	ldr	r2, [pc, #16]	; (8001cb4 <HAL_IncTick+0x24>)
 8001ca2:	6013      	str	r3, [r2, #0]
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	20000008 	.word	0x20000008
 8001cb4:	200003f0 	.word	0x200003f0

08001cb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  return uwTick;
 8001cbc:	4b03      	ldr	r3, [pc, #12]	; (8001ccc <HAL_GetTick+0x14>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	200003f0 	.word	0x200003f0

08001cd0 <__NVIC_SetPriorityGrouping>:
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f003 0307 	and.w	r3, r3, #7
 8001cde:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce0:	4b0b      	ldr	r3, [pc, #44]	; (8001d10 <__NVIC_SetPriorityGrouping+0x40>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cec:	4013      	ands	r3, r2
 8001cee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001cf8:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <__NVIC_SetPriorityGrouping+0x44>)
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cfe:	4a04      	ldr	r2, [pc, #16]	; (8001d10 <__NVIC_SetPriorityGrouping+0x40>)
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	60d3      	str	r3, [r2, #12]
}
 8001d04:	bf00      	nop
 8001d06:	3714      	adds	r7, #20
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	e000ed00 	.word	0xe000ed00
 8001d14:	05fa0000 	.word	0x05fa0000

08001d18 <__NVIC_GetPriorityGrouping>:
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d1c:	4b04      	ldr	r3, [pc, #16]	; (8001d30 <__NVIC_GetPriorityGrouping+0x18>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	0a1b      	lsrs	r3, r3, #8
 8001d22:	f003 0307 	and.w	r3, r3, #7
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <__NVIC_EnableIRQ>:
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	db0b      	blt.n	8001d5e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	f003 021f 	and.w	r2, r3, #31
 8001d4c:	4907      	ldr	r1, [pc, #28]	; (8001d6c <__NVIC_EnableIRQ+0x38>)
 8001d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d52:	095b      	lsrs	r3, r3, #5
 8001d54:	2001      	movs	r0, #1
 8001d56:	fa00 f202 	lsl.w	r2, r0, r2
 8001d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000e100 	.word	0xe000e100

08001d70 <__NVIC_SetPriority>:
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	6039      	str	r1, [r7, #0]
 8001d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	db0a      	blt.n	8001d9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	b2da      	uxtb	r2, r3
 8001d88:	490c      	ldr	r1, [pc, #48]	; (8001dbc <__NVIC_SetPriority+0x4c>)
 8001d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8e:	0112      	lsls	r2, r2, #4
 8001d90:	b2d2      	uxtb	r2, r2
 8001d92:	440b      	add	r3, r1
 8001d94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001d98:	e00a      	b.n	8001db0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	4908      	ldr	r1, [pc, #32]	; (8001dc0 <__NVIC_SetPriority+0x50>)
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	f003 030f 	and.w	r3, r3, #15
 8001da6:	3b04      	subs	r3, #4
 8001da8:	0112      	lsls	r2, r2, #4
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	440b      	add	r3, r1
 8001dae:	761a      	strb	r2, [r3, #24]
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	e000e100 	.word	0xe000e100
 8001dc0:	e000ed00 	.word	0xe000ed00

08001dc4 <NVIC_EncodePriority>:
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b089      	sub	sp, #36	; 0x24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f003 0307 	and.w	r3, r3, #7
 8001dd6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	f1c3 0307 	rsb	r3, r3, #7
 8001dde:	2b04      	cmp	r3, #4
 8001de0:	bf28      	it	cs
 8001de2:	2304      	movcs	r3, #4
 8001de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	3304      	adds	r3, #4
 8001dea:	2b06      	cmp	r3, #6
 8001dec:	d902      	bls.n	8001df4 <NVIC_EncodePriority+0x30>
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	3b03      	subs	r3, #3
 8001df2:	e000      	b.n	8001df6 <NVIC_EncodePriority+0x32>
 8001df4:	2300      	movs	r3, #0
 8001df6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	43da      	mvns	r2, r3
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	401a      	ands	r2, r3
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	fa01 f303 	lsl.w	r3, r1, r3
 8001e16:	43d9      	mvns	r1, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e1c:	4313      	orrs	r3, r2
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3724      	adds	r7, #36	; 0x24
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
	...

08001e2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3b01      	subs	r3, #1
 8001e38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e3c:	d301      	bcc.n	8001e42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e00f      	b.n	8001e62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e42:	4a0a      	ldr	r2, [pc, #40]	; (8001e6c <SysTick_Config+0x40>)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	3b01      	subs	r3, #1
 8001e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e4a:	210f      	movs	r1, #15
 8001e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e50:	f7ff ff8e 	bl	8001d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e54:	4b05      	ldr	r3, [pc, #20]	; (8001e6c <SysTick_Config+0x40>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e5a:	4b04      	ldr	r3, [pc, #16]	; (8001e6c <SysTick_Config+0x40>)
 8001e5c:	2207      	movs	r2, #7
 8001e5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	e000e010 	.word	0xe000e010

08001e70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f7ff ff29 	bl	8001cd0 <__NVIC_SetPriorityGrouping>
}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}

08001e86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b086      	sub	sp, #24
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	60b9      	str	r1, [r7, #8]
 8001e90:	607a      	str	r2, [r7, #4]
 8001e92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e98:	f7ff ff3e 	bl	8001d18 <__NVIC_GetPriorityGrouping>
 8001e9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	68b9      	ldr	r1, [r7, #8]
 8001ea2:	6978      	ldr	r0, [r7, #20]
 8001ea4:	f7ff ff8e 	bl	8001dc4 <NVIC_EncodePriority>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eae:	4611      	mov	r1, r2
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff ff5d 	bl	8001d70 <__NVIC_SetPriority>
}
 8001eb6:	bf00      	nop
 8001eb8:	3718      	adds	r7, #24
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b082      	sub	sp, #8
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff ff31 	bl	8001d34 <__NVIC_EnableIRQ>
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b082      	sub	sp, #8
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f7ff ffa2 	bl	8001e2c <SysTick_Config>
 8001ee8:	4603      	mov	r3, r0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
	...

08001ef4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001ef8:	f3bf 8f5f 	dmb	sy
}
 8001efc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001efe:	4b07      	ldr	r3, [pc, #28]	; (8001f1c <HAL_MPU_Disable+0x28>)
 8001f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f02:	4a06      	ldr	r2, [pc, #24]	; (8001f1c <HAL_MPU_Disable+0x28>)
 8001f04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f08:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001f0a:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <HAL_MPU_Disable+0x2c>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	605a      	str	r2, [r3, #4]
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	e000ed00 	.word	0xe000ed00
 8001f20:	e000ed90 	.word	0xe000ed90

08001f24 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001f2c:	4a0b      	ldr	r2, [pc, #44]	; (8001f5c <HAL_MPU_Enable+0x38>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001f36:	4b0a      	ldr	r3, [pc, #40]	; (8001f60 <HAL_MPU_Enable+0x3c>)
 8001f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3a:	4a09      	ldr	r2, [pc, #36]	; (8001f60 <HAL_MPU_Enable+0x3c>)
 8001f3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f40:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001f42:	f3bf 8f4f 	dsb	sy
}
 8001f46:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f48:	f3bf 8f6f 	isb	sy
}
 8001f4c:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001f4e:	bf00      	nop
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	e000ed90 	.word	0xe000ed90
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	785a      	ldrb	r2, [r3, #1]
 8001f70:	4b1d      	ldr	r3, [pc, #116]	; (8001fe8 <HAL_MPU_ConfigRegion+0x84>)
 8001f72:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d029      	beq.n	8001fd0 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8001f7c:	4a1a      	ldr	r2, [pc, #104]	; (8001fe8 <HAL_MPU_ConfigRegion+0x84>)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	7b1b      	ldrb	r3, [r3, #12]
 8001f88:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	7adb      	ldrb	r3, [r3, #11]
 8001f8e:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f90:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	7a9b      	ldrb	r3, [r3, #10]
 8001f96:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001f98:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	7b5b      	ldrb	r3, [r3, #13]
 8001f9e:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001fa0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	7b9b      	ldrb	r3, [r3, #14]
 8001fa6:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001fa8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	7bdb      	ldrb	r3, [r3, #15]
 8001fae:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001fb0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	7a5b      	ldrb	r3, [r3, #9]
 8001fb6:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001fb8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	7a1b      	ldrb	r3, [r3, #8]
 8001fbe:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001fc0:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	7812      	ldrb	r2, [r2, #0]
 8001fc6:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001fc8:	4a07      	ldr	r2, [pc, #28]	; (8001fe8 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001fca:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001fcc:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8001fce:	e005      	b.n	8001fdc <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8001fd0:	4b05      	ldr	r3, [pc, #20]	; (8001fe8 <HAL_MPU_ConfigRegion+0x84>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8001fd6:	4b04      	ldr	r3, [pc, #16]	; (8001fe8 <HAL_MPU_ConfigRegion+0x84>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	611a      	str	r2, [r3, #16]
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr
 8001fe8:	e000ed90 	.word	0xe000ed90

08001fec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001ffa:	f7ff fe5d 	bl	8001cb8 <HAL_GetTick>
 8001ffe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002006:	b2db      	uxtb	r3, r3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d008      	beq.n	800201e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2280      	movs	r2, #128	; 0x80
 8002010:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e052      	b.n	80020c4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f022 0216 	bic.w	r2, r2, #22
 800202c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	695a      	ldr	r2, [r3, #20]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800203c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	2b00      	cmp	r3, #0
 8002044:	d103      	bne.n	800204e <HAL_DMA_Abort+0x62>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800204a:	2b00      	cmp	r3, #0
 800204c:	d007      	beq.n	800205e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f022 0208 	bic.w	r2, r2, #8
 800205c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f022 0201 	bic.w	r2, r2, #1
 800206c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800206e:	e013      	b.n	8002098 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002070:	f7ff fe22 	bl	8001cb8 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	2b05      	cmp	r3, #5
 800207c:	d90c      	bls.n	8002098 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2220      	movs	r2, #32
 8002082:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2203      	movs	r2, #3
 8002088:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e015      	b.n	80020c4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d1e4      	bne.n	8002070 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020aa:	223f      	movs	r2, #63	; 0x3f
 80020ac:	409a      	lsls	r2, r3
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80020c2:	2300      	movs	r3, #0
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d004      	beq.n	80020ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2280      	movs	r2, #128	; 0x80
 80020e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e00c      	b.n	8002104 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2205      	movs	r2, #5
 80020ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f022 0201 	bic.w	r2, r2, #1
 8002100:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002102:	2300      	movs	r3, #0
}
 8002104:	4618      	mov	r0, r3
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002110:	b480      	push	{r7}
 8002112:	b089      	sub	sp, #36	; 0x24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800211a:	2300      	movs	r3, #0
 800211c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002122:	2300      	movs	r3, #0
 8002124:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002126:	2300      	movs	r3, #0
 8002128:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800212a:	2300      	movs	r3, #0
 800212c:	61fb      	str	r3, [r7, #28]
 800212e:	e175      	b.n	800241c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002130:	2201      	movs	r2, #1
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	697a      	ldr	r2, [r7, #20]
 8002140:	4013      	ands	r3, r2
 8002142:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002144:	693a      	ldr	r2, [r7, #16]
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	429a      	cmp	r2, r3
 800214a:	f040 8164 	bne.w	8002416 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f003 0303 	and.w	r3, r3, #3
 8002156:	2b01      	cmp	r3, #1
 8002158:	d005      	beq.n	8002166 <HAL_GPIO_Init+0x56>
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f003 0303 	and.w	r3, r3, #3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d130      	bne.n	80021c8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	2203      	movs	r2, #3
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	43db      	mvns	r3, r3
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	4013      	ands	r3, r2
 800217c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	68da      	ldr	r2, [r3, #12]
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	69ba      	ldr	r2, [r7, #24]
 800218c:	4313      	orrs	r3, r2
 800218e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800219c:	2201      	movs	r2, #1
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	43db      	mvns	r3, r3
 80021a6:	69ba      	ldr	r2, [r7, #24]
 80021a8:	4013      	ands	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	091b      	lsrs	r3, r3, #4
 80021b2:	f003 0201 	and.w	r2, r3, #1
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	4313      	orrs	r3, r2
 80021c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	69ba      	ldr	r2, [r7, #24]
 80021c6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f003 0303 	and.w	r3, r3, #3
 80021d0:	2b03      	cmp	r3, #3
 80021d2:	d017      	beq.n	8002204 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	2203      	movs	r2, #3
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	43db      	mvns	r3, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	69fb      	ldr	r3, [r7, #28]
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	69ba      	ldr	r2, [r7, #24]
 8002202:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f003 0303 	and.w	r3, r3, #3
 800220c:	2b02      	cmp	r3, #2
 800220e:	d123      	bne.n	8002258 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	08da      	lsrs	r2, r3, #3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3208      	adds	r2, #8
 8002218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800221c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	f003 0307 	and.w	r3, r3, #7
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	220f      	movs	r2, #15
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	43db      	mvns	r3, r3
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	4013      	ands	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	691a      	ldr	r2, [r3, #16]
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	4313      	orrs	r3, r2
 8002248:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	08da      	lsrs	r2, r3, #3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	3208      	adds	r2, #8
 8002252:	69b9      	ldr	r1, [r7, #24]
 8002254:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	2203      	movs	r2, #3
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	43db      	mvns	r3, r3
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	4013      	ands	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 0203 	and.w	r2, r3, #3
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4313      	orrs	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002294:	2b00      	cmp	r3, #0
 8002296:	f000 80be 	beq.w	8002416 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800229a:	4b66      	ldr	r3, [pc, #408]	; (8002434 <HAL_GPIO_Init+0x324>)
 800229c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800229e:	4a65      	ldr	r2, [pc, #404]	; (8002434 <HAL_GPIO_Init+0x324>)
 80022a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022a4:	6453      	str	r3, [r2, #68]	; 0x44
 80022a6:	4b63      	ldr	r3, [pc, #396]	; (8002434 <HAL_GPIO_Init+0x324>)
 80022a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022ae:	60fb      	str	r3, [r7, #12]
 80022b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80022b2:	4a61      	ldr	r2, [pc, #388]	; (8002438 <HAL_GPIO_Init+0x328>)
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	089b      	lsrs	r3, r3, #2
 80022b8:	3302      	adds	r3, #2
 80022ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022be:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	f003 0303 	and.w	r3, r3, #3
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	220f      	movs	r2, #15
 80022ca:	fa02 f303 	lsl.w	r3, r2, r3
 80022ce:	43db      	mvns	r3, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4013      	ands	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a58      	ldr	r2, [pc, #352]	; (800243c <HAL_GPIO_Init+0x32c>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d037      	beq.n	800234e <HAL_GPIO_Init+0x23e>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a57      	ldr	r2, [pc, #348]	; (8002440 <HAL_GPIO_Init+0x330>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d031      	beq.n	800234a <HAL_GPIO_Init+0x23a>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a56      	ldr	r2, [pc, #344]	; (8002444 <HAL_GPIO_Init+0x334>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d02b      	beq.n	8002346 <HAL_GPIO_Init+0x236>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a55      	ldr	r2, [pc, #340]	; (8002448 <HAL_GPIO_Init+0x338>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d025      	beq.n	8002342 <HAL_GPIO_Init+0x232>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a54      	ldr	r2, [pc, #336]	; (800244c <HAL_GPIO_Init+0x33c>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d01f      	beq.n	800233e <HAL_GPIO_Init+0x22e>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a53      	ldr	r2, [pc, #332]	; (8002450 <HAL_GPIO_Init+0x340>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d019      	beq.n	800233a <HAL_GPIO_Init+0x22a>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a52      	ldr	r2, [pc, #328]	; (8002454 <HAL_GPIO_Init+0x344>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d013      	beq.n	8002336 <HAL_GPIO_Init+0x226>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a51      	ldr	r2, [pc, #324]	; (8002458 <HAL_GPIO_Init+0x348>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d00d      	beq.n	8002332 <HAL_GPIO_Init+0x222>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a50      	ldr	r2, [pc, #320]	; (800245c <HAL_GPIO_Init+0x34c>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d007      	beq.n	800232e <HAL_GPIO_Init+0x21e>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a4f      	ldr	r2, [pc, #316]	; (8002460 <HAL_GPIO_Init+0x350>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d101      	bne.n	800232a <HAL_GPIO_Init+0x21a>
 8002326:	2309      	movs	r3, #9
 8002328:	e012      	b.n	8002350 <HAL_GPIO_Init+0x240>
 800232a:	230a      	movs	r3, #10
 800232c:	e010      	b.n	8002350 <HAL_GPIO_Init+0x240>
 800232e:	2308      	movs	r3, #8
 8002330:	e00e      	b.n	8002350 <HAL_GPIO_Init+0x240>
 8002332:	2307      	movs	r3, #7
 8002334:	e00c      	b.n	8002350 <HAL_GPIO_Init+0x240>
 8002336:	2306      	movs	r3, #6
 8002338:	e00a      	b.n	8002350 <HAL_GPIO_Init+0x240>
 800233a:	2305      	movs	r3, #5
 800233c:	e008      	b.n	8002350 <HAL_GPIO_Init+0x240>
 800233e:	2304      	movs	r3, #4
 8002340:	e006      	b.n	8002350 <HAL_GPIO_Init+0x240>
 8002342:	2303      	movs	r3, #3
 8002344:	e004      	b.n	8002350 <HAL_GPIO_Init+0x240>
 8002346:	2302      	movs	r3, #2
 8002348:	e002      	b.n	8002350 <HAL_GPIO_Init+0x240>
 800234a:	2301      	movs	r3, #1
 800234c:	e000      	b.n	8002350 <HAL_GPIO_Init+0x240>
 800234e:	2300      	movs	r3, #0
 8002350:	69fa      	ldr	r2, [r7, #28]
 8002352:	f002 0203 	and.w	r2, r2, #3
 8002356:	0092      	lsls	r2, r2, #2
 8002358:	4093      	lsls	r3, r2
 800235a:	69ba      	ldr	r2, [r7, #24]
 800235c:	4313      	orrs	r3, r2
 800235e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002360:	4935      	ldr	r1, [pc, #212]	; (8002438 <HAL_GPIO_Init+0x328>)
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	089b      	lsrs	r3, r3, #2
 8002366:	3302      	adds	r3, #2
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800236e:	4b3d      	ldr	r3, [pc, #244]	; (8002464 <HAL_GPIO_Init+0x354>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	43db      	mvns	r3, r3
 8002378:	69ba      	ldr	r2, [r7, #24]
 800237a:	4013      	ands	r3, r2
 800237c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d003      	beq.n	8002392 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	4313      	orrs	r3, r2
 8002390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002392:	4a34      	ldr	r2, [pc, #208]	; (8002464 <HAL_GPIO_Init+0x354>)
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002398:	4b32      	ldr	r3, [pc, #200]	; (8002464 <HAL_GPIO_Init+0x354>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	43db      	mvns	r3, r3
 80023a2:	69ba      	ldr	r2, [r7, #24]
 80023a4:	4013      	ands	r3, r2
 80023a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d003      	beq.n	80023bc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023bc:	4a29      	ldr	r2, [pc, #164]	; (8002464 <HAL_GPIO_Init+0x354>)
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023c2:	4b28      	ldr	r3, [pc, #160]	; (8002464 <HAL_GPIO_Init+0x354>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	43db      	mvns	r3, r3
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	4013      	ands	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d003      	beq.n	80023e6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023e6:	4a1f      	ldr	r2, [pc, #124]	; (8002464 <HAL_GPIO_Init+0x354>)
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023ec:	4b1d      	ldr	r3, [pc, #116]	; (8002464 <HAL_GPIO_Init+0x354>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	43db      	mvns	r3, r3
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	4013      	ands	r3, r2
 80023fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d003      	beq.n	8002410 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	4313      	orrs	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002410:	4a14      	ldr	r2, [pc, #80]	; (8002464 <HAL_GPIO_Init+0x354>)
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	3301      	adds	r3, #1
 800241a:	61fb      	str	r3, [r7, #28]
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	2b0f      	cmp	r3, #15
 8002420:	f67f ae86 	bls.w	8002130 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002424:	bf00      	nop
 8002426:	bf00      	nop
 8002428:	3724      	adds	r7, #36	; 0x24
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	40023800 	.word	0x40023800
 8002438:	40013800 	.word	0x40013800
 800243c:	40020000 	.word	0x40020000
 8002440:	40020400 	.word	0x40020400
 8002444:	40020800 	.word	0x40020800
 8002448:	40020c00 	.word	0x40020c00
 800244c:	40021000 	.word	0x40021000
 8002450:	40021400 	.word	0x40021400
 8002454:	40021800 	.word	0x40021800
 8002458:	40021c00 	.word	0x40021c00
 800245c:	40022000 	.word	0x40022000
 8002460:	40022400 	.word	0x40022400
 8002464:	40013c00 	.word	0x40013c00

08002468 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	460b      	mov	r3, r1
 8002472:	807b      	strh	r3, [r7, #2]
 8002474:	4613      	mov	r3, r2
 8002476:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002478:	787b      	ldrb	r3, [r7, #1]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800247e:	887a      	ldrh	r2, [r7, #2]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002484:	e003      	b.n	800248e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002486:	887b      	ldrh	r3, [r7, #2]
 8002488:	041a      	lsls	r2, r3, #16
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	619a      	str	r2, [r3, #24]
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800249a:	b480      	push	{r7}
 800249c:	b085      	sub	sp, #20
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	460b      	mov	r3, r1
 80024a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	695b      	ldr	r3, [r3, #20]
 80024aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80024ac:	887a      	ldrh	r2, [r7, #2]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	4013      	ands	r3, r2
 80024b2:	041a      	lsls	r2, r3, #16
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	43d9      	mvns	r1, r3
 80024b8:	887b      	ldrh	r3, [r7, #2]
 80024ba:	400b      	ands	r3, r1
 80024bc:	431a      	orrs	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	619a      	str	r2, [r3, #24]
}
 80024c2:	bf00      	nop
 80024c4:	3714      	adds	r7, #20
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b084      	sub	sp, #16
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d101      	bne.n	80024e0 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e041      	b.n	8002564 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80024e8:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f245 5255 	movw	r2, #21845	; 0x5555
 80024f2:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	687a      	ldr	r2, [r7, #4]
 80024fa:	6852      	ldr	r2, [r2, #4]
 80024fc:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	6892      	ldr	r2, [r2, #8]
 8002506:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002508:	f7ff fbd6 	bl	8001cb8 <HAL_GetTick>
 800250c:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800250e:	e00f      	b.n	8002530 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002510:	f7ff fbd2 	bl	8001cb8 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b31      	cmp	r3, #49	; 0x31
 800251c:	d908      	bls.n	8002530 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	f003 0307 	and.w	r3, r3, #7
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e019      	b.n	8002564 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1e8      	bne.n	8002510 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	691a      	ldr	r2, [r3, #16]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	429a      	cmp	r2, r3
 800254a:	d005      	beq.n	8002558 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	68d2      	ldr	r2, [r2, #12]
 8002554:	611a      	str	r2, [r3, #16]
 8002556:	e004      	b.n	8002562 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8002560:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002562:	2300      	movs	r3, #0
}
 8002564:	4618      	mov	r0, r3
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800257c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002592:	2300      	movs	r3, #0
 8002594:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002596:	4b23      	ldr	r3, [pc, #140]	; (8002624 <HAL_PWREx_EnableOverDrive+0x98>)
 8002598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259a:	4a22      	ldr	r2, [pc, #136]	; (8002624 <HAL_PWREx_EnableOverDrive+0x98>)
 800259c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025a0:	6413      	str	r3, [r2, #64]	; 0x40
 80025a2:	4b20      	ldr	r3, [pc, #128]	; (8002624 <HAL_PWREx_EnableOverDrive+0x98>)
 80025a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025aa:	603b      	str	r3, [r7, #0]
 80025ac:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80025ae:	4b1e      	ldr	r3, [pc, #120]	; (8002628 <HAL_PWREx_EnableOverDrive+0x9c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a1d      	ldr	r2, [pc, #116]	; (8002628 <HAL_PWREx_EnableOverDrive+0x9c>)
 80025b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025b8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025ba:	f7ff fb7d 	bl	8001cb8 <HAL_GetTick>
 80025be:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80025c0:	e009      	b.n	80025d6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80025c2:	f7ff fb79 	bl	8001cb8 <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025d0:	d901      	bls.n	80025d6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e022      	b.n	800261c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80025d6:	4b14      	ldr	r3, [pc, #80]	; (8002628 <HAL_PWREx_EnableOverDrive+0x9c>)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025e2:	d1ee      	bne.n	80025c2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80025e4:	4b10      	ldr	r3, [pc, #64]	; (8002628 <HAL_PWREx_EnableOverDrive+0x9c>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a0f      	ldr	r2, [pc, #60]	; (8002628 <HAL_PWREx_EnableOverDrive+0x9c>)
 80025ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025ee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025f0:	f7ff fb62 	bl	8001cb8 <HAL_GetTick>
 80025f4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80025f6:	e009      	b.n	800260c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80025f8:	f7ff fb5e 	bl	8001cb8 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002606:	d901      	bls.n	800260c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e007      	b.n	800261c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800260c:	4b06      	ldr	r3, [pc, #24]	; (8002628 <HAL_PWREx_EnableOverDrive+0x9c>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002614:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002618:	d1ee      	bne.n	80025f8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800261a:	2300      	movs	r3, #0
}
 800261c:	4618      	mov	r0, r3
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40023800 	.word	0x40023800
 8002628:	40007000 	.word	0x40007000

0800262c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002634:	2300      	movs	r3, #0
 8002636:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e29b      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	2b00      	cmp	r3, #0
 800264c:	f000 8087 	beq.w	800275e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002650:	4b96      	ldr	r3, [pc, #600]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f003 030c 	and.w	r3, r3, #12
 8002658:	2b04      	cmp	r3, #4
 800265a:	d00c      	beq.n	8002676 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800265c:	4b93      	ldr	r3, [pc, #588]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f003 030c 	and.w	r3, r3, #12
 8002664:	2b08      	cmp	r3, #8
 8002666:	d112      	bne.n	800268e <HAL_RCC_OscConfig+0x62>
 8002668:	4b90      	ldr	r3, [pc, #576]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002670:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002674:	d10b      	bne.n	800268e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002676:	4b8d      	ldr	r3, [pc, #564]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d06c      	beq.n	800275c <HAL_RCC_OscConfig+0x130>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d168      	bne.n	800275c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e275      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002696:	d106      	bne.n	80026a6 <HAL_RCC_OscConfig+0x7a>
 8002698:	4b84      	ldr	r3, [pc, #528]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a83      	ldr	r2, [pc, #524]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 800269e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026a2:	6013      	str	r3, [r2, #0]
 80026a4:	e02e      	b.n	8002704 <HAL_RCC_OscConfig+0xd8>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d10c      	bne.n	80026c8 <HAL_RCC_OscConfig+0x9c>
 80026ae:	4b7f      	ldr	r3, [pc, #508]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a7e      	ldr	r2, [pc, #504]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80026b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026b8:	6013      	str	r3, [r2, #0]
 80026ba:	4b7c      	ldr	r3, [pc, #496]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a7b      	ldr	r2, [pc, #492]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80026c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026c4:	6013      	str	r3, [r2, #0]
 80026c6:	e01d      	b.n	8002704 <HAL_RCC_OscConfig+0xd8>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026d0:	d10c      	bne.n	80026ec <HAL_RCC_OscConfig+0xc0>
 80026d2:	4b76      	ldr	r3, [pc, #472]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a75      	ldr	r2, [pc, #468]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80026d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026dc:	6013      	str	r3, [r2, #0]
 80026de:	4b73      	ldr	r3, [pc, #460]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a72      	ldr	r2, [pc, #456]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80026e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026e8:	6013      	str	r3, [r2, #0]
 80026ea:	e00b      	b.n	8002704 <HAL_RCC_OscConfig+0xd8>
 80026ec:	4b6f      	ldr	r3, [pc, #444]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a6e      	ldr	r2, [pc, #440]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80026f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	4b6c      	ldr	r3, [pc, #432]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a6b      	ldr	r2, [pc, #428]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80026fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002702:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d013      	beq.n	8002734 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800270c:	f7ff fad4 	bl	8001cb8 <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002714:	f7ff fad0 	bl	8001cb8 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b64      	cmp	r3, #100	; 0x64
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e229      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002726:	4b61      	ldr	r3, [pc, #388]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0f0      	beq.n	8002714 <HAL_RCC_OscConfig+0xe8>
 8002732:	e014      	b.n	800275e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002734:	f7ff fac0 	bl	8001cb8 <HAL_GetTick>
 8002738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800273a:	e008      	b.n	800274e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800273c:	f7ff fabc 	bl	8001cb8 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2b64      	cmp	r3, #100	; 0x64
 8002748:	d901      	bls.n	800274e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e215      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800274e:	4b57      	ldr	r3, [pc, #348]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1f0      	bne.n	800273c <HAL_RCC_OscConfig+0x110>
 800275a:	e000      	b.n	800275e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800275c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d069      	beq.n	800283e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800276a:	4b50      	ldr	r3, [pc, #320]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	f003 030c 	and.w	r3, r3, #12
 8002772:	2b00      	cmp	r3, #0
 8002774:	d00b      	beq.n	800278e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002776:	4b4d      	ldr	r3, [pc, #308]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f003 030c 	and.w	r3, r3, #12
 800277e:	2b08      	cmp	r3, #8
 8002780:	d11c      	bne.n	80027bc <HAL_RCC_OscConfig+0x190>
 8002782:	4b4a      	ldr	r3, [pc, #296]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d116      	bne.n	80027bc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800278e:	4b47      	ldr	r3, [pc, #284]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d005      	beq.n	80027a6 <HAL_RCC_OscConfig+0x17a>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d001      	beq.n	80027a6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e1e9      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027a6:	4b41      	ldr	r3, [pc, #260]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	00db      	lsls	r3, r3, #3
 80027b4:	493d      	ldr	r1, [pc, #244]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ba:	e040      	b.n	800283e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d023      	beq.n	800280c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027c4:	4b39      	ldr	r3, [pc, #228]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a38      	ldr	r2, [pc, #224]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80027ca:	f043 0301 	orr.w	r3, r3, #1
 80027ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d0:	f7ff fa72 	bl	8001cb8 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027d8:	f7ff fa6e 	bl	8001cb8 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e1c7      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ea:	4b30      	ldr	r3, [pc, #192]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d0f0      	beq.n	80027d8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f6:	4b2d      	ldr	r3, [pc, #180]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	00db      	lsls	r3, r3, #3
 8002804:	4929      	ldr	r1, [pc, #164]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 8002806:	4313      	orrs	r3, r2
 8002808:	600b      	str	r3, [r1, #0]
 800280a:	e018      	b.n	800283e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800280c:	4b27      	ldr	r3, [pc, #156]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a26      	ldr	r2, [pc, #152]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 8002812:	f023 0301 	bic.w	r3, r3, #1
 8002816:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002818:	f7ff fa4e 	bl	8001cb8 <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002820:	f7ff fa4a 	bl	8001cb8 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e1a3      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002832:	4b1e      	ldr	r3, [pc, #120]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d1f0      	bne.n	8002820 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0308 	and.w	r3, r3, #8
 8002846:	2b00      	cmp	r3, #0
 8002848:	d038      	beq.n	80028bc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d019      	beq.n	8002886 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002852:	4b16      	ldr	r3, [pc, #88]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 8002854:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002856:	4a15      	ldr	r2, [pc, #84]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 8002858:	f043 0301 	orr.w	r3, r3, #1
 800285c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800285e:	f7ff fa2b 	bl	8001cb8 <HAL_GetTick>
 8002862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002864:	e008      	b.n	8002878 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002866:	f7ff fa27 	bl	8001cb8 <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	2b02      	cmp	r3, #2
 8002872:	d901      	bls.n	8002878 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e180      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002878:	4b0c      	ldr	r3, [pc, #48]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 800287a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d0f0      	beq.n	8002866 <HAL_RCC_OscConfig+0x23a>
 8002884:	e01a      	b.n	80028bc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002886:	4b09      	ldr	r3, [pc, #36]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 8002888:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800288a:	4a08      	ldr	r2, [pc, #32]	; (80028ac <HAL_RCC_OscConfig+0x280>)
 800288c:	f023 0301 	bic.w	r3, r3, #1
 8002890:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002892:	f7ff fa11 	bl	8001cb8 <HAL_GetTick>
 8002896:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002898:	e00a      	b.n	80028b0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800289a:	f7ff fa0d 	bl	8001cb8 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d903      	bls.n	80028b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e166      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
 80028ac:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028b0:	4b92      	ldr	r3, [pc, #584]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 80028b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028b4:	f003 0302 	and.w	r3, r3, #2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1ee      	bne.n	800289a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0304 	and.w	r3, r3, #4
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	f000 80a4 	beq.w	8002a12 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028ca:	4b8c      	ldr	r3, [pc, #560]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 80028cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d10d      	bne.n	80028f2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80028d6:	4b89      	ldr	r3, [pc, #548]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 80028d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028da:	4a88      	ldr	r2, [pc, #544]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 80028dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028e0:	6413      	str	r3, [r2, #64]	; 0x40
 80028e2:	4b86      	ldr	r3, [pc, #536]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 80028e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ea:	60bb      	str	r3, [r7, #8]
 80028ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028ee:	2301      	movs	r3, #1
 80028f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028f2:	4b83      	ldr	r3, [pc, #524]	; (8002b00 <HAL_RCC_OscConfig+0x4d4>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d118      	bne.n	8002930 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80028fe:	4b80      	ldr	r3, [pc, #512]	; (8002b00 <HAL_RCC_OscConfig+0x4d4>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a7f      	ldr	r2, [pc, #508]	; (8002b00 <HAL_RCC_OscConfig+0x4d4>)
 8002904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002908:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800290a:	f7ff f9d5 	bl	8001cb8 <HAL_GetTick>
 800290e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002910:	e008      	b.n	8002924 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002912:	f7ff f9d1 	bl	8001cb8 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	2b64      	cmp	r3, #100	; 0x64
 800291e:	d901      	bls.n	8002924 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e12a      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002924:	4b76      	ldr	r3, [pc, #472]	; (8002b00 <HAL_RCC_OscConfig+0x4d4>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800292c:	2b00      	cmp	r3, #0
 800292e:	d0f0      	beq.n	8002912 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d106      	bne.n	8002946 <HAL_RCC_OscConfig+0x31a>
 8002938:	4b70      	ldr	r3, [pc, #448]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 800293a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800293c:	4a6f      	ldr	r2, [pc, #444]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 800293e:	f043 0301 	orr.w	r3, r3, #1
 8002942:	6713      	str	r3, [r2, #112]	; 0x70
 8002944:	e02d      	b.n	80029a2 <HAL_RCC_OscConfig+0x376>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d10c      	bne.n	8002968 <HAL_RCC_OscConfig+0x33c>
 800294e:	4b6b      	ldr	r3, [pc, #428]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002952:	4a6a      	ldr	r2, [pc, #424]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002954:	f023 0301 	bic.w	r3, r3, #1
 8002958:	6713      	str	r3, [r2, #112]	; 0x70
 800295a:	4b68      	ldr	r3, [pc, #416]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 800295c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800295e:	4a67      	ldr	r2, [pc, #412]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002960:	f023 0304 	bic.w	r3, r3, #4
 8002964:	6713      	str	r3, [r2, #112]	; 0x70
 8002966:	e01c      	b.n	80029a2 <HAL_RCC_OscConfig+0x376>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	2b05      	cmp	r3, #5
 800296e:	d10c      	bne.n	800298a <HAL_RCC_OscConfig+0x35e>
 8002970:	4b62      	ldr	r3, [pc, #392]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002974:	4a61      	ldr	r2, [pc, #388]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002976:	f043 0304 	orr.w	r3, r3, #4
 800297a:	6713      	str	r3, [r2, #112]	; 0x70
 800297c:	4b5f      	ldr	r3, [pc, #380]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 800297e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002980:	4a5e      	ldr	r2, [pc, #376]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	6713      	str	r3, [r2, #112]	; 0x70
 8002988:	e00b      	b.n	80029a2 <HAL_RCC_OscConfig+0x376>
 800298a:	4b5c      	ldr	r3, [pc, #368]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 800298c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800298e:	4a5b      	ldr	r2, [pc, #364]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002990:	f023 0301 	bic.w	r3, r3, #1
 8002994:	6713      	str	r3, [r2, #112]	; 0x70
 8002996:	4b59      	ldr	r3, [pc, #356]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800299a:	4a58      	ldr	r2, [pc, #352]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 800299c:	f023 0304 	bic.w	r3, r3, #4
 80029a0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d015      	beq.n	80029d6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029aa:	f7ff f985 	bl	8001cb8 <HAL_GetTick>
 80029ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029b0:	e00a      	b.n	80029c8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029b2:	f7ff f981 	bl	8001cb8 <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e0d8      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029c8:	4b4c      	ldr	r3, [pc, #304]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 80029ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d0ee      	beq.n	80029b2 <HAL_RCC_OscConfig+0x386>
 80029d4:	e014      	b.n	8002a00 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d6:	f7ff f96f 	bl	8001cb8 <HAL_GetTick>
 80029da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029dc:	e00a      	b.n	80029f4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029de:	f7ff f96b 	bl	8001cb8 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e0c2      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029f4:	4b41      	ldr	r3, [pc, #260]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 80029f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d1ee      	bne.n	80029de <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a00:	7dfb      	ldrb	r3, [r7, #23]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d105      	bne.n	8002a12 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a06:	4b3d      	ldr	r3, [pc, #244]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0a:	4a3c      	ldr	r2, [pc, #240]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002a0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a10:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	699b      	ldr	r3, [r3, #24]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f000 80ae 	beq.w	8002b78 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a1c:	4b37      	ldr	r3, [pc, #220]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f003 030c 	and.w	r3, r3, #12
 8002a24:	2b08      	cmp	r3, #8
 8002a26:	d06d      	beq.n	8002b04 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d14b      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a30:	4b32      	ldr	r3, [pc, #200]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a31      	ldr	r2, [pc, #196]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002a36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a3c:	f7ff f93c 	bl	8001cb8 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a44:	f7ff f938 	bl	8001cb8 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e091      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a56:	4b29      	ldr	r3, [pc, #164]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d1f0      	bne.n	8002a44 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	69da      	ldr	r2, [r3, #28]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a1b      	ldr	r3, [r3, #32]
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a70:	019b      	lsls	r3, r3, #6
 8002a72:	431a      	orrs	r2, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a78:	085b      	lsrs	r3, r3, #1
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	041b      	lsls	r3, r3, #16
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a84:	061b      	lsls	r3, r3, #24
 8002a86:	431a      	orrs	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8c:	071b      	lsls	r3, r3, #28
 8002a8e:	491b      	ldr	r1, [pc, #108]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a94:	4b19      	ldr	r3, [pc, #100]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a18      	ldr	r2, [pc, #96]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002a9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa0:	f7ff f90a 	bl	8001cb8 <HAL_GetTick>
 8002aa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aa6:	e008      	b.n	8002aba <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aa8:	f7ff f906 	bl	8001cb8 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e05f      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aba:	4b10      	ldr	r3, [pc, #64]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d0f0      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x47c>
 8002ac6:	e057      	b.n	8002b78 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ac8:	4b0c      	ldr	r3, [pc, #48]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a0b      	ldr	r2, [pc, #44]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002ace:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ad2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad4:	f7ff f8f0 	bl	8001cb8 <HAL_GetTick>
 8002ad8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ada:	e008      	b.n	8002aee <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002adc:	f7ff f8ec 	bl	8001cb8 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d901      	bls.n	8002aee <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e045      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aee:	4b03      	ldr	r3, [pc, #12]	; (8002afc <HAL_RCC_OscConfig+0x4d0>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1f0      	bne.n	8002adc <HAL_RCC_OscConfig+0x4b0>
 8002afa:	e03d      	b.n	8002b78 <HAL_RCC_OscConfig+0x54c>
 8002afc:	40023800 	.word	0x40023800
 8002b00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002b04:	4b1f      	ldr	r3, [pc, #124]	; (8002b84 <HAL_RCC_OscConfig+0x558>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	699b      	ldr	r3, [r3, #24]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d030      	beq.n	8002b74 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d129      	bne.n	8002b74 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d122      	bne.n	8002b74 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002b34:	4013      	ands	r3, r2
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b3a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d119      	bne.n	8002b74 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b4a:	085b      	lsrs	r3, r3, #1
 8002b4c:	3b01      	subs	r3, #1
 8002b4e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d10f      	bne.n	8002b74 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b5e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d107      	bne.n	8002b74 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d001      	beq.n	8002b78 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e000      	b.n	8002b7a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3718      	adds	r7, #24
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	40023800 	.word	0x40023800

08002b88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002b92:	2300      	movs	r3, #0
 8002b94:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d101      	bne.n	8002ba0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e0d0      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ba0:	4b6a      	ldr	r3, [pc, #424]	; (8002d4c <HAL_RCC_ClockConfig+0x1c4>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 030f 	and.w	r3, r3, #15
 8002ba8:	683a      	ldr	r2, [r7, #0]
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d910      	bls.n	8002bd0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bae:	4b67      	ldr	r3, [pc, #412]	; (8002d4c <HAL_RCC_ClockConfig+0x1c4>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f023 020f 	bic.w	r2, r3, #15
 8002bb6:	4965      	ldr	r1, [pc, #404]	; (8002d4c <HAL_RCC_ClockConfig+0x1c4>)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bbe:	4b63      	ldr	r3, [pc, #396]	; (8002d4c <HAL_RCC_ClockConfig+0x1c4>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 030f 	and.w	r3, r3, #15
 8002bc6:	683a      	ldr	r2, [r7, #0]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d001      	beq.n	8002bd0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e0b8      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d020      	beq.n	8002c1e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0304 	and.w	r3, r3, #4
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d005      	beq.n	8002bf4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002be8:	4b59      	ldr	r3, [pc, #356]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	4a58      	ldr	r2, [pc, #352]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002bee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002bf2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0308 	and.w	r3, r3, #8
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d005      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c00:	4b53      	ldr	r3, [pc, #332]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	4a52      	ldr	r2, [pc, #328]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c06:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002c0a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c0c:	4b50      	ldr	r3, [pc, #320]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	494d      	ldr	r1, [pc, #308]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d040      	beq.n	8002cac <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d107      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c32:	4b47      	ldr	r3, [pc, #284]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d115      	bne.n	8002c6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e07f      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d107      	bne.n	8002c5a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c4a:	4b41      	ldr	r3, [pc, #260]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d109      	bne.n	8002c6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e073      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c5a:	4b3d      	ldr	r3, [pc, #244]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e06b      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c6a:	4b39      	ldr	r3, [pc, #228]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f023 0203 	bic.w	r2, r3, #3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	4936      	ldr	r1, [pc, #216]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c7c:	f7ff f81c 	bl	8001cb8 <HAL_GetTick>
 8002c80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c82:	e00a      	b.n	8002c9a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c84:	f7ff f818 	bl	8001cb8 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e053      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c9a:	4b2d      	ldr	r3, [pc, #180]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f003 020c 	and.w	r2, r3, #12
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d1eb      	bne.n	8002c84 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cac:	4b27      	ldr	r3, [pc, #156]	; (8002d4c <HAL_RCC_ClockConfig+0x1c4>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 030f 	and.w	r3, r3, #15
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d210      	bcs.n	8002cdc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cba:	4b24      	ldr	r3, [pc, #144]	; (8002d4c <HAL_RCC_ClockConfig+0x1c4>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f023 020f 	bic.w	r2, r3, #15
 8002cc2:	4922      	ldr	r1, [pc, #136]	; (8002d4c <HAL_RCC_ClockConfig+0x1c4>)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cca:	4b20      	ldr	r3, [pc, #128]	; (8002d4c <HAL_RCC_ClockConfig+0x1c4>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 030f 	and.w	r3, r3, #15
 8002cd2:	683a      	ldr	r2, [r7, #0]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d001      	beq.n	8002cdc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e032      	b.n	8002d42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0304 	and.w	r3, r3, #4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d008      	beq.n	8002cfa <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ce8:	4b19      	ldr	r3, [pc, #100]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	4916      	ldr	r1, [pc, #88]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0308 	and.w	r3, r3, #8
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d009      	beq.n	8002d1a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d06:	4b12      	ldr	r3, [pc, #72]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	00db      	lsls	r3, r3, #3
 8002d14:	490e      	ldr	r1, [pc, #56]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002d16:	4313      	orrs	r3, r2
 8002d18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d1a:	f000 f821 	bl	8002d60 <HAL_RCC_GetSysClockFreq>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	4b0b      	ldr	r3, [pc, #44]	; (8002d50 <HAL_RCC_ClockConfig+0x1c8>)
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	091b      	lsrs	r3, r3, #4
 8002d26:	f003 030f 	and.w	r3, r3, #15
 8002d2a:	490a      	ldr	r1, [pc, #40]	; (8002d54 <HAL_RCC_ClockConfig+0x1cc>)
 8002d2c:	5ccb      	ldrb	r3, [r1, r3]
 8002d2e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d32:	4a09      	ldr	r2, [pc, #36]	; (8002d58 <HAL_RCC_ClockConfig+0x1d0>)
 8002d34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d36:	4b09      	ldr	r3, [pc, #36]	; (8002d5c <HAL_RCC_ClockConfig+0x1d4>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7fe ff78 	bl	8001c30 <HAL_InitTick>

  return HAL_OK;
 8002d40:	2300      	movs	r3, #0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3710      	adds	r7, #16
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	40023c00 	.word	0x40023c00
 8002d50:	40023800 	.word	0x40023800
 8002d54:	08006b2c 	.word	0x08006b2c
 8002d58:	20000000 	.word	0x20000000
 8002d5c:	20000004 	.word	0x20000004

08002d60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d64:	b090      	sub	sp, #64	; 0x40
 8002d66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	637b      	str	r3, [r7, #52]	; 0x34
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d70:	2300      	movs	r3, #0
 8002d72:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8002d74:	2300      	movs	r3, #0
 8002d76:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d78:	4b59      	ldr	r3, [pc, #356]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 030c 	and.w	r3, r3, #12
 8002d80:	2b08      	cmp	r3, #8
 8002d82:	d00d      	beq.n	8002da0 <HAL_RCC_GetSysClockFreq+0x40>
 8002d84:	2b08      	cmp	r3, #8
 8002d86:	f200 80a1 	bhi.w	8002ecc <HAL_RCC_GetSysClockFreq+0x16c>
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d002      	beq.n	8002d94 <HAL_RCC_GetSysClockFreq+0x34>
 8002d8e:	2b04      	cmp	r3, #4
 8002d90:	d003      	beq.n	8002d9a <HAL_RCC_GetSysClockFreq+0x3a>
 8002d92:	e09b      	b.n	8002ecc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d94:	4b53      	ldr	r3, [pc, #332]	; (8002ee4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002d96:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002d98:	e09b      	b.n	8002ed2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d9a:	4b53      	ldr	r3, [pc, #332]	; (8002ee8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d9c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002d9e:	e098      	b.n	8002ed2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002da0:	4b4f      	ldr	r3, [pc, #316]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002da8:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002daa:	4b4d      	ldr	r3, [pc, #308]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d028      	beq.n	8002e08 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002db6:	4b4a      	ldr	r3, [pc, #296]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	099b      	lsrs	r3, r3, #6
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	623b      	str	r3, [r7, #32]
 8002dc0:	627a      	str	r2, [r7, #36]	; 0x24
 8002dc2:	6a3b      	ldr	r3, [r7, #32]
 8002dc4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002dc8:	2100      	movs	r1, #0
 8002dca:	4b47      	ldr	r3, [pc, #284]	; (8002ee8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002dcc:	fb03 f201 	mul.w	r2, r3, r1
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	fb00 f303 	mul.w	r3, r0, r3
 8002dd6:	4413      	add	r3, r2
 8002dd8:	4a43      	ldr	r2, [pc, #268]	; (8002ee8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002dda:	fba0 1202 	umull	r1, r2, r0, r2
 8002dde:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002de0:	460a      	mov	r2, r1
 8002de2:	62ba      	str	r2, [r7, #40]	; 0x28
 8002de4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002de6:	4413      	add	r3, r2
 8002de8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002dea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dec:	2200      	movs	r2, #0
 8002dee:	61bb      	str	r3, [r7, #24]
 8002df0:	61fa      	str	r2, [r7, #28]
 8002df2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002df6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002dfa:	f7fd fa79 	bl	80002f0 <__aeabi_uldivmod>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	460b      	mov	r3, r1
 8002e02:	4613      	mov	r3, r2
 8002e04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e06:	e053      	b.n	8002eb0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e08:	4b35      	ldr	r3, [pc, #212]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	099b      	lsrs	r3, r3, #6
 8002e0e:	2200      	movs	r2, #0
 8002e10:	613b      	str	r3, [r7, #16]
 8002e12:	617a      	str	r2, [r7, #20]
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002e1a:	f04f 0b00 	mov.w	fp, #0
 8002e1e:	4652      	mov	r2, sl
 8002e20:	465b      	mov	r3, fp
 8002e22:	f04f 0000 	mov.w	r0, #0
 8002e26:	f04f 0100 	mov.w	r1, #0
 8002e2a:	0159      	lsls	r1, r3, #5
 8002e2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e30:	0150      	lsls	r0, r2, #5
 8002e32:	4602      	mov	r2, r0
 8002e34:	460b      	mov	r3, r1
 8002e36:	ebb2 080a 	subs.w	r8, r2, sl
 8002e3a:	eb63 090b 	sbc.w	r9, r3, fp
 8002e3e:	f04f 0200 	mov.w	r2, #0
 8002e42:	f04f 0300 	mov.w	r3, #0
 8002e46:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002e4a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002e4e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002e52:	ebb2 0408 	subs.w	r4, r2, r8
 8002e56:	eb63 0509 	sbc.w	r5, r3, r9
 8002e5a:	f04f 0200 	mov.w	r2, #0
 8002e5e:	f04f 0300 	mov.w	r3, #0
 8002e62:	00eb      	lsls	r3, r5, #3
 8002e64:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e68:	00e2      	lsls	r2, r4, #3
 8002e6a:	4614      	mov	r4, r2
 8002e6c:	461d      	mov	r5, r3
 8002e6e:	eb14 030a 	adds.w	r3, r4, sl
 8002e72:	603b      	str	r3, [r7, #0]
 8002e74:	eb45 030b 	adc.w	r3, r5, fp
 8002e78:	607b      	str	r3, [r7, #4]
 8002e7a:	f04f 0200 	mov.w	r2, #0
 8002e7e:	f04f 0300 	mov.w	r3, #0
 8002e82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e86:	4629      	mov	r1, r5
 8002e88:	028b      	lsls	r3, r1, #10
 8002e8a:	4621      	mov	r1, r4
 8002e8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e90:	4621      	mov	r1, r4
 8002e92:	028a      	lsls	r2, r1, #10
 8002e94:	4610      	mov	r0, r2
 8002e96:	4619      	mov	r1, r3
 8002e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	60bb      	str	r3, [r7, #8]
 8002e9e:	60fa      	str	r2, [r7, #12]
 8002ea0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ea4:	f7fd fa24 	bl	80002f0 <__aeabi_uldivmod>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	460b      	mov	r3, r1
 8002eac:	4613      	mov	r3, r2
 8002eae:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002eb0:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	0c1b      	lsrs	r3, r3, #16
 8002eb6:	f003 0303 	and.w	r3, r3, #3
 8002eba:	3301      	adds	r3, #1
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002ec0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002eca:	e002      	b.n	8002ed2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ecc:	4b05      	ldr	r3, [pc, #20]	; (8002ee4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002ece:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ed0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3740      	adds	r7, #64	; 0x40
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ede:	bf00      	nop
 8002ee0:	40023800 	.word	0x40023800
 8002ee4:	00f42400 	.word	0x00f42400
 8002ee8:	017d7840 	.word	0x017d7840

08002eec <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ef0:	4b03      	ldr	r3, [pc, #12]	; (8002f00 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	20000000 	.word	0x20000000

08002f04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f08:	f7ff fff0 	bl	8002eec <HAL_RCC_GetHCLKFreq>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	4b05      	ldr	r3, [pc, #20]	; (8002f24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	0a9b      	lsrs	r3, r3, #10
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	4903      	ldr	r1, [pc, #12]	; (8002f28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f1a:	5ccb      	ldrb	r3, [r1, r3]
 8002f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	40023800 	.word	0x40023800
 8002f28:	08006b3c 	.word	0x08006b3c

08002f2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f30:	f7ff ffdc 	bl	8002eec <HAL_RCC_GetHCLKFreq>
 8002f34:	4602      	mov	r2, r0
 8002f36:	4b05      	ldr	r3, [pc, #20]	; (8002f4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	0b5b      	lsrs	r3, r3, #13
 8002f3c:	f003 0307 	and.w	r3, r3, #7
 8002f40:	4903      	ldr	r1, [pc, #12]	; (8002f50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f42:	5ccb      	ldrb	r3, [r1, r3]
 8002f44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40023800 	.word	0x40023800
 8002f50:	08006b3c 	.word	0x08006b3c

08002f54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b088      	sub	sp, #32
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002f60:	2300      	movs	r3, #0
 8002f62:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002f64:	2300      	movs	r3, #0
 8002f66:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d012      	beq.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f7c:	4b69      	ldr	r3, [pc, #420]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	4a68      	ldr	r2, [pc, #416]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f82:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002f86:	6093      	str	r3, [r2, #8]
 8002f88:	4b66      	ldr	r3, [pc, #408]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f8a:	689a      	ldr	r2, [r3, #8]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f90:	4964      	ldr	r1, [pc, #400]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d017      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fae:	4b5d      	ldr	r3, [pc, #372]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fb4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fbc:	4959      	ldr	r1, [pc, #356]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fcc:	d101      	bne.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d017      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002fea:	4b4e      	ldr	r3, [pc, #312]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ff0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff8:	494a      	ldr	r1, [pc, #296]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003004:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003008:	d101      	bne.n	800300e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800300a:	2301      	movs	r3, #1
 800300c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003012:	2b00      	cmp	r3, #0
 8003014:	d101      	bne.n	800301a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003016:	2301      	movs	r3, #1
 8003018:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003026:	2301      	movs	r3, #1
 8003028:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0320 	and.w	r3, r3, #32
 8003032:	2b00      	cmp	r3, #0
 8003034:	f000 808b 	beq.w	800314e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003038:	4b3a      	ldr	r3, [pc, #232]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800303a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303c:	4a39      	ldr	r2, [pc, #228]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800303e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003042:	6413      	str	r3, [r2, #64]	; 0x40
 8003044:	4b37      	ldr	r3, [pc, #220]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800304c:	60bb      	str	r3, [r7, #8]
 800304e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003050:	4b35      	ldr	r3, [pc, #212]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a34      	ldr	r2, [pc, #208]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003056:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800305a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800305c:	f7fe fe2c 	bl	8001cb8 <HAL_GetTick>
 8003060:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003064:	f7fe fe28 	bl	8001cb8 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b64      	cmp	r3, #100	; 0x64
 8003070:	d901      	bls.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e38f      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003076:	4b2c      	ldr	r3, [pc, #176]	; (8003128 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0f0      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003082:	4b28      	ldr	r3, [pc, #160]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003084:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003086:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800308a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d035      	beq.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003096:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	429a      	cmp	r2, r3
 800309e:	d02e      	beq.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80030a0:	4b20      	ldr	r3, [pc, #128]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030a8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030aa:	4b1e      	ldr	r3, [pc, #120]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ae:	4a1d      	ldr	r2, [pc, #116]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030b4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030b6:	4b1b      	ldr	r3, [pc, #108]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ba:	4a1a      	ldr	r2, [pc, #104]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030c0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80030c2:	4a18      	ldr	r2, [pc, #96]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80030c8:	4b16      	ldr	r3, [pc, #88]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d114      	bne.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d4:	f7fe fdf0 	bl	8001cb8 <HAL_GetTick>
 80030d8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030da:	e00a      	b.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030dc:	f7fe fdec 	bl	8001cb8 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e351      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030f2:	4b0c      	ldr	r3, [pc, #48]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d0ee      	beq.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003106:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800310a:	d111      	bne.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800310c:	4b05      	ldr	r3, [pc, #20]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003118:	4b04      	ldr	r3, [pc, #16]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800311a:	400b      	ands	r3, r1
 800311c:	4901      	ldr	r1, [pc, #4]	; (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800311e:	4313      	orrs	r3, r2
 8003120:	608b      	str	r3, [r1, #8]
 8003122:	e00b      	b.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003124:	40023800 	.word	0x40023800
 8003128:	40007000 	.word	0x40007000
 800312c:	0ffffcff 	.word	0x0ffffcff
 8003130:	4bac      	ldr	r3, [pc, #688]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	4aab      	ldr	r2, [pc, #684]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003136:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800313a:	6093      	str	r3, [r2, #8]
 800313c:	4ba9      	ldr	r3, [pc, #676]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800313e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003144:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003148:	49a6      	ldr	r1, [pc, #664]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800314a:	4313      	orrs	r3, r2
 800314c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0310 	and.w	r3, r3, #16
 8003156:	2b00      	cmp	r3, #0
 8003158:	d010      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800315a:	4ba2      	ldr	r3, [pc, #648]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800315c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003160:	4aa0      	ldr	r2, [pc, #640]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003162:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003166:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800316a:	4b9e      	ldr	r3, [pc, #632]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800316c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003174:	499b      	ldr	r1, [pc, #620]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003176:	4313      	orrs	r3, r2
 8003178:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00a      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003188:	4b96      	ldr	r3, [pc, #600]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800318a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800318e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003196:	4993      	ldr	r1, [pc, #588]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003198:	4313      	orrs	r3, r2
 800319a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00a      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031aa:	4b8e      	ldr	r3, [pc, #568]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031b0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80031b8:	498a      	ldr	r1, [pc, #552]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00a      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031cc:	4b85      	ldr	r3, [pc, #532]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031d2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031da:	4982      	ldr	r1, [pc, #520]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00a      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80031ee:	4b7d      	ldr	r3, [pc, #500]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031f4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031fc:	4979      	ldr	r1, [pc, #484]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800320c:	2b00      	cmp	r3, #0
 800320e:	d00a      	beq.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003210:	4b74      	ldr	r3, [pc, #464]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003212:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003216:	f023 0203 	bic.w	r2, r3, #3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800321e:	4971      	ldr	r1, [pc, #452]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003220:	4313      	orrs	r3, r2
 8003222:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800322e:	2b00      	cmp	r3, #0
 8003230:	d00a      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003232:	4b6c      	ldr	r3, [pc, #432]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003238:	f023 020c 	bic.w	r2, r3, #12
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003240:	4968      	ldr	r1, [pc, #416]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003242:	4313      	orrs	r3, r2
 8003244:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003250:	2b00      	cmp	r3, #0
 8003252:	d00a      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003254:	4b63      	ldr	r3, [pc, #396]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003256:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800325a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003262:	4960      	ldr	r1, [pc, #384]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003264:	4313      	orrs	r3, r2
 8003266:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00a      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003276:	4b5b      	ldr	r3, [pc, #364]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003278:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800327c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003284:	4957      	ldr	r1, [pc, #348]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003286:	4313      	orrs	r3, r2
 8003288:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00a      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003298:	4b52      	ldr	r3, [pc, #328]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800329a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800329e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032a6:	494f      	ldr	r1, [pc, #316]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00a      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80032ba:	4b4a      	ldr	r3, [pc, #296]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032c0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c8:	4946      	ldr	r1, [pc, #280]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00a      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80032dc:	4b41      	ldr	r3, [pc, #260]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032e2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ea:	493e      	ldr	r1, [pc, #248]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00a      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80032fe:	4b39      	ldr	r3, [pc, #228]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003300:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003304:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800330c:	4935      	ldr	r1, [pc, #212]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800330e:	4313      	orrs	r3, r2
 8003310:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d00a      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003320:	4b30      	ldr	r3, [pc, #192]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003322:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003326:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800332e:	492d      	ldr	r1, [pc, #180]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003330:	4313      	orrs	r3, r2
 8003332:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d011      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003342:	4b28      	ldr	r3, [pc, #160]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003344:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003348:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003350:	4924      	ldr	r1, [pc, #144]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003352:	4313      	orrs	r3, r2
 8003354:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800335c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003360:	d101      	bne.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003362:	2301      	movs	r3, #1
 8003364:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0308 	and.w	r3, r3, #8
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003372:	2301      	movs	r3, #1
 8003374:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d00a      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003382:	4b18      	ldr	r3, [pc, #96]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003384:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003388:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003390:	4914      	ldr	r1, [pc, #80]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003392:	4313      	orrs	r3, r2
 8003394:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00b      	beq.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80033a4:	4b0f      	ldr	r3, [pc, #60]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033aa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033b4:	490b      	ldr	r1, [pc, #44]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d00f      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80033c8:	4b06      	ldr	r3, [pc, #24]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ce:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033d8:	4902      	ldr	r1, [pc, #8]	; (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80033e0:	e002      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80033e2:	bf00      	nop
 80033e4:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d00b      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80033f4:	4b8a      	ldr	r3, [pc, #552]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033fa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003404:	4986      	ldr	r1, [pc, #536]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003406:	4313      	orrs	r3, r2
 8003408:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00b      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003418:	4b81      	ldr	r3, [pc, #516]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800341a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800341e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003428:	497d      	ldr	r1, [pc, #500]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800342a:	4313      	orrs	r3, r2
 800342c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	2b01      	cmp	r3, #1
 8003434:	d006      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343e:	2b00      	cmp	r3, #0
 8003440:	f000 80d6 	beq.w	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003444:	4b76      	ldr	r3, [pc, #472]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a75      	ldr	r2, [pc, #468]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800344a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800344e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003450:	f7fe fc32 	bl	8001cb8 <HAL_GetTick>
 8003454:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003456:	e008      	b.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003458:	f7fe fc2e 	bl	8001cb8 <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	2b64      	cmp	r3, #100	; 0x64
 8003464:	d901      	bls.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e195      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800346a:	4b6d      	ldr	r3, [pc, #436]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1f0      	bne.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	2b00      	cmp	r3, #0
 8003480:	d021      	beq.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003486:	2b00      	cmp	r3, #0
 8003488:	d11d      	bne.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800348a:	4b65      	ldr	r3, [pc, #404]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800348c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003490:	0c1b      	lsrs	r3, r3, #16
 8003492:	f003 0303 	and.w	r3, r3, #3
 8003496:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003498:	4b61      	ldr	r3, [pc, #388]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800349a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800349e:	0e1b      	lsrs	r3, r3, #24
 80034a0:	f003 030f 	and.w	r3, r3, #15
 80034a4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	019a      	lsls	r2, r3, #6
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	041b      	lsls	r3, r3, #16
 80034b0:	431a      	orrs	r2, r3
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	061b      	lsls	r3, r3, #24
 80034b6:	431a      	orrs	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	071b      	lsls	r3, r3, #28
 80034be:	4958      	ldr	r1, [pc, #352]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d004      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x588>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034da:	d00a      	beq.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d02e      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034f0:	d129      	bne.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80034f2:	4b4b      	ldr	r3, [pc, #300]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034f8:	0c1b      	lsrs	r3, r3, #16
 80034fa:	f003 0303 	and.w	r3, r3, #3
 80034fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003500:	4b47      	ldr	r3, [pc, #284]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003502:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003506:	0f1b      	lsrs	r3, r3, #28
 8003508:	f003 0307 	and.w	r3, r3, #7
 800350c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	019a      	lsls	r2, r3, #6
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	041b      	lsls	r3, r3, #16
 8003518:	431a      	orrs	r2, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	061b      	lsls	r3, r3, #24
 8003520:	431a      	orrs	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	071b      	lsls	r3, r3, #28
 8003526:	493e      	ldr	r1, [pc, #248]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003528:	4313      	orrs	r3, r2
 800352a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800352e:	4b3c      	ldr	r3, [pc, #240]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003530:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003534:	f023 021f 	bic.w	r2, r3, #31
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353c:	3b01      	subs	r3, #1
 800353e:	4938      	ldr	r1, [pc, #224]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003540:	4313      	orrs	r3, r2
 8003542:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d01d      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003552:	4b33      	ldr	r3, [pc, #204]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003554:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003558:	0e1b      	lsrs	r3, r3, #24
 800355a:	f003 030f 	and.w	r3, r3, #15
 800355e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003560:	4b2f      	ldr	r3, [pc, #188]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003562:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003566:	0f1b      	lsrs	r3, r3, #28
 8003568:	f003 0307 	and.w	r3, r3, #7
 800356c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	019a      	lsls	r2, r3, #6
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	041b      	lsls	r3, r3, #16
 800357a:	431a      	orrs	r2, r3
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	061b      	lsls	r3, r3, #24
 8003580:	431a      	orrs	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	071b      	lsls	r3, r3, #28
 8003586:	4926      	ldr	r1, [pc, #152]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003588:	4313      	orrs	r3, r2
 800358a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d011      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	019a      	lsls	r2, r3, #6
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	041b      	lsls	r3, r3, #16
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	061b      	lsls	r3, r3, #24
 80035ae:	431a      	orrs	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	071b      	lsls	r3, r3, #28
 80035b6:	491a      	ldr	r1, [pc, #104]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80035be:	4b18      	ldr	r3, [pc, #96]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a17      	ldr	r2, [pc, #92]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035c4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80035c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035ca:	f7fe fb75 	bl	8001cb8 <HAL_GetTick>
 80035ce:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80035d0:	e008      	b.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80035d2:	f7fe fb71 	bl	8001cb8 <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	2b64      	cmp	r3, #100	; 0x64
 80035de:	d901      	bls.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e0d8      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80035e4:	4b0e      	ldr	r3, [pc, #56]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d0f0      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80035f0:	69bb      	ldr	r3, [r7, #24]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	f040 80ce 	bne.w	8003794 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80035f8:	4b09      	ldr	r3, [pc, #36]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a08      	ldr	r2, [pc, #32]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003602:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003604:	f7fe fb58 	bl	8001cb8 <HAL_GetTick>
 8003608:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800360a:	e00b      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800360c:	f7fe fb54 	bl	8001cb8 <HAL_GetTick>
 8003610:	4602      	mov	r2, r0
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	1ad3      	subs	r3, r2, r3
 8003616:	2b64      	cmp	r3, #100	; 0x64
 8003618:	d904      	bls.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800361a:	2303      	movs	r3, #3
 800361c:	e0bb      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800361e:	bf00      	nop
 8003620:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003624:	4b5e      	ldr	r3, [pc, #376]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800362c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003630:	d0ec      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d003      	beq.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003642:	2b00      	cmp	r3, #0
 8003644:	d009      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800364e:	2b00      	cmp	r3, #0
 8003650:	d02e      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003656:	2b00      	cmp	r3, #0
 8003658:	d12a      	bne.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800365a:	4b51      	ldr	r3, [pc, #324]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800365c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003660:	0c1b      	lsrs	r3, r3, #16
 8003662:	f003 0303 	and.w	r3, r3, #3
 8003666:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003668:	4b4d      	ldr	r3, [pc, #308]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800366a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800366e:	0f1b      	lsrs	r3, r3, #28
 8003670:	f003 0307 	and.w	r3, r3, #7
 8003674:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	019a      	lsls	r2, r3, #6
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	041b      	lsls	r3, r3, #16
 8003680:	431a      	orrs	r2, r3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	699b      	ldr	r3, [r3, #24]
 8003686:	061b      	lsls	r3, r3, #24
 8003688:	431a      	orrs	r2, r3
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	071b      	lsls	r3, r3, #28
 800368e:	4944      	ldr	r1, [pc, #272]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003690:	4313      	orrs	r3, r2
 8003692:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003696:	4b42      	ldr	r3, [pc, #264]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003698:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800369c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a4:	3b01      	subs	r3, #1
 80036a6:	021b      	lsls	r3, r3, #8
 80036a8:	493d      	ldr	r1, [pc, #244]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d022      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036c4:	d11d      	bne.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80036c6:	4b36      	ldr	r3, [pc, #216]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036cc:	0e1b      	lsrs	r3, r3, #24
 80036ce:	f003 030f 	and.w	r3, r3, #15
 80036d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80036d4:	4b32      	ldr	r3, [pc, #200]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036da:	0f1b      	lsrs	r3, r3, #28
 80036dc:	f003 0307 	and.w	r3, r3, #7
 80036e0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	019a      	lsls	r2, r3, #6
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a1b      	ldr	r3, [r3, #32]
 80036ec:	041b      	lsls	r3, r3, #16
 80036ee:	431a      	orrs	r2, r3
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	061b      	lsls	r3, r3, #24
 80036f4:	431a      	orrs	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	071b      	lsls	r3, r3, #28
 80036fa:	4929      	ldr	r1, [pc, #164]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0308 	and.w	r3, r3, #8
 800370a:	2b00      	cmp	r3, #0
 800370c:	d028      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800370e:	4b24      	ldr	r3, [pc, #144]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003710:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003714:	0e1b      	lsrs	r3, r3, #24
 8003716:	f003 030f 	and.w	r3, r3, #15
 800371a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800371c:	4b20      	ldr	r3, [pc, #128]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800371e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003722:	0c1b      	lsrs	r3, r3, #16
 8003724:	f003 0303 	and.w	r3, r3, #3
 8003728:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	019a      	lsls	r2, r3, #6
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	041b      	lsls	r3, r3, #16
 8003734:	431a      	orrs	r2, r3
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	061b      	lsls	r3, r3, #24
 800373a:	431a      	orrs	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	071b      	lsls	r3, r3, #28
 8003742:	4917      	ldr	r1, [pc, #92]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003744:	4313      	orrs	r3, r2
 8003746:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800374a:	4b15      	ldr	r3, [pc, #84]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800374c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003750:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003758:	4911      	ldr	r1, [pc, #68]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800375a:	4313      	orrs	r3, r2
 800375c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003760:	4b0f      	ldr	r3, [pc, #60]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a0e      	ldr	r2, [pc, #56]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003766:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800376a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800376c:	f7fe faa4 	bl	8001cb8 <HAL_GetTick>
 8003770:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003772:	e008      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003774:	f7fe faa0 	bl	8001cb8 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b64      	cmp	r3, #100	; 0x64
 8003780:	d901      	bls.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e007      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003786:	4b06      	ldr	r3, [pc, #24]	; (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800378e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003792:	d1ef      	bne.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3720      	adds	r7, #32
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	40023800 	.word	0x40023800

080037a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e049      	b.n	800384a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d106      	bne.n	80037d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7fe f93c 	bl	8001a48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2202      	movs	r2, #2
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3304      	adds	r3, #4
 80037e0:	4619      	mov	r1, r3
 80037e2:	4610      	mov	r0, r2
 80037e4:	f000 fb9c 	bl	8003f20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3708      	adds	r7, #8
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
	...

08003854 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003854:	b480      	push	{r7}
 8003856:	b085      	sub	sp, #20
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003862:	b2db      	uxtb	r3, r3
 8003864:	2b01      	cmp	r3, #1
 8003866:	d001      	beq.n	800386c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e04c      	b.n	8003906 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2202      	movs	r2, #2
 8003870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a26      	ldr	r2, [pc, #152]	; (8003914 <HAL_TIM_Base_Start+0xc0>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d022      	beq.n	80038c4 <HAL_TIM_Base_Start+0x70>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003886:	d01d      	beq.n	80038c4 <HAL_TIM_Base_Start+0x70>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a22      	ldr	r2, [pc, #136]	; (8003918 <HAL_TIM_Base_Start+0xc4>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d018      	beq.n	80038c4 <HAL_TIM_Base_Start+0x70>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a21      	ldr	r2, [pc, #132]	; (800391c <HAL_TIM_Base_Start+0xc8>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d013      	beq.n	80038c4 <HAL_TIM_Base_Start+0x70>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a1f      	ldr	r2, [pc, #124]	; (8003920 <HAL_TIM_Base_Start+0xcc>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d00e      	beq.n	80038c4 <HAL_TIM_Base_Start+0x70>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a1e      	ldr	r2, [pc, #120]	; (8003924 <HAL_TIM_Base_Start+0xd0>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d009      	beq.n	80038c4 <HAL_TIM_Base_Start+0x70>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a1c      	ldr	r2, [pc, #112]	; (8003928 <HAL_TIM_Base_Start+0xd4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d004      	beq.n	80038c4 <HAL_TIM_Base_Start+0x70>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a1b      	ldr	r2, [pc, #108]	; (800392c <HAL_TIM_Base_Start+0xd8>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d115      	bne.n	80038f0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	689a      	ldr	r2, [r3, #8]
 80038ca:	4b19      	ldr	r3, [pc, #100]	; (8003930 <HAL_TIM_Base_Start+0xdc>)
 80038cc:	4013      	ands	r3, r2
 80038ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2b06      	cmp	r3, #6
 80038d4:	d015      	beq.n	8003902 <HAL_TIM_Base_Start+0xae>
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038dc:	d011      	beq.n	8003902 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f042 0201 	orr.w	r2, r2, #1
 80038ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038ee:	e008      	b.n	8003902 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f042 0201 	orr.w	r2, r2, #1
 80038fe:	601a      	str	r2, [r3, #0]
 8003900:	e000      	b.n	8003904 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003902:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3714      	adds	r7, #20
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	40010000 	.word	0x40010000
 8003918:	40000400 	.word	0x40000400
 800391c:	40000800 	.word	0x40000800
 8003920:	40000c00 	.word	0x40000c00
 8003924:	40010400 	.word	0x40010400
 8003928:	40014000 	.word	0x40014000
 800392c:	40001800 	.word	0x40001800
 8003930:	00010007 	.word	0x00010007

08003934 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b082      	sub	sp, #8
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d101      	bne.n	8003946 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e049      	b.n	80039da <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800394c:	b2db      	uxtb	r3, r3
 800394e:	2b00      	cmp	r3, #0
 8003950:	d106      	bne.n	8003960 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f000 f841 	bl	80039e2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2202      	movs	r2, #2
 8003964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	3304      	adds	r3, #4
 8003970:	4619      	mov	r1, r3
 8003972:	4610      	mov	r0, r2
 8003974:	f000 fad4 	bl	8003f20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039d8:	2300      	movs	r3, #0
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80039e2:	b480      	push	{r7}
 80039e4:	b083      	sub	sp, #12
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80039ea:	bf00      	nop
 80039ec:	370c      	adds	r7, #12
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr

080039f6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b082      	sub	sp, #8
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	f003 0302 	and.w	r3, r3, #2
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d122      	bne.n	8003a52 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d11b      	bne.n	8003a52 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f06f 0202 	mvn.w	r2, #2
 8003a22:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	f003 0303 	and.w	r3, r3, #3
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d003      	beq.n	8003a40 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 fa53 	bl	8003ee4 <HAL_TIM_IC_CaptureCallback>
 8003a3e:	e005      	b.n	8003a4c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 fa45 	bl	8003ed0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 fa56 	bl	8003ef8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	691b      	ldr	r3, [r3, #16]
 8003a58:	f003 0304 	and.w	r3, r3, #4
 8003a5c:	2b04      	cmp	r3, #4
 8003a5e:	d122      	bne.n	8003aa6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	f003 0304 	and.w	r3, r3, #4
 8003a6a:	2b04      	cmp	r3, #4
 8003a6c:	d11b      	bne.n	8003aa6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f06f 0204 	mvn.w	r2, #4
 8003a76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2202      	movs	r2, #2
 8003a7c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f000 fa29 	bl	8003ee4 <HAL_TIM_IC_CaptureCallback>
 8003a92:	e005      	b.n	8003aa0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f000 fa1b 	bl	8003ed0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 fa2c 	bl	8003ef8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	f003 0308 	and.w	r3, r3, #8
 8003ab0:	2b08      	cmp	r3, #8
 8003ab2:	d122      	bne.n	8003afa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	f003 0308 	and.w	r3, r3, #8
 8003abe:	2b08      	cmp	r3, #8
 8003ac0:	d11b      	bne.n	8003afa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f06f 0208 	mvn.w	r2, #8
 8003aca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2204      	movs	r2, #4
 8003ad0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	69db      	ldr	r3, [r3, #28]
 8003ad8:	f003 0303 	and.w	r3, r3, #3
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d003      	beq.n	8003ae8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f000 f9ff 	bl	8003ee4 <HAL_TIM_IC_CaptureCallback>
 8003ae6:	e005      	b.n	8003af4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f000 f9f1 	bl	8003ed0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f000 fa02 	bl	8003ef8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	691b      	ldr	r3, [r3, #16]
 8003b00:	f003 0310 	and.w	r3, r3, #16
 8003b04:	2b10      	cmp	r3, #16
 8003b06:	d122      	bne.n	8003b4e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	f003 0310 	and.w	r3, r3, #16
 8003b12:	2b10      	cmp	r3, #16
 8003b14:	d11b      	bne.n	8003b4e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f06f 0210 	mvn.w	r2, #16
 8003b1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2208      	movs	r2, #8
 8003b24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	69db      	ldr	r3, [r3, #28]
 8003b2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d003      	beq.n	8003b3c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 f9d5 	bl	8003ee4 <HAL_TIM_IC_CaptureCallback>
 8003b3a:	e005      	b.n	8003b48 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 f9c7 	bl	8003ed0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 f9d8 	bl	8003ef8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	691b      	ldr	r3, [r3, #16]
 8003b54:	f003 0301 	and.w	r3, r3, #1
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d10e      	bne.n	8003b7a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d107      	bne.n	8003b7a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f06f 0201 	mvn.w	r2, #1
 8003b72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f000 f9a1 	bl	8003ebc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b84:	2b80      	cmp	r3, #128	; 0x80
 8003b86:	d10e      	bne.n	8003ba6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b92:	2b80      	cmp	r3, #128	; 0x80
 8003b94:	d107      	bne.n	8003ba6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f000 fded 	bl	8004780 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	691b      	ldr	r3, [r3, #16]
 8003bac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bb4:	d10e      	bne.n	8003bd4 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bc0:	2b80      	cmp	r3, #128	; 0x80
 8003bc2:	d107      	bne.n	8003bd4 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 fde0 	bl	8004794 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bde:	2b40      	cmp	r3, #64	; 0x40
 8003be0:	d10e      	bne.n	8003c00 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bec:	2b40      	cmp	r3, #64	; 0x40
 8003bee:	d107      	bne.n	8003c00 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003bf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 f986 	bl	8003f0c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	f003 0320 	and.w	r3, r3, #32
 8003c0a:	2b20      	cmp	r3, #32
 8003c0c:	d10e      	bne.n	8003c2c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	f003 0320 	and.w	r3, r3, #32
 8003c18:	2b20      	cmp	r3, #32
 8003c1a:	d107      	bne.n	8003c2c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f06f 0220 	mvn.w	r2, #32
 8003c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 fda0 	bl	800476c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c2c:	bf00      	nop
 8003c2e:	3708      	adds	r7, #8
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c40:	2300      	movs	r3, #0
 8003c42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d101      	bne.n	8003c52 <HAL_TIM_OC_ConfigChannel+0x1e>
 8003c4e:	2302      	movs	r3, #2
 8003c50:	e066      	b.n	8003d20 <HAL_TIM_OC_ConfigChannel+0xec>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2b14      	cmp	r3, #20
 8003c5e:	d857      	bhi.n	8003d10 <HAL_TIM_OC_ConfigChannel+0xdc>
 8003c60:	a201      	add	r2, pc, #4	; (adr r2, 8003c68 <HAL_TIM_OC_ConfigChannel+0x34>)
 8003c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c66:	bf00      	nop
 8003c68:	08003cbd 	.word	0x08003cbd
 8003c6c:	08003d11 	.word	0x08003d11
 8003c70:	08003d11 	.word	0x08003d11
 8003c74:	08003d11 	.word	0x08003d11
 8003c78:	08003ccb 	.word	0x08003ccb
 8003c7c:	08003d11 	.word	0x08003d11
 8003c80:	08003d11 	.word	0x08003d11
 8003c84:	08003d11 	.word	0x08003d11
 8003c88:	08003cd9 	.word	0x08003cd9
 8003c8c:	08003d11 	.word	0x08003d11
 8003c90:	08003d11 	.word	0x08003d11
 8003c94:	08003d11 	.word	0x08003d11
 8003c98:	08003ce7 	.word	0x08003ce7
 8003c9c:	08003d11 	.word	0x08003d11
 8003ca0:	08003d11 	.word	0x08003d11
 8003ca4:	08003d11 	.word	0x08003d11
 8003ca8:	08003cf5 	.word	0x08003cf5
 8003cac:	08003d11 	.word	0x08003d11
 8003cb0:	08003d11 	.word	0x08003d11
 8003cb4:	08003d11 	.word	0x08003d11
 8003cb8:	08003d03 	.word	0x08003d03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68b9      	ldr	r1, [r7, #8]
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f000 f9cc 	bl	8004060 <TIM_OC1_SetConfig>
      break;
 8003cc8:	e025      	b.n	8003d16 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	68b9      	ldr	r1, [r7, #8]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f000 fa37 	bl	8004144 <TIM_OC2_SetConfig>
      break;
 8003cd6:	e01e      	b.n	8003d16 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68b9      	ldr	r1, [r7, #8]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f000 faa8 	bl	8004234 <TIM_OC3_SetConfig>
      break;
 8003ce4:	e017      	b.n	8003d16 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	68b9      	ldr	r1, [r7, #8]
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 fb17 	bl	8004320 <TIM_OC4_SetConfig>
      break;
 8003cf2:	e010      	b.n	8003d16 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68b9      	ldr	r1, [r7, #8]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f000 fb68 	bl	80043d0 <TIM_OC5_SetConfig>
      break;
 8003d00:	e009      	b.n	8003d16 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68b9      	ldr	r1, [r7, #8]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f000 fbb3 	bl	8004474 <TIM_OC6_SetConfig>
      break;
 8003d0e:	e002      	b.n	8003d16 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	75fb      	strb	r3, [r7, #23]
      break;
 8003d14:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003d1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3718      	adds	r7, #24
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d32:	2300      	movs	r3, #0
 8003d34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d101      	bne.n	8003d44 <HAL_TIM_ConfigClockSource+0x1c>
 8003d40:	2302      	movs	r3, #2
 8003d42:	e0b4      	b.n	8003eae <HAL_TIM_ConfigClockSource+0x186>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2202      	movs	r2, #2
 8003d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	4b56      	ldr	r3, [pc, #344]	; (8003eb8 <HAL_TIM_ConfigClockSource+0x190>)
 8003d60:	4013      	ands	r3, r2
 8003d62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68ba      	ldr	r2, [r7, #8]
 8003d72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d7c:	d03e      	beq.n	8003dfc <HAL_TIM_ConfigClockSource+0xd4>
 8003d7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d82:	f200 8087 	bhi.w	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003d86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d8a:	f000 8086 	beq.w	8003e9a <HAL_TIM_ConfigClockSource+0x172>
 8003d8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d92:	d87f      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003d94:	2b70      	cmp	r3, #112	; 0x70
 8003d96:	d01a      	beq.n	8003dce <HAL_TIM_ConfigClockSource+0xa6>
 8003d98:	2b70      	cmp	r3, #112	; 0x70
 8003d9a:	d87b      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003d9c:	2b60      	cmp	r3, #96	; 0x60
 8003d9e:	d050      	beq.n	8003e42 <HAL_TIM_ConfigClockSource+0x11a>
 8003da0:	2b60      	cmp	r3, #96	; 0x60
 8003da2:	d877      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003da4:	2b50      	cmp	r3, #80	; 0x50
 8003da6:	d03c      	beq.n	8003e22 <HAL_TIM_ConfigClockSource+0xfa>
 8003da8:	2b50      	cmp	r3, #80	; 0x50
 8003daa:	d873      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003dac:	2b40      	cmp	r3, #64	; 0x40
 8003dae:	d058      	beq.n	8003e62 <HAL_TIM_ConfigClockSource+0x13a>
 8003db0:	2b40      	cmp	r3, #64	; 0x40
 8003db2:	d86f      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003db4:	2b30      	cmp	r3, #48	; 0x30
 8003db6:	d064      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x15a>
 8003db8:	2b30      	cmp	r3, #48	; 0x30
 8003dba:	d86b      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003dbc:	2b20      	cmp	r3, #32
 8003dbe:	d060      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x15a>
 8003dc0:	2b20      	cmp	r3, #32
 8003dc2:	d867      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d05c      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x15a>
 8003dc8:	2b10      	cmp	r3, #16
 8003dca:	d05a      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x15a>
 8003dcc:	e062      	b.n	8003e94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6818      	ldr	r0, [r3, #0]
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	6899      	ldr	r1, [r3, #8]
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	685a      	ldr	r2, [r3, #4]
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	f000 fc17 	bl	8004610 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003df0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68ba      	ldr	r2, [r7, #8]
 8003df8:	609a      	str	r2, [r3, #8]
      break;
 8003dfa:	e04f      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6818      	ldr	r0, [r3, #0]
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	6899      	ldr	r1, [r3, #8]
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	f000 fc00 	bl	8004610 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	689a      	ldr	r2, [r3, #8]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e1e:	609a      	str	r2, [r3, #8]
      break;
 8003e20:	e03c      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6818      	ldr	r0, [r3, #0]
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	6859      	ldr	r1, [r3, #4]
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	f000 fb74 	bl	800451c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2150      	movs	r1, #80	; 0x50
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f000 fbcd 	bl	80045da <TIM_ITRx_SetConfig>
      break;
 8003e40:	e02c      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6818      	ldr	r0, [r3, #0]
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	6859      	ldr	r1, [r3, #4]
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	461a      	mov	r2, r3
 8003e50:	f000 fb93 	bl	800457a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2160      	movs	r1, #96	; 0x60
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f000 fbbd 	bl	80045da <TIM_ITRx_SetConfig>
      break;
 8003e60:	e01c      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	6859      	ldr	r1, [r3, #4]
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	461a      	mov	r2, r3
 8003e70:	f000 fb54 	bl	800451c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2140      	movs	r1, #64	; 0x40
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 fbad 	bl	80045da <TIM_ITRx_SetConfig>
      break;
 8003e80:	e00c      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	4610      	mov	r0, r2
 8003e8e:	f000 fba4 	bl	80045da <TIM_ITRx_SetConfig>
      break;
 8003e92:	e003      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	73fb      	strb	r3, [r7, #15]
      break;
 8003e98:	e000      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003e9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	fffeff88 	.word	0xfffeff88

08003ebc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f00:	bf00      	nop
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr

08003f0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f14:	bf00      	nop
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a40      	ldr	r2, [pc, #256]	; (8004034 <TIM_Base_SetConfig+0x114>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d013      	beq.n	8003f60 <TIM_Base_SetConfig+0x40>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f3e:	d00f      	beq.n	8003f60 <TIM_Base_SetConfig+0x40>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a3d      	ldr	r2, [pc, #244]	; (8004038 <TIM_Base_SetConfig+0x118>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d00b      	beq.n	8003f60 <TIM_Base_SetConfig+0x40>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a3c      	ldr	r2, [pc, #240]	; (800403c <TIM_Base_SetConfig+0x11c>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d007      	beq.n	8003f60 <TIM_Base_SetConfig+0x40>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a3b      	ldr	r2, [pc, #236]	; (8004040 <TIM_Base_SetConfig+0x120>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d003      	beq.n	8003f60 <TIM_Base_SetConfig+0x40>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a3a      	ldr	r2, [pc, #232]	; (8004044 <TIM_Base_SetConfig+0x124>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d108      	bne.n	8003f72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	68fa      	ldr	r2, [r7, #12]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a2f      	ldr	r2, [pc, #188]	; (8004034 <TIM_Base_SetConfig+0x114>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d02b      	beq.n	8003fd2 <TIM_Base_SetConfig+0xb2>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f80:	d027      	beq.n	8003fd2 <TIM_Base_SetConfig+0xb2>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a2c      	ldr	r2, [pc, #176]	; (8004038 <TIM_Base_SetConfig+0x118>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d023      	beq.n	8003fd2 <TIM_Base_SetConfig+0xb2>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a2b      	ldr	r2, [pc, #172]	; (800403c <TIM_Base_SetConfig+0x11c>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d01f      	beq.n	8003fd2 <TIM_Base_SetConfig+0xb2>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a2a      	ldr	r2, [pc, #168]	; (8004040 <TIM_Base_SetConfig+0x120>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d01b      	beq.n	8003fd2 <TIM_Base_SetConfig+0xb2>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a29      	ldr	r2, [pc, #164]	; (8004044 <TIM_Base_SetConfig+0x124>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d017      	beq.n	8003fd2 <TIM_Base_SetConfig+0xb2>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a28      	ldr	r2, [pc, #160]	; (8004048 <TIM_Base_SetConfig+0x128>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d013      	beq.n	8003fd2 <TIM_Base_SetConfig+0xb2>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a27      	ldr	r2, [pc, #156]	; (800404c <TIM_Base_SetConfig+0x12c>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d00f      	beq.n	8003fd2 <TIM_Base_SetConfig+0xb2>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a26      	ldr	r2, [pc, #152]	; (8004050 <TIM_Base_SetConfig+0x130>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d00b      	beq.n	8003fd2 <TIM_Base_SetConfig+0xb2>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a25      	ldr	r2, [pc, #148]	; (8004054 <TIM_Base_SetConfig+0x134>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d007      	beq.n	8003fd2 <TIM_Base_SetConfig+0xb2>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a24      	ldr	r2, [pc, #144]	; (8004058 <TIM_Base_SetConfig+0x138>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d003      	beq.n	8003fd2 <TIM_Base_SetConfig+0xb2>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a23      	ldr	r2, [pc, #140]	; (800405c <TIM_Base_SetConfig+0x13c>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d108      	bne.n	8003fe4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	68fa      	ldr	r2, [r7, #12]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	68fa      	ldr	r2, [r7, #12]
 8003ff6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	689a      	ldr	r2, [r3, #8]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4a0a      	ldr	r2, [pc, #40]	; (8004034 <TIM_Base_SetConfig+0x114>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d003      	beq.n	8004018 <TIM_Base_SetConfig+0xf8>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4a0c      	ldr	r2, [pc, #48]	; (8004044 <TIM_Base_SetConfig+0x124>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d103      	bne.n	8004020 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	691a      	ldr	r2, [r3, #16]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	615a      	str	r2, [r3, #20]
}
 8004026:	bf00      	nop
 8004028:	3714      	adds	r7, #20
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop
 8004034:	40010000 	.word	0x40010000
 8004038:	40000400 	.word	0x40000400
 800403c:	40000800 	.word	0x40000800
 8004040:	40000c00 	.word	0x40000c00
 8004044:	40010400 	.word	0x40010400
 8004048:	40014000 	.word	0x40014000
 800404c:	40014400 	.word	0x40014400
 8004050:	40014800 	.word	0x40014800
 8004054:	40001800 	.word	0x40001800
 8004058:	40001c00 	.word	0x40001c00
 800405c:	40002000 	.word	0x40002000

08004060 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004060:	b480      	push	{r7}
 8004062:	b087      	sub	sp, #28
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a1b      	ldr	r3, [r3, #32]
 800406e:	f023 0201 	bic.w	r2, r3, #1
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a1b      	ldr	r3, [r3, #32]
 800407a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004088:	68fa      	ldr	r2, [r7, #12]
 800408a:	4b2b      	ldr	r3, [pc, #172]	; (8004138 <TIM_OC1_SetConfig+0xd8>)
 800408c:	4013      	ands	r3, r2
 800408e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f023 0303 	bic.w	r3, r3, #3
 8004096:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	4313      	orrs	r3, r2
 80040a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	f023 0302 	bic.w	r3, r3, #2
 80040a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	697a      	ldr	r2, [r7, #20]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	4a21      	ldr	r2, [pc, #132]	; (800413c <TIM_OC1_SetConfig+0xdc>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d003      	beq.n	80040c4 <TIM_OC1_SetConfig+0x64>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	4a20      	ldr	r2, [pc, #128]	; (8004140 <TIM_OC1_SetConfig+0xe0>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d10c      	bne.n	80040de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	f023 0308 	bic.w	r3, r3, #8
 80040ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	f023 0304 	bic.w	r3, r3, #4
 80040dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a16      	ldr	r2, [pc, #88]	; (800413c <TIM_OC1_SetConfig+0xdc>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d003      	beq.n	80040ee <TIM_OC1_SetConfig+0x8e>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a15      	ldr	r2, [pc, #84]	; (8004140 <TIM_OC1_SetConfig+0xe0>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d111      	bne.n	8004112 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	4313      	orrs	r3, r2
 8004106:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	699b      	ldr	r3, [r3, #24]
 800410c:	693a      	ldr	r2, [r7, #16]
 800410e:	4313      	orrs	r3, r2
 8004110:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	693a      	ldr	r2, [r7, #16]
 8004116:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	68fa      	ldr	r2, [r7, #12]
 800411c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685a      	ldr	r2, [r3, #4]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	697a      	ldr	r2, [r7, #20]
 800412a:	621a      	str	r2, [r3, #32]
}
 800412c:	bf00      	nop
 800412e:	371c      	adds	r7, #28
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr
 8004138:	fffeff8f 	.word	0xfffeff8f
 800413c:	40010000 	.word	0x40010000
 8004140:	40010400 	.word	0x40010400

08004144 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004144:	b480      	push	{r7}
 8004146:	b087      	sub	sp, #28
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a1b      	ldr	r3, [r3, #32]
 8004152:	f023 0210 	bic.w	r2, r3, #16
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6a1b      	ldr	r3, [r3, #32]
 800415e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	4b2e      	ldr	r3, [pc, #184]	; (8004228 <TIM_OC2_SetConfig+0xe4>)
 8004170:	4013      	ands	r3, r2
 8004172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800417a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	021b      	lsls	r3, r3, #8
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	4313      	orrs	r3, r2
 8004186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	f023 0320 	bic.w	r3, r3, #32
 800418e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	011b      	lsls	r3, r3, #4
 8004196:	697a      	ldr	r2, [r7, #20]
 8004198:	4313      	orrs	r3, r2
 800419a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	4a23      	ldr	r2, [pc, #140]	; (800422c <TIM_OC2_SetConfig+0xe8>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d003      	beq.n	80041ac <TIM_OC2_SetConfig+0x68>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	4a22      	ldr	r2, [pc, #136]	; (8004230 <TIM_OC2_SetConfig+0xec>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d10d      	bne.n	80041c8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	011b      	lsls	r3, r3, #4
 80041ba:	697a      	ldr	r2, [r7, #20]
 80041bc:	4313      	orrs	r3, r2
 80041be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041c6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a18      	ldr	r2, [pc, #96]	; (800422c <TIM_OC2_SetConfig+0xe8>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d003      	beq.n	80041d8 <TIM_OC2_SetConfig+0x94>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a17      	ldr	r2, [pc, #92]	; (8004230 <TIM_OC2_SetConfig+0xec>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d113      	bne.n	8004200 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	695b      	ldr	r3, [r3, #20]
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	4313      	orrs	r3, r2
 80041fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685a      	ldr	r2, [r3, #4]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	621a      	str	r2, [r3, #32]
}
 800421a:	bf00      	nop
 800421c:	371c      	adds	r7, #28
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	feff8fff 	.word	0xfeff8fff
 800422c:	40010000 	.word	0x40010000
 8004230:	40010400 	.word	0x40010400

08004234 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004234:	b480      	push	{r7}
 8004236:	b087      	sub	sp, #28
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a1b      	ldr	r3, [r3, #32]
 8004242:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a1b      	ldr	r3, [r3, #32]
 800424e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	69db      	ldr	r3, [r3, #28]
 800425a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800425c:	68fa      	ldr	r2, [r7, #12]
 800425e:	4b2d      	ldr	r3, [pc, #180]	; (8004314 <TIM_OC3_SetConfig+0xe0>)
 8004260:	4013      	ands	r3, r2
 8004262:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f023 0303 	bic.w	r3, r3, #3
 800426a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	4313      	orrs	r3, r2
 8004274:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800427c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	021b      	lsls	r3, r3, #8
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	4313      	orrs	r3, r2
 8004288:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a22      	ldr	r2, [pc, #136]	; (8004318 <TIM_OC3_SetConfig+0xe4>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d003      	beq.n	800429a <TIM_OC3_SetConfig+0x66>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a21      	ldr	r2, [pc, #132]	; (800431c <TIM_OC3_SetConfig+0xe8>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d10d      	bne.n	80042b6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80042a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	021b      	lsls	r3, r3, #8
 80042a8:	697a      	ldr	r2, [r7, #20]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80042b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a17      	ldr	r2, [pc, #92]	; (8004318 <TIM_OC3_SetConfig+0xe4>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d003      	beq.n	80042c6 <TIM_OC3_SetConfig+0x92>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a16      	ldr	r2, [pc, #88]	; (800431c <TIM_OC3_SetConfig+0xe8>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d113      	bne.n	80042ee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80042cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	011b      	lsls	r3, r3, #4
 80042dc:	693a      	ldr	r2, [r7, #16]
 80042de:	4313      	orrs	r3, r2
 80042e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	011b      	lsls	r3, r3, #4
 80042e8:	693a      	ldr	r2, [r7, #16]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	685a      	ldr	r2, [r3, #4]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	697a      	ldr	r2, [r7, #20]
 8004306:	621a      	str	r2, [r3, #32]
}
 8004308:	bf00      	nop
 800430a:	371c      	adds	r7, #28
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr
 8004314:	fffeff8f 	.word	0xfffeff8f
 8004318:	40010000 	.word	0x40010000
 800431c:	40010400 	.word	0x40010400

08004320 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004320:	b480      	push	{r7}
 8004322:	b087      	sub	sp, #28
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a1b      	ldr	r3, [r3, #32]
 800433a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	69db      	ldr	r3, [r3, #28]
 8004346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	4b1e      	ldr	r3, [pc, #120]	; (80043c4 <TIM_OC4_SetConfig+0xa4>)
 800434c:	4013      	ands	r3, r2
 800434e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004356:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	021b      	lsls	r3, r3, #8
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	4313      	orrs	r3, r2
 8004362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800436a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	031b      	lsls	r3, r3, #12
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	4313      	orrs	r3, r2
 8004376:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a13      	ldr	r2, [pc, #76]	; (80043c8 <TIM_OC4_SetConfig+0xa8>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d003      	beq.n	8004388 <TIM_OC4_SetConfig+0x68>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a12      	ldr	r2, [pc, #72]	; (80043cc <TIM_OC4_SetConfig+0xac>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d109      	bne.n	800439c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800438e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	019b      	lsls	r3, r3, #6
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	4313      	orrs	r3, r2
 800439a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	68fa      	ldr	r2, [r7, #12]
 80043a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685a      	ldr	r2, [r3, #4]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	693a      	ldr	r2, [r7, #16]
 80043b4:	621a      	str	r2, [r3, #32]
}
 80043b6:	bf00      	nop
 80043b8:	371c      	adds	r7, #28
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	feff8fff 	.word	0xfeff8fff
 80043c8:	40010000 	.word	0x40010000
 80043cc:	40010400 	.word	0x40010400

080043d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b087      	sub	sp, #28
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a1b      	ldr	r3, [r3, #32]
 80043ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	4b1b      	ldr	r3, [pc, #108]	; (8004468 <TIM_OC5_SetConfig+0x98>)
 80043fc:	4013      	ands	r3, r2
 80043fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	4313      	orrs	r3, r2
 8004408:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004410:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	041b      	lsls	r3, r3, #16
 8004418:	693a      	ldr	r2, [r7, #16]
 800441a:	4313      	orrs	r3, r2
 800441c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a12      	ldr	r2, [pc, #72]	; (800446c <TIM_OC5_SetConfig+0x9c>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d003      	beq.n	800442e <TIM_OC5_SetConfig+0x5e>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a11      	ldr	r2, [pc, #68]	; (8004470 <TIM_OC5_SetConfig+0xa0>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d109      	bne.n	8004442 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004434:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	021b      	lsls	r3, r3, #8
 800443c:	697a      	ldr	r2, [r7, #20]
 800443e:	4313      	orrs	r3, r2
 8004440:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	693a      	ldr	r2, [r7, #16]
 800445a:	621a      	str	r2, [r3, #32]
}
 800445c:	bf00      	nop
 800445e:	371c      	adds	r7, #28
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr
 8004468:	fffeff8f 	.word	0xfffeff8f
 800446c:	40010000 	.word	0x40010000
 8004470:	40010400 	.word	0x40010400

08004474 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004474:	b480      	push	{r7}
 8004476:	b087      	sub	sp, #28
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a1b      	ldr	r3, [r3, #32]
 8004482:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a1b      	ldr	r3, [r3, #32]
 800448e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800449a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	4b1c      	ldr	r3, [pc, #112]	; (8004510 <TIM_OC6_SetConfig+0x9c>)
 80044a0:	4013      	ands	r3, r2
 80044a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	021b      	lsls	r3, r3, #8
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80044b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	051b      	lsls	r3, r3, #20
 80044be:	693a      	ldr	r2, [r7, #16]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a13      	ldr	r2, [pc, #76]	; (8004514 <TIM_OC6_SetConfig+0xa0>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d003      	beq.n	80044d4 <TIM_OC6_SetConfig+0x60>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a12      	ldr	r2, [pc, #72]	; (8004518 <TIM_OC6_SetConfig+0xa4>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d109      	bne.n	80044e8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	695b      	ldr	r3, [r3, #20]
 80044e0:	029b      	lsls	r3, r3, #10
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	68fa      	ldr	r2, [r7, #12]
 80044f2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	621a      	str	r2, [r3, #32]
}
 8004502:	bf00      	nop
 8004504:	371c      	adds	r7, #28
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	feff8fff 	.word	0xfeff8fff
 8004514:	40010000 	.word	0x40010000
 8004518:	40010400 	.word	0x40010400

0800451c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800451c:	b480      	push	{r7}
 800451e:	b087      	sub	sp, #28
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6a1b      	ldr	r3, [r3, #32]
 8004532:	f023 0201 	bic.w	r2, r3, #1
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004546:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	011b      	lsls	r3, r3, #4
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	4313      	orrs	r3, r2
 8004550:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	f023 030a 	bic.w	r3, r3, #10
 8004558:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800455a:	697a      	ldr	r2, [r7, #20]
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	4313      	orrs	r3, r2
 8004560:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	693a      	ldr	r2, [r7, #16]
 8004566:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	621a      	str	r2, [r3, #32]
}
 800456e:	bf00      	nop
 8004570:	371c      	adds	r7, #28
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr

0800457a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800457a:	b480      	push	{r7}
 800457c:	b087      	sub	sp, #28
 800457e:	af00      	add	r7, sp, #0
 8004580:	60f8      	str	r0, [r7, #12]
 8004582:	60b9      	str	r1, [r7, #8]
 8004584:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	f023 0210 	bic.w	r2, r3, #16
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045a4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	031b      	lsls	r3, r3, #12
 80045aa:	697a      	ldr	r2, [r7, #20]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80045b6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	693a      	ldr	r2, [r7, #16]
 80045be:	4313      	orrs	r3, r2
 80045c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	697a      	ldr	r2, [r7, #20]
 80045c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	693a      	ldr	r2, [r7, #16]
 80045cc:	621a      	str	r2, [r3, #32]
}
 80045ce:	bf00      	nop
 80045d0:	371c      	adds	r7, #28
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr

080045da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045da:	b480      	push	{r7}
 80045dc:	b085      	sub	sp, #20
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
 80045e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80045f2:	683a      	ldr	r2, [r7, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	f043 0307 	orr.w	r3, r3, #7
 80045fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	68fa      	ldr	r2, [r7, #12]
 8004602:	609a      	str	r2, [r3, #8]
}
 8004604:	bf00      	nop
 8004606:	3714      	adds	r7, #20
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004610:	b480      	push	{r7}
 8004612:	b087      	sub	sp, #28
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
 800461c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800462a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	021a      	lsls	r2, r3, #8
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	431a      	orrs	r2, r3
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	4313      	orrs	r3, r2
 8004638:	697a      	ldr	r2, [r7, #20]
 800463a:	4313      	orrs	r3, r2
 800463c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	697a      	ldr	r2, [r7, #20]
 8004642:	609a      	str	r2, [r3, #8]
}
 8004644:	bf00      	nop
 8004646:	371c      	adds	r7, #28
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004650:	b480      	push	{r7}
 8004652:	b085      	sub	sp, #20
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004660:	2b01      	cmp	r3, #1
 8004662:	d101      	bne.n	8004668 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004664:	2302      	movs	r3, #2
 8004666:	e06d      	b.n	8004744 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2202      	movs	r2, #2
 8004674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a30      	ldr	r2, [pc, #192]	; (8004750 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d004      	beq.n	800469c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a2f      	ldr	r2, [pc, #188]	; (8004754 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d108      	bne.n	80046ae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80046a2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	68fa      	ldr	r2, [r7, #12]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046b4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68fa      	ldr	r2, [r7, #12]
 80046bc:	4313      	orrs	r3, r2
 80046be:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a20      	ldr	r2, [pc, #128]	; (8004750 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d022      	beq.n	8004718 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046da:	d01d      	beq.n	8004718 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a1d      	ldr	r2, [pc, #116]	; (8004758 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d018      	beq.n	8004718 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a1c      	ldr	r2, [pc, #112]	; (800475c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d013      	beq.n	8004718 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a1a      	ldr	r2, [pc, #104]	; (8004760 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d00e      	beq.n	8004718 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a15      	ldr	r2, [pc, #84]	; (8004754 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d009      	beq.n	8004718 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a16      	ldr	r2, [pc, #88]	; (8004764 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d004      	beq.n	8004718 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a15      	ldr	r2, [pc, #84]	; (8004768 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d10c      	bne.n	8004732 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800471e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	68ba      	ldr	r2, [r7, #8]
 8004726:	4313      	orrs	r3, r2
 8004728:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68ba      	ldr	r2, [r7, #8]
 8004730:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	4618      	mov	r0, r3
 8004746:	3714      	adds	r7, #20
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr
 8004750:	40010000 	.word	0x40010000
 8004754:	40010400 	.word	0x40010400
 8004758:	40000400 	.word	0x40000400
 800475c:	40000800 	.word	0x40000800
 8004760:	40000c00 	.word	0x40000c00
 8004764:	40014000 	.word	0x40014000
 8004768:	40001800 	.word	0x40001800

0800476c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004774:	bf00      	nop
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr

08004780 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800479c:	bf00      	nop
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b082      	sub	sp, #8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e040      	b.n	800483c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d106      	bne.n	80047d0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f7fd f992 	bl	8001af4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2224      	movs	r2, #36	; 0x24
 80047d4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 0201 	bic.w	r2, r2, #1
 80047e4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 fbd6 	bl	8004f98 <UART_SetConfig>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d101      	bne.n	80047f6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e022      	b.n	800483c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 fe2e 	bl	8005460 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004812:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004822:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f042 0201 	orr.w	r2, r2, #1
 8004832:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f000 feb5 	bl	80055a4 <UART_CheckIdleState>
 800483a:	4603      	mov	r3, r0
}
 800483c:	4618      	mov	r0, r3
 800483e:	3708      	adds	r7, #8
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004844:	b480      	push	{r7}
 8004846:	b08b      	sub	sp, #44	; 0x2c
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	4613      	mov	r3, r2
 8004850:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004856:	2b20      	cmp	r3, #32
 8004858:	d147      	bne.n	80048ea <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d002      	beq.n	8004866 <HAL_UART_Transmit_IT+0x22>
 8004860:	88fb      	ldrh	r3, [r7, #6]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e040      	b.n	80048ec <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	68ba      	ldr	r2, [r7, #8]
 800486e:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	88fa      	ldrh	r2, [r7, #6]
 8004874:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	88fa      	ldrh	r2, [r7, #6]
 800487c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2221      	movs	r2, #33	; 0x21
 8004892:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800489c:	d107      	bne.n	80048ae <HAL_UART_Transmit_IT+0x6a>
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	691b      	ldr	r3, [r3, #16]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d103      	bne.n	80048ae <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	4a13      	ldr	r2, [pc, #76]	; (80048f8 <HAL_UART_Transmit_IT+0xb4>)
 80048aa:	66da      	str	r2, [r3, #108]	; 0x6c
 80048ac:	e002      	b.n	80048b4 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	4a12      	ldr	r2, [pc, #72]	; (80048fc <HAL_UART_Transmit_IT+0xb8>)
 80048b2:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	e853 3f00 	ldrex	r3, [r3]
 80048c0:	613b      	str	r3, [r7, #16]
   return(result);
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048c8:	627b      	str	r3, [r7, #36]	; 0x24
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	461a      	mov	r2, r3
 80048d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d2:	623b      	str	r3, [r7, #32]
 80048d4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d6:	69f9      	ldr	r1, [r7, #28]
 80048d8:	6a3a      	ldr	r2, [r7, #32]
 80048da:	e841 2300 	strex	r3, r2, [r1]
 80048de:	61bb      	str	r3, [r7, #24]
   return(result);
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1e6      	bne.n	80048b4 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 80048e6:	2300      	movs	r3, #0
 80048e8:	e000      	b.n	80048ec <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80048ea:	2302      	movs	r3, #2
  }
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	372c      	adds	r7, #44	; 0x2c
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr
 80048f8:	08005b03 	.word	0x08005b03
 80048fc:	08005a4d 	.word	0x08005a4d

08004900 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b08a      	sub	sp, #40	; 0x28
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	4613      	mov	r3, r2
 800490c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004914:	2b20      	cmp	r3, #32
 8004916:	d132      	bne.n	800497e <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d002      	beq.n	8004924 <HAL_UART_Receive_IT+0x24>
 800491e:	88fb      	ldrh	r3, [r7, #6]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d101      	bne.n	8004928 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e02b      	b.n	8004980 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d018      	beq.n	800496e <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	e853 3f00 	ldrex	r3, [r3]
 8004948:	613b      	str	r3, [r7, #16]
   return(result);
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004950:	627b      	str	r3, [r7, #36]	; 0x24
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	461a      	mov	r2, r3
 8004958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800495a:	623b      	str	r3, [r7, #32]
 800495c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800495e:	69f9      	ldr	r1, [r7, #28]
 8004960:	6a3a      	ldr	r2, [r7, #32]
 8004962:	e841 2300 	strex	r3, r2, [r1]
 8004966:	61bb      	str	r3, [r7, #24]
   return(result);
 8004968:	69bb      	ldr	r3, [r7, #24]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d1e6      	bne.n	800493c <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800496e:	88fb      	ldrh	r3, [r7, #6]
 8004970:	461a      	mov	r2, r3
 8004972:	68b9      	ldr	r1, [r7, #8]
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f000 ff29 	bl	80057cc <UART_Start_Receive_IT>
 800497a:	4603      	mov	r3, r0
 800497c:	e000      	b.n	8004980 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800497e:	2302      	movs	r3, #2
  }
}
 8004980:	4618      	mov	r0, r3
 8004982:	3728      	adds	r7, #40	; 0x28
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b0ba      	sub	sp, #232	; 0xe8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	69db      	ldr	r3, [r3, #28]
 8004996:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80049ae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80049b2:	f640 030f 	movw	r3, #2063	; 0x80f
 80049b6:	4013      	ands	r3, r2
 80049b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80049bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d115      	bne.n	80049f0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80049c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049c8:	f003 0320 	and.w	r3, r3, #32
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00f      	beq.n	80049f0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80049d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049d4:	f003 0320 	and.w	r3, r3, #32
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d009      	beq.n	80049f0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	f000 82ac 	beq.w	8004f3e <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	4798      	blx	r3
      }
      return;
 80049ee:	e2a6      	b.n	8004f3e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80049f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	f000 8117 	beq.w	8004c28 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80049fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049fe:	f003 0301 	and.w	r3, r3, #1
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d106      	bne.n	8004a14 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004a06:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004a0a:	4b85      	ldr	r3, [pc, #532]	; (8004c20 <HAL_UART_IRQHandler+0x298>)
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	f000 810a 	beq.w	8004c28 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004a14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a18:	f003 0301 	and.w	r3, r3, #1
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d011      	beq.n	8004a44 <HAL_UART_IRQHandler+0xbc>
 8004a20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00b      	beq.n	8004a44 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2201      	movs	r2, #1
 8004a32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a3a:	f043 0201 	orr.w	r2, r3, #1
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a48:	f003 0302 	and.w	r3, r3, #2
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d011      	beq.n	8004a74 <HAL_UART_IRQHandler+0xec>
 8004a50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d00b      	beq.n	8004a74 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2202      	movs	r2, #2
 8004a62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a6a:	f043 0204 	orr.w	r2, r3, #4
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a78:	f003 0304 	and.w	r3, r3, #4
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d011      	beq.n	8004aa4 <HAL_UART_IRQHandler+0x11c>
 8004a80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d00b      	beq.n	8004aa4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2204      	movs	r2, #4
 8004a92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a9a:	f043 0202 	orr.w	r2, r3, #2
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004aa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004aa8:	f003 0308 	and.w	r3, r3, #8
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d017      	beq.n	8004ae0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004ab0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ab4:	f003 0320 	and.w	r3, r3, #32
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d105      	bne.n	8004ac8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004abc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ac0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d00b      	beq.n	8004ae0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2208      	movs	r2, #8
 8004ace:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ad6:	f043 0208 	orr.w	r2, r3, #8
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ae4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d012      	beq.n	8004b12 <HAL_UART_IRQHandler+0x18a>
 8004aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004af0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d00c      	beq.n	8004b12 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b00:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b08:	f043 0220 	orr.w	r2, r3, #32
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f000 8212 	beq.w	8004f42 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004b1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b22:	f003 0320 	and.w	r3, r3, #32
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00d      	beq.n	8004b46 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004b2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b2e:	f003 0320 	and.w	r3, r3, #32
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d007      	beq.n	8004b46 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d003      	beq.n	8004b46 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b4c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b5a:	2b40      	cmp	r3, #64	; 0x40
 8004b5c:	d005      	beq.n	8004b6a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004b5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b62:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d04f      	beq.n	8004c0a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 fef4 	bl	8005958 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b7a:	2b40      	cmp	r3, #64	; 0x40
 8004b7c:	d141      	bne.n	8004c02 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	3308      	adds	r3, #8
 8004b84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004b8c:	e853 3f00 	ldrex	r3, [r3]
 8004b90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004b94:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004b98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	3308      	adds	r3, #8
 8004ba6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004baa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004bae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004bb6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004bba:	e841 2300 	strex	r3, r2, [r1]
 8004bbe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004bc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1d9      	bne.n	8004b7e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d013      	beq.n	8004bfa <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bd6:	4a13      	ldr	r2, [pc, #76]	; (8004c24 <HAL_UART_IRQHandler+0x29c>)
 8004bd8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bde:	4618      	mov	r0, r3
 8004be0:	f7fd fa74 	bl	80020cc <HAL_DMA_Abort_IT>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d017      	beq.n	8004c1a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004bf4:	4610      	mov	r0, r2
 8004bf6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bf8:	e00f      	b.n	8004c1a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f9ac 	bl	8004f58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c00:	e00b      	b.n	8004c1a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f9a8 	bl	8004f58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c08:	e007      	b.n	8004c1a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 f9a4 	bl	8004f58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004c18:	e193      	b.n	8004f42 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c1a:	bf00      	nop
    return;
 8004c1c:	e191      	b.n	8004f42 <HAL_UART_IRQHandler+0x5ba>
 8004c1e:	bf00      	nop
 8004c20:	04000120 	.word	0x04000120
 8004c24:	08005a21 	.word	0x08005a21

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	f040 814c 	bne.w	8004eca <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c36:	f003 0310 	and.w	r3, r3, #16
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	f000 8145 	beq.w	8004eca <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004c40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c44:	f003 0310 	and.w	r3, r3, #16
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f000 813e 	beq.w	8004eca <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2210      	movs	r2, #16
 8004c54:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c60:	2b40      	cmp	r3, #64	; 0x40
 8004c62:	f040 80b6 	bne.w	8004dd2 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004c72:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	f000 8165 	beq.w	8004f46 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004c82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004c86:	429a      	cmp	r2, r3
 8004c88:	f080 815d 	bcs.w	8004f46 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004c92:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c9a:	69db      	ldr	r3, [r3, #28]
 8004c9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ca0:	f000 8086 	beq.w	8004db0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004cb0:	e853 3f00 	ldrex	r3, [r3]
 8004cb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004cb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004cbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	461a      	mov	r2, r3
 8004cca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004cce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004cd2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004cda:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004cde:	e841 2300 	strex	r3, r2, [r1]
 8004ce2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004ce6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1da      	bne.n	8004ca4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	3308      	adds	r3, #8
 8004cf4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004cf8:	e853 3f00 	ldrex	r3, [r3]
 8004cfc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004cfe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d00:	f023 0301 	bic.w	r3, r3, #1
 8004d04:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	3308      	adds	r3, #8
 8004d0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004d12:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004d16:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d18:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004d1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004d1e:	e841 2300 	strex	r3, r2, [r1]
 8004d22:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004d24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d1e1      	bne.n	8004cee <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	3308      	adds	r3, #8
 8004d30:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d34:	e853 3f00 	ldrex	r3, [r3]
 8004d38:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004d3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	3308      	adds	r3, #8
 8004d4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004d4e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004d50:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d52:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004d54:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004d56:	e841 2300 	strex	r3, r2, [r1]
 8004d5a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004d5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1e3      	bne.n	8004d2a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2220      	movs	r2, #32
 8004d66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d78:	e853 3f00 	ldrex	r3, [r3]
 8004d7c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004d7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d80:	f023 0310 	bic.w	r3, r3, #16
 8004d84:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004d92:	65bb      	str	r3, [r7, #88]	; 0x58
 8004d94:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d96:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004d98:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004d9a:	e841 2300 	strex	r3, r2, [r1]
 8004d9e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004da0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1e4      	bne.n	8004d70 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004daa:	4618      	mov	r0, r3
 8004dac:	f7fd f91e 	bl	8001fec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2202      	movs	r2, #2
 8004db4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	4619      	mov	r1, r3
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f8ce 	bl	8004f6c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004dd0:	e0b9      	b.n	8004f46 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	f000 80ab 	beq.w	8004f4a <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8004df4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	f000 80a6 	beq.w	8004f4a <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e06:	e853 3f00 	ldrex	r3, [r3]
 8004e0a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e12:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004e20:	647b      	str	r3, [r7, #68]	; 0x44
 8004e22:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e24:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004e26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e28:	e841 2300 	strex	r3, r2, [r1]
 8004e2c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004e2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d1e4      	bne.n	8004dfe <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	3308      	adds	r3, #8
 8004e3a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3e:	e853 3f00 	ldrex	r3, [r3]
 8004e42:	623b      	str	r3, [r7, #32]
   return(result);
 8004e44:	6a3b      	ldr	r3, [r7, #32]
 8004e46:	f023 0301 	bic.w	r3, r3, #1
 8004e4a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	3308      	adds	r3, #8
 8004e54:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004e58:	633a      	str	r2, [r7, #48]	; 0x30
 8004e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e5c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e60:	e841 2300 	strex	r3, r2, [r1]
 8004e64:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d1e3      	bne.n	8004e34 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2220      	movs	r2, #32
 8004e70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	e853 3f00 	ldrex	r3, [r3]
 8004e8c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f023 0310 	bic.w	r3, r3, #16
 8004e94:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004ea2:	61fb      	str	r3, [r7, #28]
 8004ea4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea6:	69b9      	ldr	r1, [r7, #24]
 8004ea8:	69fa      	ldr	r2, [r7, #28]
 8004eaa:	e841 2300 	strex	r3, r2, [r1]
 8004eae:	617b      	str	r3, [r7, #20]
   return(result);
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d1e4      	bne.n	8004e80 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2202      	movs	r2, #2
 8004eba:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ebc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 f852 	bl	8004f6c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004ec8:	e03f      	b.n	8004f4a <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ece:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00e      	beq.n	8004ef4 <HAL_UART_IRQHandler+0x56c>
 8004ed6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004eda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d008      	beq.n	8004ef4 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004eea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 f849 	bl	8004f84 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004ef2:	e02d      	b.n	8004f50 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004ef4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00e      	beq.n	8004f1e <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d008      	beq.n	8004f1e <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d01c      	beq.n	8004f4e <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	4798      	blx	r3
    }
    return;
 8004f1c:	e017      	b.n	8004f4e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004f1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d012      	beq.n	8004f50 <HAL_UART_IRQHandler+0x5c8>
 8004f2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00c      	beq.n	8004f50 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 fe43 	bl	8005bc2 <UART_EndTransmit_IT>
    return;
 8004f3c:	e008      	b.n	8004f50 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004f3e:	bf00      	nop
 8004f40:	e006      	b.n	8004f50 <HAL_UART_IRQHandler+0x5c8>
    return;
 8004f42:	bf00      	nop
 8004f44:	e004      	b.n	8004f50 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004f46:	bf00      	nop
 8004f48:	e002      	b.n	8004f50 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004f4a:	bf00      	nop
 8004f4c:	e000      	b.n	8004f50 <HAL_UART_IRQHandler+0x5c8>
    return;
 8004f4e:	bf00      	nop
  }

}
 8004f50:	37e8      	adds	r7, #232	; 0xe8
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop

08004f58 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	460b      	mov	r3, r1
 8004f76:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004f78:	bf00      	nop
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004f8c:	bf00      	nop
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b088      	sub	sp, #32
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	431a      	orrs	r2, r3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	695b      	ldr	r3, [r3, #20]
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	69db      	ldr	r3, [r3, #28]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	4ba6      	ldr	r3, [pc, #664]	; (800525c <UART_SetConfig+0x2c4>)
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	6812      	ldr	r2, [r2, #0]
 8004fca:	6979      	ldr	r1, [r7, #20]
 8004fcc:	430b      	orrs	r3, r1
 8004fce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	68da      	ldr	r2, [r3, #12]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6a1b      	ldr	r3, [r3, #32]
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	697a      	ldr	r2, [r7, #20]
 8005006:	430a      	orrs	r2, r1
 8005008:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a94      	ldr	r2, [pc, #592]	; (8005260 <UART_SetConfig+0x2c8>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d120      	bne.n	8005056 <UART_SetConfig+0xbe>
 8005014:	4b93      	ldr	r3, [pc, #588]	; (8005264 <UART_SetConfig+0x2cc>)
 8005016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800501a:	f003 0303 	and.w	r3, r3, #3
 800501e:	2b03      	cmp	r3, #3
 8005020:	d816      	bhi.n	8005050 <UART_SetConfig+0xb8>
 8005022:	a201      	add	r2, pc, #4	; (adr r2, 8005028 <UART_SetConfig+0x90>)
 8005024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005028:	08005039 	.word	0x08005039
 800502c:	08005045 	.word	0x08005045
 8005030:	0800503f 	.word	0x0800503f
 8005034:	0800504b 	.word	0x0800504b
 8005038:	2301      	movs	r3, #1
 800503a:	77fb      	strb	r3, [r7, #31]
 800503c:	e150      	b.n	80052e0 <UART_SetConfig+0x348>
 800503e:	2302      	movs	r3, #2
 8005040:	77fb      	strb	r3, [r7, #31]
 8005042:	e14d      	b.n	80052e0 <UART_SetConfig+0x348>
 8005044:	2304      	movs	r3, #4
 8005046:	77fb      	strb	r3, [r7, #31]
 8005048:	e14a      	b.n	80052e0 <UART_SetConfig+0x348>
 800504a:	2308      	movs	r3, #8
 800504c:	77fb      	strb	r3, [r7, #31]
 800504e:	e147      	b.n	80052e0 <UART_SetConfig+0x348>
 8005050:	2310      	movs	r3, #16
 8005052:	77fb      	strb	r3, [r7, #31]
 8005054:	e144      	b.n	80052e0 <UART_SetConfig+0x348>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a83      	ldr	r2, [pc, #524]	; (8005268 <UART_SetConfig+0x2d0>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d132      	bne.n	80050c6 <UART_SetConfig+0x12e>
 8005060:	4b80      	ldr	r3, [pc, #512]	; (8005264 <UART_SetConfig+0x2cc>)
 8005062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005066:	f003 030c 	and.w	r3, r3, #12
 800506a:	2b0c      	cmp	r3, #12
 800506c:	d828      	bhi.n	80050c0 <UART_SetConfig+0x128>
 800506e:	a201      	add	r2, pc, #4	; (adr r2, 8005074 <UART_SetConfig+0xdc>)
 8005070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005074:	080050a9 	.word	0x080050a9
 8005078:	080050c1 	.word	0x080050c1
 800507c:	080050c1 	.word	0x080050c1
 8005080:	080050c1 	.word	0x080050c1
 8005084:	080050b5 	.word	0x080050b5
 8005088:	080050c1 	.word	0x080050c1
 800508c:	080050c1 	.word	0x080050c1
 8005090:	080050c1 	.word	0x080050c1
 8005094:	080050af 	.word	0x080050af
 8005098:	080050c1 	.word	0x080050c1
 800509c:	080050c1 	.word	0x080050c1
 80050a0:	080050c1 	.word	0x080050c1
 80050a4:	080050bb 	.word	0x080050bb
 80050a8:	2300      	movs	r3, #0
 80050aa:	77fb      	strb	r3, [r7, #31]
 80050ac:	e118      	b.n	80052e0 <UART_SetConfig+0x348>
 80050ae:	2302      	movs	r3, #2
 80050b0:	77fb      	strb	r3, [r7, #31]
 80050b2:	e115      	b.n	80052e0 <UART_SetConfig+0x348>
 80050b4:	2304      	movs	r3, #4
 80050b6:	77fb      	strb	r3, [r7, #31]
 80050b8:	e112      	b.n	80052e0 <UART_SetConfig+0x348>
 80050ba:	2308      	movs	r3, #8
 80050bc:	77fb      	strb	r3, [r7, #31]
 80050be:	e10f      	b.n	80052e0 <UART_SetConfig+0x348>
 80050c0:	2310      	movs	r3, #16
 80050c2:	77fb      	strb	r3, [r7, #31]
 80050c4:	e10c      	b.n	80052e0 <UART_SetConfig+0x348>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a68      	ldr	r2, [pc, #416]	; (800526c <UART_SetConfig+0x2d4>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d120      	bne.n	8005112 <UART_SetConfig+0x17a>
 80050d0:	4b64      	ldr	r3, [pc, #400]	; (8005264 <UART_SetConfig+0x2cc>)
 80050d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050d6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80050da:	2b30      	cmp	r3, #48	; 0x30
 80050dc:	d013      	beq.n	8005106 <UART_SetConfig+0x16e>
 80050de:	2b30      	cmp	r3, #48	; 0x30
 80050e0:	d814      	bhi.n	800510c <UART_SetConfig+0x174>
 80050e2:	2b20      	cmp	r3, #32
 80050e4:	d009      	beq.n	80050fa <UART_SetConfig+0x162>
 80050e6:	2b20      	cmp	r3, #32
 80050e8:	d810      	bhi.n	800510c <UART_SetConfig+0x174>
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d002      	beq.n	80050f4 <UART_SetConfig+0x15c>
 80050ee:	2b10      	cmp	r3, #16
 80050f0:	d006      	beq.n	8005100 <UART_SetConfig+0x168>
 80050f2:	e00b      	b.n	800510c <UART_SetConfig+0x174>
 80050f4:	2300      	movs	r3, #0
 80050f6:	77fb      	strb	r3, [r7, #31]
 80050f8:	e0f2      	b.n	80052e0 <UART_SetConfig+0x348>
 80050fa:	2302      	movs	r3, #2
 80050fc:	77fb      	strb	r3, [r7, #31]
 80050fe:	e0ef      	b.n	80052e0 <UART_SetConfig+0x348>
 8005100:	2304      	movs	r3, #4
 8005102:	77fb      	strb	r3, [r7, #31]
 8005104:	e0ec      	b.n	80052e0 <UART_SetConfig+0x348>
 8005106:	2308      	movs	r3, #8
 8005108:	77fb      	strb	r3, [r7, #31]
 800510a:	e0e9      	b.n	80052e0 <UART_SetConfig+0x348>
 800510c:	2310      	movs	r3, #16
 800510e:	77fb      	strb	r3, [r7, #31]
 8005110:	e0e6      	b.n	80052e0 <UART_SetConfig+0x348>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a56      	ldr	r2, [pc, #344]	; (8005270 <UART_SetConfig+0x2d8>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d120      	bne.n	800515e <UART_SetConfig+0x1c6>
 800511c:	4b51      	ldr	r3, [pc, #324]	; (8005264 <UART_SetConfig+0x2cc>)
 800511e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005122:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005126:	2bc0      	cmp	r3, #192	; 0xc0
 8005128:	d013      	beq.n	8005152 <UART_SetConfig+0x1ba>
 800512a:	2bc0      	cmp	r3, #192	; 0xc0
 800512c:	d814      	bhi.n	8005158 <UART_SetConfig+0x1c0>
 800512e:	2b80      	cmp	r3, #128	; 0x80
 8005130:	d009      	beq.n	8005146 <UART_SetConfig+0x1ae>
 8005132:	2b80      	cmp	r3, #128	; 0x80
 8005134:	d810      	bhi.n	8005158 <UART_SetConfig+0x1c0>
 8005136:	2b00      	cmp	r3, #0
 8005138:	d002      	beq.n	8005140 <UART_SetConfig+0x1a8>
 800513a:	2b40      	cmp	r3, #64	; 0x40
 800513c:	d006      	beq.n	800514c <UART_SetConfig+0x1b4>
 800513e:	e00b      	b.n	8005158 <UART_SetConfig+0x1c0>
 8005140:	2300      	movs	r3, #0
 8005142:	77fb      	strb	r3, [r7, #31]
 8005144:	e0cc      	b.n	80052e0 <UART_SetConfig+0x348>
 8005146:	2302      	movs	r3, #2
 8005148:	77fb      	strb	r3, [r7, #31]
 800514a:	e0c9      	b.n	80052e0 <UART_SetConfig+0x348>
 800514c:	2304      	movs	r3, #4
 800514e:	77fb      	strb	r3, [r7, #31]
 8005150:	e0c6      	b.n	80052e0 <UART_SetConfig+0x348>
 8005152:	2308      	movs	r3, #8
 8005154:	77fb      	strb	r3, [r7, #31]
 8005156:	e0c3      	b.n	80052e0 <UART_SetConfig+0x348>
 8005158:	2310      	movs	r3, #16
 800515a:	77fb      	strb	r3, [r7, #31]
 800515c:	e0c0      	b.n	80052e0 <UART_SetConfig+0x348>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a44      	ldr	r2, [pc, #272]	; (8005274 <UART_SetConfig+0x2dc>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d125      	bne.n	80051b4 <UART_SetConfig+0x21c>
 8005168:	4b3e      	ldr	r3, [pc, #248]	; (8005264 <UART_SetConfig+0x2cc>)
 800516a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800516e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005172:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005176:	d017      	beq.n	80051a8 <UART_SetConfig+0x210>
 8005178:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800517c:	d817      	bhi.n	80051ae <UART_SetConfig+0x216>
 800517e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005182:	d00b      	beq.n	800519c <UART_SetConfig+0x204>
 8005184:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005188:	d811      	bhi.n	80051ae <UART_SetConfig+0x216>
 800518a:	2b00      	cmp	r3, #0
 800518c:	d003      	beq.n	8005196 <UART_SetConfig+0x1fe>
 800518e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005192:	d006      	beq.n	80051a2 <UART_SetConfig+0x20a>
 8005194:	e00b      	b.n	80051ae <UART_SetConfig+0x216>
 8005196:	2300      	movs	r3, #0
 8005198:	77fb      	strb	r3, [r7, #31]
 800519a:	e0a1      	b.n	80052e0 <UART_SetConfig+0x348>
 800519c:	2302      	movs	r3, #2
 800519e:	77fb      	strb	r3, [r7, #31]
 80051a0:	e09e      	b.n	80052e0 <UART_SetConfig+0x348>
 80051a2:	2304      	movs	r3, #4
 80051a4:	77fb      	strb	r3, [r7, #31]
 80051a6:	e09b      	b.n	80052e0 <UART_SetConfig+0x348>
 80051a8:	2308      	movs	r3, #8
 80051aa:	77fb      	strb	r3, [r7, #31]
 80051ac:	e098      	b.n	80052e0 <UART_SetConfig+0x348>
 80051ae:	2310      	movs	r3, #16
 80051b0:	77fb      	strb	r3, [r7, #31]
 80051b2:	e095      	b.n	80052e0 <UART_SetConfig+0x348>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a2f      	ldr	r2, [pc, #188]	; (8005278 <UART_SetConfig+0x2e0>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d125      	bne.n	800520a <UART_SetConfig+0x272>
 80051be:	4b29      	ldr	r3, [pc, #164]	; (8005264 <UART_SetConfig+0x2cc>)
 80051c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80051c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80051cc:	d017      	beq.n	80051fe <UART_SetConfig+0x266>
 80051ce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80051d2:	d817      	bhi.n	8005204 <UART_SetConfig+0x26c>
 80051d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051d8:	d00b      	beq.n	80051f2 <UART_SetConfig+0x25a>
 80051da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051de:	d811      	bhi.n	8005204 <UART_SetConfig+0x26c>
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <UART_SetConfig+0x254>
 80051e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051e8:	d006      	beq.n	80051f8 <UART_SetConfig+0x260>
 80051ea:	e00b      	b.n	8005204 <UART_SetConfig+0x26c>
 80051ec:	2301      	movs	r3, #1
 80051ee:	77fb      	strb	r3, [r7, #31]
 80051f0:	e076      	b.n	80052e0 <UART_SetConfig+0x348>
 80051f2:	2302      	movs	r3, #2
 80051f4:	77fb      	strb	r3, [r7, #31]
 80051f6:	e073      	b.n	80052e0 <UART_SetConfig+0x348>
 80051f8:	2304      	movs	r3, #4
 80051fa:	77fb      	strb	r3, [r7, #31]
 80051fc:	e070      	b.n	80052e0 <UART_SetConfig+0x348>
 80051fe:	2308      	movs	r3, #8
 8005200:	77fb      	strb	r3, [r7, #31]
 8005202:	e06d      	b.n	80052e0 <UART_SetConfig+0x348>
 8005204:	2310      	movs	r3, #16
 8005206:	77fb      	strb	r3, [r7, #31]
 8005208:	e06a      	b.n	80052e0 <UART_SetConfig+0x348>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a1b      	ldr	r2, [pc, #108]	; (800527c <UART_SetConfig+0x2e4>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d138      	bne.n	8005286 <UART_SetConfig+0x2ee>
 8005214:	4b13      	ldr	r3, [pc, #76]	; (8005264 <UART_SetConfig+0x2cc>)
 8005216:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800521a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800521e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005222:	d017      	beq.n	8005254 <UART_SetConfig+0x2bc>
 8005224:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005228:	d82a      	bhi.n	8005280 <UART_SetConfig+0x2e8>
 800522a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800522e:	d00b      	beq.n	8005248 <UART_SetConfig+0x2b0>
 8005230:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005234:	d824      	bhi.n	8005280 <UART_SetConfig+0x2e8>
 8005236:	2b00      	cmp	r3, #0
 8005238:	d003      	beq.n	8005242 <UART_SetConfig+0x2aa>
 800523a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800523e:	d006      	beq.n	800524e <UART_SetConfig+0x2b6>
 8005240:	e01e      	b.n	8005280 <UART_SetConfig+0x2e8>
 8005242:	2300      	movs	r3, #0
 8005244:	77fb      	strb	r3, [r7, #31]
 8005246:	e04b      	b.n	80052e0 <UART_SetConfig+0x348>
 8005248:	2302      	movs	r3, #2
 800524a:	77fb      	strb	r3, [r7, #31]
 800524c:	e048      	b.n	80052e0 <UART_SetConfig+0x348>
 800524e:	2304      	movs	r3, #4
 8005250:	77fb      	strb	r3, [r7, #31]
 8005252:	e045      	b.n	80052e0 <UART_SetConfig+0x348>
 8005254:	2308      	movs	r3, #8
 8005256:	77fb      	strb	r3, [r7, #31]
 8005258:	e042      	b.n	80052e0 <UART_SetConfig+0x348>
 800525a:	bf00      	nop
 800525c:	efff69f3 	.word	0xefff69f3
 8005260:	40011000 	.word	0x40011000
 8005264:	40023800 	.word	0x40023800
 8005268:	40004400 	.word	0x40004400
 800526c:	40004800 	.word	0x40004800
 8005270:	40004c00 	.word	0x40004c00
 8005274:	40005000 	.word	0x40005000
 8005278:	40011400 	.word	0x40011400
 800527c:	40007800 	.word	0x40007800
 8005280:	2310      	movs	r3, #16
 8005282:	77fb      	strb	r3, [r7, #31]
 8005284:	e02c      	b.n	80052e0 <UART_SetConfig+0x348>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a72      	ldr	r2, [pc, #456]	; (8005454 <UART_SetConfig+0x4bc>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d125      	bne.n	80052dc <UART_SetConfig+0x344>
 8005290:	4b71      	ldr	r3, [pc, #452]	; (8005458 <UART_SetConfig+0x4c0>)
 8005292:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005296:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800529a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800529e:	d017      	beq.n	80052d0 <UART_SetConfig+0x338>
 80052a0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80052a4:	d817      	bhi.n	80052d6 <UART_SetConfig+0x33e>
 80052a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052aa:	d00b      	beq.n	80052c4 <UART_SetConfig+0x32c>
 80052ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052b0:	d811      	bhi.n	80052d6 <UART_SetConfig+0x33e>
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d003      	beq.n	80052be <UART_SetConfig+0x326>
 80052b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80052ba:	d006      	beq.n	80052ca <UART_SetConfig+0x332>
 80052bc:	e00b      	b.n	80052d6 <UART_SetConfig+0x33e>
 80052be:	2300      	movs	r3, #0
 80052c0:	77fb      	strb	r3, [r7, #31]
 80052c2:	e00d      	b.n	80052e0 <UART_SetConfig+0x348>
 80052c4:	2302      	movs	r3, #2
 80052c6:	77fb      	strb	r3, [r7, #31]
 80052c8:	e00a      	b.n	80052e0 <UART_SetConfig+0x348>
 80052ca:	2304      	movs	r3, #4
 80052cc:	77fb      	strb	r3, [r7, #31]
 80052ce:	e007      	b.n	80052e0 <UART_SetConfig+0x348>
 80052d0:	2308      	movs	r3, #8
 80052d2:	77fb      	strb	r3, [r7, #31]
 80052d4:	e004      	b.n	80052e0 <UART_SetConfig+0x348>
 80052d6:	2310      	movs	r3, #16
 80052d8:	77fb      	strb	r3, [r7, #31]
 80052da:	e001      	b.n	80052e0 <UART_SetConfig+0x348>
 80052dc:	2310      	movs	r3, #16
 80052de:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	69db      	ldr	r3, [r3, #28]
 80052e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052e8:	d15b      	bne.n	80053a2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80052ea:	7ffb      	ldrb	r3, [r7, #31]
 80052ec:	2b08      	cmp	r3, #8
 80052ee:	d828      	bhi.n	8005342 <UART_SetConfig+0x3aa>
 80052f0:	a201      	add	r2, pc, #4	; (adr r2, 80052f8 <UART_SetConfig+0x360>)
 80052f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f6:	bf00      	nop
 80052f8:	0800531d 	.word	0x0800531d
 80052fc:	08005325 	.word	0x08005325
 8005300:	0800532d 	.word	0x0800532d
 8005304:	08005343 	.word	0x08005343
 8005308:	08005333 	.word	0x08005333
 800530c:	08005343 	.word	0x08005343
 8005310:	08005343 	.word	0x08005343
 8005314:	08005343 	.word	0x08005343
 8005318:	0800533b 	.word	0x0800533b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800531c:	f7fd fdf2 	bl	8002f04 <HAL_RCC_GetPCLK1Freq>
 8005320:	61b8      	str	r0, [r7, #24]
        break;
 8005322:	e013      	b.n	800534c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005324:	f7fd fe02 	bl	8002f2c <HAL_RCC_GetPCLK2Freq>
 8005328:	61b8      	str	r0, [r7, #24]
        break;
 800532a:	e00f      	b.n	800534c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800532c:	4b4b      	ldr	r3, [pc, #300]	; (800545c <UART_SetConfig+0x4c4>)
 800532e:	61bb      	str	r3, [r7, #24]
        break;
 8005330:	e00c      	b.n	800534c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005332:	f7fd fd15 	bl	8002d60 <HAL_RCC_GetSysClockFreq>
 8005336:	61b8      	str	r0, [r7, #24]
        break;
 8005338:	e008      	b.n	800534c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800533a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800533e:	61bb      	str	r3, [r7, #24]
        break;
 8005340:	e004      	b.n	800534c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005342:	2300      	movs	r3, #0
 8005344:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	77bb      	strb	r3, [r7, #30]
        break;
 800534a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d074      	beq.n	800543c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	005a      	lsls	r2, r3, #1
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	085b      	lsrs	r3, r3, #1
 800535c:	441a      	add	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	fbb2 f3f3 	udiv	r3, r2, r3
 8005366:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	2b0f      	cmp	r3, #15
 800536c:	d916      	bls.n	800539c <UART_SetConfig+0x404>
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005374:	d212      	bcs.n	800539c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	b29b      	uxth	r3, r3
 800537a:	f023 030f 	bic.w	r3, r3, #15
 800537e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	085b      	lsrs	r3, r3, #1
 8005384:	b29b      	uxth	r3, r3
 8005386:	f003 0307 	and.w	r3, r3, #7
 800538a:	b29a      	uxth	r2, r3
 800538c:	89fb      	ldrh	r3, [r7, #14]
 800538e:	4313      	orrs	r3, r2
 8005390:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	89fa      	ldrh	r2, [r7, #14]
 8005398:	60da      	str	r2, [r3, #12]
 800539a:	e04f      	b.n	800543c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	77bb      	strb	r3, [r7, #30]
 80053a0:	e04c      	b.n	800543c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80053a2:	7ffb      	ldrb	r3, [r7, #31]
 80053a4:	2b08      	cmp	r3, #8
 80053a6:	d828      	bhi.n	80053fa <UART_SetConfig+0x462>
 80053a8:	a201      	add	r2, pc, #4	; (adr r2, 80053b0 <UART_SetConfig+0x418>)
 80053aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ae:	bf00      	nop
 80053b0:	080053d5 	.word	0x080053d5
 80053b4:	080053dd 	.word	0x080053dd
 80053b8:	080053e5 	.word	0x080053e5
 80053bc:	080053fb 	.word	0x080053fb
 80053c0:	080053eb 	.word	0x080053eb
 80053c4:	080053fb 	.word	0x080053fb
 80053c8:	080053fb 	.word	0x080053fb
 80053cc:	080053fb 	.word	0x080053fb
 80053d0:	080053f3 	.word	0x080053f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053d4:	f7fd fd96 	bl	8002f04 <HAL_RCC_GetPCLK1Freq>
 80053d8:	61b8      	str	r0, [r7, #24]
        break;
 80053da:	e013      	b.n	8005404 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053dc:	f7fd fda6 	bl	8002f2c <HAL_RCC_GetPCLK2Freq>
 80053e0:	61b8      	str	r0, [r7, #24]
        break;
 80053e2:	e00f      	b.n	8005404 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053e4:	4b1d      	ldr	r3, [pc, #116]	; (800545c <UART_SetConfig+0x4c4>)
 80053e6:	61bb      	str	r3, [r7, #24]
        break;
 80053e8:	e00c      	b.n	8005404 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053ea:	f7fd fcb9 	bl	8002d60 <HAL_RCC_GetSysClockFreq>
 80053ee:	61b8      	str	r0, [r7, #24]
        break;
 80053f0:	e008      	b.n	8005404 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053f6:	61bb      	str	r3, [r7, #24]
        break;
 80053f8:	e004      	b.n	8005404 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80053fa:	2300      	movs	r3, #0
 80053fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	77bb      	strb	r3, [r7, #30]
        break;
 8005402:	bf00      	nop
    }

    if (pclk != 0U)
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d018      	beq.n	800543c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	085a      	lsrs	r2, r3, #1
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	441a      	add	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	fbb2 f3f3 	udiv	r3, r2, r3
 800541c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	2b0f      	cmp	r3, #15
 8005422:	d909      	bls.n	8005438 <UART_SetConfig+0x4a0>
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800542a:	d205      	bcs.n	8005438 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	b29a      	uxth	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	60da      	str	r2, [r3, #12]
 8005436:	e001      	b.n	800543c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005448:	7fbb      	ldrb	r3, [r7, #30]
}
 800544a:	4618      	mov	r0, r3
 800544c:	3720      	adds	r7, #32
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
 8005452:	bf00      	nop
 8005454:	40007c00 	.word	0x40007c00
 8005458:	40023800 	.word	0x40023800
 800545c:	00f42400 	.word	0x00f42400

08005460 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546c:	f003 0301 	and.w	r3, r3, #1
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00a      	beq.n	800548a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800548e:	f003 0302 	and.w	r3, r3, #2
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00a      	beq.n	80054ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	430a      	orrs	r2, r1
 80054aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b0:	f003 0304 	and.w	r3, r3, #4
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00a      	beq.n	80054ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	430a      	orrs	r2, r1
 80054cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d2:	f003 0308 	and.w	r3, r3, #8
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d00a      	beq.n	80054f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	430a      	orrs	r2, r1
 80054ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f4:	f003 0310 	and.w	r3, r3, #16
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00a      	beq.n	8005512 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	430a      	orrs	r2, r1
 8005510:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005516:	f003 0320 	and.w	r3, r3, #32
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00a      	beq.n	8005534 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	430a      	orrs	r2, r1
 8005532:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800553c:	2b00      	cmp	r3, #0
 800553e:	d01a      	beq.n	8005576 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	430a      	orrs	r2, r1
 8005554:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800555e:	d10a      	bne.n	8005576 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	430a      	orrs	r2, r1
 8005574:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00a      	beq.n	8005598 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	430a      	orrs	r2, r1
 8005596:	605a      	str	r2, [r3, #4]
  }
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b086      	sub	sp, #24
 80055a8:	af02      	add	r7, sp, #8
 80055aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80055b4:	f7fc fb80 	bl	8001cb8 <HAL_GetTick>
 80055b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0308 	and.w	r3, r3, #8
 80055c4:	2b08      	cmp	r3, #8
 80055c6:	d10e      	bne.n	80055e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80055cc:	9300      	str	r3, [sp, #0]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 f831 	bl	800563e <UART_WaitOnFlagUntilTimeout>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d001      	beq.n	80055e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055e2:	2303      	movs	r3, #3
 80055e4:	e027      	b.n	8005636 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f003 0304 	and.w	r3, r3, #4
 80055f0:	2b04      	cmp	r3, #4
 80055f2:	d10e      	bne.n	8005612 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80055f8:	9300      	str	r3, [sp, #0]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 f81b 	bl	800563e <UART_WaitOnFlagUntilTimeout>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d001      	beq.n	8005612 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e011      	b.n	8005636 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2220      	movs	r2, #32
 8005616:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2220      	movs	r2, #32
 800561c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	3710      	adds	r7, #16
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}

0800563e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800563e:	b580      	push	{r7, lr}
 8005640:	b09c      	sub	sp, #112	; 0x70
 8005642:	af00      	add	r7, sp, #0
 8005644:	60f8      	str	r0, [r7, #12]
 8005646:	60b9      	str	r1, [r7, #8]
 8005648:	603b      	str	r3, [r7, #0]
 800564a:	4613      	mov	r3, r2
 800564c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800564e:	e0a7      	b.n	80057a0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005650:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005656:	f000 80a3 	beq.w	80057a0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800565a:	f7fc fb2d 	bl	8001cb8 <HAL_GetTick>
 800565e:	4602      	mov	r2, r0
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005666:	429a      	cmp	r2, r3
 8005668:	d302      	bcc.n	8005670 <UART_WaitOnFlagUntilTimeout+0x32>
 800566a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800566c:	2b00      	cmp	r3, #0
 800566e:	d13f      	bne.n	80056f0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005676:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005678:	e853 3f00 	ldrex	r3, [r3]
 800567c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800567e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005680:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005684:	667b      	str	r3, [r7, #100]	; 0x64
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	461a      	mov	r2, r3
 800568c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800568e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005690:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005692:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005694:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005696:	e841 2300 	strex	r3, r2, [r1]
 800569a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800569c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1e6      	bne.n	8005670 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	3308      	adds	r3, #8
 80056a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80056b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056b4:	f023 0301 	bic.w	r3, r3, #1
 80056b8:	663b      	str	r3, [r7, #96]	; 0x60
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	3308      	adds	r3, #8
 80056c0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80056c2:	64ba      	str	r2, [r7, #72]	; 0x48
 80056c4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80056c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056ca:	e841 2300 	strex	r3, r2, [r1]
 80056ce:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80056d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1e5      	bne.n	80056a2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2220      	movs	r2, #32
 80056da:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2220      	movs	r2, #32
 80056e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80056ec:	2303      	movs	r3, #3
 80056ee:	e068      	b.n	80057c2 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 0304 	and.w	r3, r3, #4
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d050      	beq.n	80057a0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	69db      	ldr	r3, [r3, #28]
 8005704:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005708:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800570c:	d148      	bne.n	80057a0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005716:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005720:	e853 3f00 	ldrex	r3, [r3]
 8005724:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005728:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800572c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	461a      	mov	r2, r3
 8005734:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005736:	637b      	str	r3, [r7, #52]	; 0x34
 8005738:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800573c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800573e:	e841 2300 	strex	r3, r2, [r1]
 8005742:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005746:	2b00      	cmp	r3, #0
 8005748:	d1e6      	bne.n	8005718 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	3308      	adds	r3, #8
 8005750:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	e853 3f00 	ldrex	r3, [r3]
 8005758:	613b      	str	r3, [r7, #16]
   return(result);
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	f023 0301 	bic.w	r3, r3, #1
 8005760:	66bb      	str	r3, [r7, #104]	; 0x68
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	3308      	adds	r3, #8
 8005768:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800576a:	623a      	str	r2, [r7, #32]
 800576c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800576e:	69f9      	ldr	r1, [r7, #28]
 8005770:	6a3a      	ldr	r2, [r7, #32]
 8005772:	e841 2300 	strex	r3, r2, [r1]
 8005776:	61bb      	str	r3, [r7, #24]
   return(result);
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d1e5      	bne.n	800574a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2220      	movs	r2, #32
 8005782:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2220      	movs	r2, #32
 8005788:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2220      	movs	r2, #32
 8005790:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800579c:	2303      	movs	r3, #3
 800579e:	e010      	b.n	80057c2 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	69da      	ldr	r2, [r3, #28]
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	4013      	ands	r3, r2
 80057aa:	68ba      	ldr	r2, [r7, #8]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	bf0c      	ite	eq
 80057b0:	2301      	moveq	r3, #1
 80057b2:	2300      	movne	r3, #0
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	461a      	mov	r2, r3
 80057b8:	79fb      	ldrb	r3, [r7, #7]
 80057ba:	429a      	cmp	r2, r3
 80057bc:	f43f af48 	beq.w	8005650 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3770      	adds	r7, #112	; 0x70
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
	...

080057cc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b097      	sub	sp, #92	; 0x5c
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	60f8      	str	r0, [r7, #12]
 80057d4:	60b9      	str	r1, [r7, #8]
 80057d6:	4613      	mov	r3, r2
 80057d8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	68ba      	ldr	r2, [r7, #8]
 80057de:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	88fa      	ldrh	r2, [r7, #6]
 80057e4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	88fa      	ldrh	r2, [r7, #6]
 80057ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2200      	movs	r2, #0
 80057f4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057fe:	d10e      	bne.n	800581e <UART_Start_Receive_IT+0x52>
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d105      	bne.n	8005814 <UART_Start_Receive_IT+0x48>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800580e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005812:	e02d      	b.n	8005870 <UART_Start_Receive_IT+0xa4>
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	22ff      	movs	r2, #255	; 0xff
 8005818:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800581c:	e028      	b.n	8005870 <UART_Start_Receive_IT+0xa4>
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d10d      	bne.n	8005842 <UART_Start_Receive_IT+0x76>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d104      	bne.n	8005838 <UART_Start_Receive_IT+0x6c>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	22ff      	movs	r2, #255	; 0xff
 8005832:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005836:	e01b      	b.n	8005870 <UART_Start_Receive_IT+0xa4>
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	227f      	movs	r2, #127	; 0x7f
 800583c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005840:	e016      	b.n	8005870 <UART_Start_Receive_IT+0xa4>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800584a:	d10d      	bne.n	8005868 <UART_Start_Receive_IT+0x9c>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	691b      	ldr	r3, [r3, #16]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d104      	bne.n	800585e <UART_Start_Receive_IT+0x92>
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	227f      	movs	r2, #127	; 0x7f
 8005858:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800585c:	e008      	b.n	8005870 <UART_Start_Receive_IT+0xa4>
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	223f      	movs	r2, #63	; 0x3f
 8005862:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005866:	e003      	b.n	8005870 <UART_Start_Receive_IT+0xa4>
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2200      	movs	r2, #0
 800586c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2200      	movs	r2, #0
 8005874:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2222      	movs	r2, #34	; 0x22
 800587c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	3308      	adds	r3, #8
 8005886:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005888:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800588a:	e853 3f00 	ldrex	r3, [r3]
 800588e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005892:	f043 0301 	orr.w	r3, r3, #1
 8005896:	657b      	str	r3, [r7, #84]	; 0x54
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	3308      	adds	r3, #8
 800589e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80058a0:	64ba      	str	r2, [r7, #72]	; 0x48
 80058a2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80058a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80058a8:	e841 2300 	strex	r3, r2, [r1]
 80058ac:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80058ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1e5      	bne.n	8005880 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058bc:	d107      	bne.n	80058ce <UART_Start_Receive_IT+0x102>
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d103      	bne.n	80058ce <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	4a21      	ldr	r2, [pc, #132]	; (8005950 <UART_Start_Receive_IT+0x184>)
 80058ca:	669a      	str	r2, [r3, #104]	; 0x68
 80058cc:	e002      	b.n	80058d4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	4a20      	ldr	r2, [pc, #128]	; (8005954 <UART_Start_Receive_IT+0x188>)
 80058d2:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	691b      	ldr	r3, [r3, #16]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d019      	beq.n	8005910 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058e4:	e853 3f00 	ldrex	r3, [r3]
 80058e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80058ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ec:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80058f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	461a      	mov	r2, r3
 80058f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058fa:	637b      	str	r3, [r7, #52]	; 0x34
 80058fc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005900:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005902:	e841 2300 	strex	r3, r2, [r1]
 8005906:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800590a:	2b00      	cmp	r3, #0
 800590c:	d1e6      	bne.n	80058dc <UART_Start_Receive_IT+0x110>
 800590e:	e018      	b.n	8005942 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	e853 3f00 	ldrex	r3, [r3]
 800591c:	613b      	str	r3, [r7, #16]
   return(result);
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	f043 0320 	orr.w	r3, r3, #32
 8005924:	653b      	str	r3, [r7, #80]	; 0x50
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	461a      	mov	r2, r3
 800592c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800592e:	623b      	str	r3, [r7, #32]
 8005930:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005932:	69f9      	ldr	r1, [r7, #28]
 8005934:	6a3a      	ldr	r2, [r7, #32]
 8005936:	e841 2300 	strex	r3, r2, [r1]
 800593a:	61bb      	str	r3, [r7, #24]
   return(result);
 800593c:	69bb      	ldr	r3, [r7, #24]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1e6      	bne.n	8005910 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	375c      	adds	r7, #92	; 0x5c
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr
 8005950:	08005d7d 	.word	0x08005d7d
 8005954:	08005c17 	.word	0x08005c17

08005958 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005958:	b480      	push	{r7}
 800595a:	b095      	sub	sp, #84	; 0x54
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005968:	e853 3f00 	ldrex	r3, [r3]
 800596c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800596e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005970:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005974:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	461a      	mov	r2, r3
 800597c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800597e:	643b      	str	r3, [r7, #64]	; 0x40
 8005980:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005982:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005984:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005986:	e841 2300 	strex	r3, r2, [r1]
 800598a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800598c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800598e:	2b00      	cmp	r3, #0
 8005990:	d1e6      	bne.n	8005960 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	3308      	adds	r3, #8
 8005998:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599a:	6a3b      	ldr	r3, [r7, #32]
 800599c:	e853 3f00 	ldrex	r3, [r3]
 80059a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	f023 0301 	bic.w	r3, r3, #1
 80059a8:	64bb      	str	r3, [r7, #72]	; 0x48
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	3308      	adds	r3, #8
 80059b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059b4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059ba:	e841 2300 	strex	r3, r2, [r1]
 80059be:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1e5      	bne.n	8005992 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d118      	bne.n	8005a00 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	e853 3f00 	ldrex	r3, [r3]
 80059da:	60bb      	str	r3, [r7, #8]
   return(result);
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	f023 0310 	bic.w	r3, r3, #16
 80059e2:	647b      	str	r3, [r7, #68]	; 0x44
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	461a      	mov	r2, r3
 80059ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059ec:	61bb      	str	r3, [r7, #24]
 80059ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f0:	6979      	ldr	r1, [r7, #20]
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	e841 2300 	strex	r3, r2, [r1]
 80059f8:	613b      	str	r3, [r7, #16]
   return(result);
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1e6      	bne.n	80059ce <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2220      	movs	r2, #32
 8005a04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005a14:	bf00      	nop
 8005a16:	3754      	adds	r7, #84	; 0x54
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a2c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f7ff fa8a 	bl	8004f58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a44:	bf00      	nop
 8005a46:	3710      	adds	r7, #16
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b08f      	sub	sp, #60	; 0x3c
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a58:	2b21      	cmp	r3, #33	; 0x21
 8005a5a:	d14c      	bne.n	8005af6 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d132      	bne.n	8005ace <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6e:	6a3b      	ldr	r3, [r7, #32]
 8005a70:	e853 3f00 	ldrex	r3, [r3]
 8005a74:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a7c:	637b      	str	r3, [r7, #52]	; 0x34
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	461a      	mov	r2, r3
 8005a84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a88:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a8e:	e841 2300 	strex	r3, r2, [r1]
 8005a92:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1e6      	bne.n	8005a68 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	e853 3f00 	ldrex	r3, [r3]
 8005aa6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005aae:	633b      	str	r3, [r7, #48]	; 0x30
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ab8:	61bb      	str	r3, [r7, #24]
 8005aba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005abc:	6979      	ldr	r1, [r7, #20]
 8005abe:	69ba      	ldr	r2, [r7, #24]
 8005ac0:	e841 2300 	strex	r3, r2, [r1]
 8005ac4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d1e6      	bne.n	8005a9a <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005acc:	e013      	b.n	8005af6 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ad2:	781a      	ldrb	r2, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ade:	1c5a      	adds	r2, r3, #1
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	3b01      	subs	r3, #1
 8005aee:	b29a      	uxth	r2, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005af6:	bf00      	nop
 8005af8:	373c      	adds	r7, #60	; 0x3c
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr

08005b02 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005b02:	b480      	push	{r7}
 8005b04:	b091      	sub	sp, #68	; 0x44
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b0e:	2b21      	cmp	r3, #33	; 0x21
 8005b10:	d151      	bne.n	8005bb6 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d132      	bne.n	8005b84 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b26:	e853 3f00 	ldrex	r3, [r3]
 8005b2a:	623b      	str	r3, [r7, #32]
   return(result);
 8005b2c:	6a3b      	ldr	r3, [r7, #32]
 8005b2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b32:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	461a      	mov	r2, r3
 8005b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b3c:	633b      	str	r3, [r7, #48]	; 0x30
 8005b3e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b40:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b44:	e841 2300 	strex	r3, r2, [r1]
 8005b48:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d1e6      	bne.n	8005b1e <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	e853 3f00 	ldrex	r3, [r3]
 8005b5c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b64:	637b      	str	r3, [r7, #52]	; 0x34
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b6e:	61fb      	str	r3, [r7, #28]
 8005b70:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b72:	69b9      	ldr	r1, [r7, #24]
 8005b74:	69fa      	ldr	r2, [r7, #28]
 8005b76:	e841 2300 	strex	r3, r2, [r1]
 8005b7a:	617b      	str	r3, [r7, #20]
   return(result);
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d1e6      	bne.n	8005b50 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005b82:	e018      	b.n	8005bb6 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b88:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005b8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b8c:	881b      	ldrh	r3, [r3, #0]
 8005b8e:	461a      	mov	r2, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b98:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b9e:	1c9a      	adds	r2, r3, #2
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	3b01      	subs	r3, #1
 8005bae:	b29a      	uxth	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005bb6:	bf00      	nop
 8005bb8:	3744      	adds	r7, #68	; 0x44
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr

08005bc2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005bc2:	b580      	push	{r7, lr}
 8005bc4:	b088      	sub	sp, #32
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	e853 3f00 	ldrex	r3, [r3]
 8005bd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bde:	61fb      	str	r3, [r7, #28]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	461a      	mov	r2, r3
 8005be6:	69fb      	ldr	r3, [r7, #28]
 8005be8:	61bb      	str	r3, [r7, #24]
 8005bea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bec:	6979      	ldr	r1, [r7, #20]
 8005bee:	69ba      	ldr	r2, [r7, #24]
 8005bf0:	e841 2300 	strex	r3, r2, [r1]
 8005bf4:	613b      	str	r3, [r7, #16]
   return(result);
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d1e6      	bne.n	8005bca <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2220      	movs	r2, #32
 8005c00:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f7fb fd93 	bl	8001734 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c0e:	bf00      	nop
 8005c10:	3720      	adds	r7, #32
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}

08005c16 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005c16:	b580      	push	{r7, lr}
 8005c18:	b096      	sub	sp, #88	; 0x58
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005c24:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c2e:	2b22      	cmp	r3, #34	; 0x22
 8005c30:	f040 8098 	bne.w	8005d64 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c3a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005c3e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005c42:	b2d9      	uxtb	r1, r3
 8005c44:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005c48:	b2da      	uxtb	r2, r3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c4e:	400a      	ands	r2, r1
 8005c50:	b2d2      	uxtb	r2, r2
 8005c52:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c58:	1c5a      	adds	r2, r3, #1
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c64:	b29b      	uxth	r3, r3
 8005c66:	3b01      	subs	r3, #1
 8005c68:	b29a      	uxth	r2, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d17b      	bne.n	8005d74 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c84:	e853 3f00 	ldrex	r3, [r3]
 8005c88:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005c8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c8c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c90:	653b      	str	r3, [r7, #80]	; 0x50
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	461a      	mov	r2, r3
 8005c98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c9a:	647b      	str	r3, [r7, #68]	; 0x44
 8005c9c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005ca0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ca2:	e841 2300 	strex	r3, r2, [r1]
 8005ca6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ca8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1e6      	bne.n	8005c7c <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	3308      	adds	r3, #8
 8005cb4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb8:	e853 3f00 	ldrex	r3, [r3]
 8005cbc:	623b      	str	r3, [r7, #32]
   return(result);
 8005cbe:	6a3b      	ldr	r3, [r7, #32]
 8005cc0:	f023 0301 	bic.w	r3, r3, #1
 8005cc4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	3308      	adds	r3, #8
 8005ccc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005cce:	633a      	str	r2, [r7, #48]	; 0x30
 8005cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005cd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cd6:	e841 2300 	strex	r3, r2, [r1]
 8005cda:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d1e5      	bne.n	8005cae <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2220      	movs	r2, #32
 8005ce6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d12e      	bne.n	8005d5c <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	e853 3f00 	ldrex	r3, [r3]
 8005d10:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f023 0310 	bic.w	r3, r3, #16
 8005d18:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	461a      	mov	r2, r3
 8005d20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d22:	61fb      	str	r3, [r7, #28]
 8005d24:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d26:	69b9      	ldr	r1, [r7, #24]
 8005d28:	69fa      	ldr	r2, [r7, #28]
 8005d2a:	e841 2300 	strex	r3, r2, [r1]
 8005d2e:	617b      	str	r3, [r7, #20]
   return(result);
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d1e6      	bne.n	8005d04 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	69db      	ldr	r3, [r3, #28]
 8005d3c:	f003 0310 	and.w	r3, r3, #16
 8005d40:	2b10      	cmp	r3, #16
 8005d42:	d103      	bne.n	8005d4c <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2210      	movs	r2, #16
 8005d4a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005d52:	4619      	mov	r1, r3
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f7ff f909 	bl	8004f6c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005d5a:	e00b      	b.n	8005d74 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f7fb fcbd 	bl	80016dc <HAL_UART_RxCpltCallback>
}
 8005d62:	e007      	b.n	8005d74 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	699a      	ldr	r2, [r3, #24]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f042 0208 	orr.w	r2, r2, #8
 8005d72:	619a      	str	r2, [r3, #24]
}
 8005d74:	bf00      	nop
 8005d76:	3758      	adds	r7, #88	; 0x58
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b096      	sub	sp, #88	; 0x58
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005d8a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d94:	2b22      	cmp	r3, #34	; 0x22
 8005d96:	f040 8098 	bne.w	8005eca <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da0:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da8:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8005daa:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8005dae:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005db2:	4013      	ands	r3, r2
 8005db4:	b29a      	uxth	r2, r3
 8005db6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005db8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dbe:	1c9a      	adds	r2, r3, #2
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d17b      	bne.n	8005eda <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dea:	e853 3f00 	ldrex	r3, [r3]
 8005dee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005df6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e00:	643b      	str	r3, [r7, #64]	; 0x40
 8005e02:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e04:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005e06:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005e08:	e841 2300 	strex	r3, r2, [r1]
 8005e0c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d1e6      	bne.n	8005de2 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	3308      	adds	r3, #8
 8005e1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e1c:	6a3b      	ldr	r3, [r7, #32]
 8005e1e:	e853 3f00 	ldrex	r3, [r3]
 8005e22:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e24:	69fb      	ldr	r3, [r7, #28]
 8005e26:	f023 0301 	bic.w	r3, r3, #1
 8005e2a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	3308      	adds	r3, #8
 8005e32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e34:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e3c:	e841 2300 	strex	r3, r2, [r1]
 8005e40:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d1e5      	bne.n	8005e14 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2220      	movs	r2, #32
 8005e4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d12e      	bne.n	8005ec2 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	e853 3f00 	ldrex	r3, [r3]
 8005e76:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	f023 0310 	bic.w	r3, r3, #16
 8005e7e:	647b      	str	r3, [r7, #68]	; 0x44
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	461a      	mov	r2, r3
 8005e86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e88:	61bb      	str	r3, [r7, #24]
 8005e8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e8c:	6979      	ldr	r1, [r7, #20]
 8005e8e:	69ba      	ldr	r2, [r7, #24]
 8005e90:	e841 2300 	strex	r3, r2, [r1]
 8005e94:	613b      	str	r3, [r7, #16]
   return(result);
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1e6      	bne.n	8005e6a <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	69db      	ldr	r3, [r3, #28]
 8005ea2:	f003 0310 	and.w	r3, r3, #16
 8005ea6:	2b10      	cmp	r3, #16
 8005ea8:	d103      	bne.n	8005eb2 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2210      	movs	r2, #16
 8005eb0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005eb8:	4619      	mov	r1, r3
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f7ff f856 	bl	8004f6c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ec0:	e00b      	b.n	8005eda <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f7fb fc0a 	bl	80016dc <HAL_UART_RxCpltCallback>
}
 8005ec8:	e007      	b.n	8005eda <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	699a      	ldr	r2, [r3, #24]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f042 0208 	orr.w	r2, r2, #8
 8005ed8:	619a      	str	r2, [r3, #24]
}
 8005eda:	bf00      	nop
 8005edc:	3758      	adds	r7, #88	; 0x58
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}

08005ee2 <atoi>:
 8005ee2:	220a      	movs	r2, #10
 8005ee4:	2100      	movs	r1, #0
 8005ee6:	f000 b8d7 	b.w	8006098 <strtol>
	...

08005eec <__errno>:
 8005eec:	4b01      	ldr	r3, [pc, #4]	; (8005ef4 <__errno+0x8>)
 8005eee:	6818      	ldr	r0, [r3, #0]
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop
 8005ef4:	2000000c 	.word	0x2000000c

08005ef8 <__libc_init_array>:
 8005ef8:	b570      	push	{r4, r5, r6, lr}
 8005efa:	4d0d      	ldr	r5, [pc, #52]	; (8005f30 <__libc_init_array+0x38>)
 8005efc:	4c0d      	ldr	r4, [pc, #52]	; (8005f34 <__libc_init_array+0x3c>)
 8005efe:	1b64      	subs	r4, r4, r5
 8005f00:	10a4      	asrs	r4, r4, #2
 8005f02:	2600      	movs	r6, #0
 8005f04:	42a6      	cmp	r6, r4
 8005f06:	d109      	bne.n	8005f1c <__libc_init_array+0x24>
 8005f08:	4d0b      	ldr	r5, [pc, #44]	; (8005f38 <__libc_init_array+0x40>)
 8005f0a:	4c0c      	ldr	r4, [pc, #48]	; (8005f3c <__libc_init_array+0x44>)
 8005f0c:	f000 fdb4 	bl	8006a78 <_init>
 8005f10:	1b64      	subs	r4, r4, r5
 8005f12:	10a4      	asrs	r4, r4, #2
 8005f14:	2600      	movs	r6, #0
 8005f16:	42a6      	cmp	r6, r4
 8005f18:	d105      	bne.n	8005f26 <__libc_init_array+0x2e>
 8005f1a:	bd70      	pop	{r4, r5, r6, pc}
 8005f1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f20:	4798      	blx	r3
 8005f22:	3601      	adds	r6, #1
 8005f24:	e7ee      	b.n	8005f04 <__libc_init_array+0xc>
 8005f26:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f2a:	4798      	blx	r3
 8005f2c:	3601      	adds	r6, #1
 8005f2e:	e7f2      	b.n	8005f16 <__libc_init_array+0x1e>
 8005f30:	08006c80 	.word	0x08006c80
 8005f34:	08006c80 	.word	0x08006c80
 8005f38:	08006c80 	.word	0x08006c80
 8005f3c:	08006c84 	.word	0x08006c84

08005f40 <memset>:
 8005f40:	4402      	add	r2, r0
 8005f42:	4603      	mov	r3, r0
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d100      	bne.n	8005f4a <memset+0xa>
 8005f48:	4770      	bx	lr
 8005f4a:	f803 1b01 	strb.w	r1, [r3], #1
 8005f4e:	e7f9      	b.n	8005f44 <memset+0x4>

08005f50 <strchr>:
 8005f50:	b2c9      	uxtb	r1, r1
 8005f52:	4603      	mov	r3, r0
 8005f54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f58:	b11a      	cbz	r2, 8005f62 <strchr+0x12>
 8005f5a:	428a      	cmp	r2, r1
 8005f5c:	d1f9      	bne.n	8005f52 <strchr+0x2>
 8005f5e:	4618      	mov	r0, r3
 8005f60:	4770      	bx	lr
 8005f62:	2900      	cmp	r1, #0
 8005f64:	bf18      	it	ne
 8005f66:	2300      	movne	r3, #0
 8005f68:	e7f9      	b.n	8005f5e <strchr+0xe>

08005f6a <strncmp>:
 8005f6a:	b510      	push	{r4, lr}
 8005f6c:	b17a      	cbz	r2, 8005f8e <strncmp+0x24>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	3901      	subs	r1, #1
 8005f72:	1884      	adds	r4, r0, r2
 8005f74:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005f78:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005f7c:	4290      	cmp	r0, r2
 8005f7e:	d101      	bne.n	8005f84 <strncmp+0x1a>
 8005f80:	42a3      	cmp	r3, r4
 8005f82:	d101      	bne.n	8005f88 <strncmp+0x1e>
 8005f84:	1a80      	subs	r0, r0, r2
 8005f86:	bd10      	pop	{r4, pc}
 8005f88:	2800      	cmp	r0, #0
 8005f8a:	d1f3      	bne.n	8005f74 <strncmp+0xa>
 8005f8c:	e7fa      	b.n	8005f84 <strncmp+0x1a>
 8005f8e:	4610      	mov	r0, r2
 8005f90:	e7f9      	b.n	8005f86 <strncmp+0x1c>
	...

08005f94 <_strtol_l.constprop.0>:
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f9a:	d001      	beq.n	8005fa0 <_strtol_l.constprop.0+0xc>
 8005f9c:	2b24      	cmp	r3, #36	; 0x24
 8005f9e:	d906      	bls.n	8005fae <_strtol_l.constprop.0+0x1a>
 8005fa0:	f7ff ffa4 	bl	8005eec <__errno>
 8005fa4:	2316      	movs	r3, #22
 8005fa6:	6003      	str	r3, [r0, #0]
 8005fa8:	2000      	movs	r0, #0
 8005faa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fae:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006094 <_strtol_l.constprop.0+0x100>
 8005fb2:	460d      	mov	r5, r1
 8005fb4:	462e      	mov	r6, r5
 8005fb6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005fba:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005fbe:	f017 0708 	ands.w	r7, r7, #8
 8005fc2:	d1f7      	bne.n	8005fb4 <_strtol_l.constprop.0+0x20>
 8005fc4:	2c2d      	cmp	r4, #45	; 0x2d
 8005fc6:	d132      	bne.n	800602e <_strtol_l.constprop.0+0x9a>
 8005fc8:	782c      	ldrb	r4, [r5, #0]
 8005fca:	2701      	movs	r7, #1
 8005fcc:	1cb5      	adds	r5, r6, #2
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d05b      	beq.n	800608a <_strtol_l.constprop.0+0xf6>
 8005fd2:	2b10      	cmp	r3, #16
 8005fd4:	d109      	bne.n	8005fea <_strtol_l.constprop.0+0x56>
 8005fd6:	2c30      	cmp	r4, #48	; 0x30
 8005fd8:	d107      	bne.n	8005fea <_strtol_l.constprop.0+0x56>
 8005fda:	782c      	ldrb	r4, [r5, #0]
 8005fdc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005fe0:	2c58      	cmp	r4, #88	; 0x58
 8005fe2:	d14d      	bne.n	8006080 <_strtol_l.constprop.0+0xec>
 8005fe4:	786c      	ldrb	r4, [r5, #1]
 8005fe6:	2310      	movs	r3, #16
 8005fe8:	3502      	adds	r5, #2
 8005fea:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005fee:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ff2:	f04f 0c00 	mov.w	ip, #0
 8005ff6:	fbb8 f9f3 	udiv	r9, r8, r3
 8005ffa:	4666      	mov	r6, ip
 8005ffc:	fb03 8a19 	mls	sl, r3, r9, r8
 8006000:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006004:	f1be 0f09 	cmp.w	lr, #9
 8006008:	d816      	bhi.n	8006038 <_strtol_l.constprop.0+0xa4>
 800600a:	4674      	mov	r4, lr
 800600c:	42a3      	cmp	r3, r4
 800600e:	dd24      	ble.n	800605a <_strtol_l.constprop.0+0xc6>
 8006010:	f1bc 0f00 	cmp.w	ip, #0
 8006014:	db1e      	blt.n	8006054 <_strtol_l.constprop.0+0xc0>
 8006016:	45b1      	cmp	r9, r6
 8006018:	d31c      	bcc.n	8006054 <_strtol_l.constprop.0+0xc0>
 800601a:	d101      	bne.n	8006020 <_strtol_l.constprop.0+0x8c>
 800601c:	45a2      	cmp	sl, r4
 800601e:	db19      	blt.n	8006054 <_strtol_l.constprop.0+0xc0>
 8006020:	fb06 4603 	mla	r6, r6, r3, r4
 8006024:	f04f 0c01 	mov.w	ip, #1
 8006028:	f815 4b01 	ldrb.w	r4, [r5], #1
 800602c:	e7e8      	b.n	8006000 <_strtol_l.constprop.0+0x6c>
 800602e:	2c2b      	cmp	r4, #43	; 0x2b
 8006030:	bf04      	itt	eq
 8006032:	782c      	ldrbeq	r4, [r5, #0]
 8006034:	1cb5      	addeq	r5, r6, #2
 8006036:	e7ca      	b.n	8005fce <_strtol_l.constprop.0+0x3a>
 8006038:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800603c:	f1be 0f19 	cmp.w	lr, #25
 8006040:	d801      	bhi.n	8006046 <_strtol_l.constprop.0+0xb2>
 8006042:	3c37      	subs	r4, #55	; 0x37
 8006044:	e7e2      	b.n	800600c <_strtol_l.constprop.0+0x78>
 8006046:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800604a:	f1be 0f19 	cmp.w	lr, #25
 800604e:	d804      	bhi.n	800605a <_strtol_l.constprop.0+0xc6>
 8006050:	3c57      	subs	r4, #87	; 0x57
 8006052:	e7db      	b.n	800600c <_strtol_l.constprop.0+0x78>
 8006054:	f04f 3cff 	mov.w	ip, #4294967295
 8006058:	e7e6      	b.n	8006028 <_strtol_l.constprop.0+0x94>
 800605a:	f1bc 0f00 	cmp.w	ip, #0
 800605e:	da05      	bge.n	800606c <_strtol_l.constprop.0+0xd8>
 8006060:	2322      	movs	r3, #34	; 0x22
 8006062:	6003      	str	r3, [r0, #0]
 8006064:	4646      	mov	r6, r8
 8006066:	b942      	cbnz	r2, 800607a <_strtol_l.constprop.0+0xe6>
 8006068:	4630      	mov	r0, r6
 800606a:	e79e      	b.n	8005faa <_strtol_l.constprop.0+0x16>
 800606c:	b107      	cbz	r7, 8006070 <_strtol_l.constprop.0+0xdc>
 800606e:	4276      	negs	r6, r6
 8006070:	2a00      	cmp	r2, #0
 8006072:	d0f9      	beq.n	8006068 <_strtol_l.constprop.0+0xd4>
 8006074:	f1bc 0f00 	cmp.w	ip, #0
 8006078:	d000      	beq.n	800607c <_strtol_l.constprop.0+0xe8>
 800607a:	1e69      	subs	r1, r5, #1
 800607c:	6011      	str	r1, [r2, #0]
 800607e:	e7f3      	b.n	8006068 <_strtol_l.constprop.0+0xd4>
 8006080:	2430      	movs	r4, #48	; 0x30
 8006082:	2b00      	cmp	r3, #0
 8006084:	d1b1      	bne.n	8005fea <_strtol_l.constprop.0+0x56>
 8006086:	2308      	movs	r3, #8
 8006088:	e7af      	b.n	8005fea <_strtol_l.constprop.0+0x56>
 800608a:	2c30      	cmp	r4, #48	; 0x30
 800608c:	d0a5      	beq.n	8005fda <_strtol_l.constprop.0+0x46>
 800608e:	230a      	movs	r3, #10
 8006090:	e7ab      	b.n	8005fea <_strtol_l.constprop.0+0x56>
 8006092:	bf00      	nop
 8006094:	08006b45 	.word	0x08006b45

08006098 <strtol>:
 8006098:	4613      	mov	r3, r2
 800609a:	460a      	mov	r2, r1
 800609c:	4601      	mov	r1, r0
 800609e:	4802      	ldr	r0, [pc, #8]	; (80060a8 <strtol+0x10>)
 80060a0:	6800      	ldr	r0, [r0, #0]
 80060a2:	f7ff bf77 	b.w	8005f94 <_strtol_l.constprop.0>
 80060a6:	bf00      	nop
 80060a8:	2000000c 	.word	0x2000000c

080060ac <_vsiprintf_r>:
 80060ac:	b500      	push	{lr}
 80060ae:	b09b      	sub	sp, #108	; 0x6c
 80060b0:	9100      	str	r1, [sp, #0]
 80060b2:	9104      	str	r1, [sp, #16]
 80060b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80060b8:	9105      	str	r1, [sp, #20]
 80060ba:	9102      	str	r1, [sp, #8]
 80060bc:	4905      	ldr	r1, [pc, #20]	; (80060d4 <_vsiprintf_r+0x28>)
 80060be:	9103      	str	r1, [sp, #12]
 80060c0:	4669      	mov	r1, sp
 80060c2:	f000 f86f 	bl	80061a4 <_svfiprintf_r>
 80060c6:	9b00      	ldr	r3, [sp, #0]
 80060c8:	2200      	movs	r2, #0
 80060ca:	701a      	strb	r2, [r3, #0]
 80060cc:	b01b      	add	sp, #108	; 0x6c
 80060ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80060d2:	bf00      	nop
 80060d4:	ffff0208 	.word	0xffff0208

080060d8 <vsiprintf>:
 80060d8:	4613      	mov	r3, r2
 80060da:	460a      	mov	r2, r1
 80060dc:	4601      	mov	r1, r0
 80060de:	4802      	ldr	r0, [pc, #8]	; (80060e8 <vsiprintf+0x10>)
 80060e0:	6800      	ldr	r0, [r0, #0]
 80060e2:	f7ff bfe3 	b.w	80060ac <_vsiprintf_r>
 80060e6:	bf00      	nop
 80060e8:	2000000c 	.word	0x2000000c

080060ec <__ssputs_r>:
 80060ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060f0:	688e      	ldr	r6, [r1, #8]
 80060f2:	429e      	cmp	r6, r3
 80060f4:	4682      	mov	sl, r0
 80060f6:	460c      	mov	r4, r1
 80060f8:	4690      	mov	r8, r2
 80060fa:	461f      	mov	r7, r3
 80060fc:	d838      	bhi.n	8006170 <__ssputs_r+0x84>
 80060fe:	898a      	ldrh	r2, [r1, #12]
 8006100:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006104:	d032      	beq.n	800616c <__ssputs_r+0x80>
 8006106:	6825      	ldr	r5, [r4, #0]
 8006108:	6909      	ldr	r1, [r1, #16]
 800610a:	eba5 0901 	sub.w	r9, r5, r1
 800610e:	6965      	ldr	r5, [r4, #20]
 8006110:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006114:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006118:	3301      	adds	r3, #1
 800611a:	444b      	add	r3, r9
 800611c:	106d      	asrs	r5, r5, #1
 800611e:	429d      	cmp	r5, r3
 8006120:	bf38      	it	cc
 8006122:	461d      	movcc	r5, r3
 8006124:	0553      	lsls	r3, r2, #21
 8006126:	d531      	bpl.n	800618c <__ssputs_r+0xa0>
 8006128:	4629      	mov	r1, r5
 800612a:	f000 fb63 	bl	80067f4 <_malloc_r>
 800612e:	4606      	mov	r6, r0
 8006130:	b950      	cbnz	r0, 8006148 <__ssputs_r+0x5c>
 8006132:	230c      	movs	r3, #12
 8006134:	f8ca 3000 	str.w	r3, [sl]
 8006138:	89a3      	ldrh	r3, [r4, #12]
 800613a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800613e:	81a3      	strh	r3, [r4, #12]
 8006140:	f04f 30ff 	mov.w	r0, #4294967295
 8006144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006148:	6921      	ldr	r1, [r4, #16]
 800614a:	464a      	mov	r2, r9
 800614c:	f000 fabe 	bl	80066cc <memcpy>
 8006150:	89a3      	ldrh	r3, [r4, #12]
 8006152:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006156:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800615a:	81a3      	strh	r3, [r4, #12]
 800615c:	6126      	str	r6, [r4, #16]
 800615e:	6165      	str	r5, [r4, #20]
 8006160:	444e      	add	r6, r9
 8006162:	eba5 0509 	sub.w	r5, r5, r9
 8006166:	6026      	str	r6, [r4, #0]
 8006168:	60a5      	str	r5, [r4, #8]
 800616a:	463e      	mov	r6, r7
 800616c:	42be      	cmp	r6, r7
 800616e:	d900      	bls.n	8006172 <__ssputs_r+0x86>
 8006170:	463e      	mov	r6, r7
 8006172:	6820      	ldr	r0, [r4, #0]
 8006174:	4632      	mov	r2, r6
 8006176:	4641      	mov	r1, r8
 8006178:	f000 fab6 	bl	80066e8 <memmove>
 800617c:	68a3      	ldr	r3, [r4, #8]
 800617e:	1b9b      	subs	r3, r3, r6
 8006180:	60a3      	str	r3, [r4, #8]
 8006182:	6823      	ldr	r3, [r4, #0]
 8006184:	4433      	add	r3, r6
 8006186:	6023      	str	r3, [r4, #0]
 8006188:	2000      	movs	r0, #0
 800618a:	e7db      	b.n	8006144 <__ssputs_r+0x58>
 800618c:	462a      	mov	r2, r5
 800618e:	f000 fba5 	bl	80068dc <_realloc_r>
 8006192:	4606      	mov	r6, r0
 8006194:	2800      	cmp	r0, #0
 8006196:	d1e1      	bne.n	800615c <__ssputs_r+0x70>
 8006198:	6921      	ldr	r1, [r4, #16]
 800619a:	4650      	mov	r0, sl
 800619c:	f000 fabe 	bl	800671c <_free_r>
 80061a0:	e7c7      	b.n	8006132 <__ssputs_r+0x46>
	...

080061a4 <_svfiprintf_r>:
 80061a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061a8:	4698      	mov	r8, r3
 80061aa:	898b      	ldrh	r3, [r1, #12]
 80061ac:	061b      	lsls	r3, r3, #24
 80061ae:	b09d      	sub	sp, #116	; 0x74
 80061b0:	4607      	mov	r7, r0
 80061b2:	460d      	mov	r5, r1
 80061b4:	4614      	mov	r4, r2
 80061b6:	d50e      	bpl.n	80061d6 <_svfiprintf_r+0x32>
 80061b8:	690b      	ldr	r3, [r1, #16]
 80061ba:	b963      	cbnz	r3, 80061d6 <_svfiprintf_r+0x32>
 80061bc:	2140      	movs	r1, #64	; 0x40
 80061be:	f000 fb19 	bl	80067f4 <_malloc_r>
 80061c2:	6028      	str	r0, [r5, #0]
 80061c4:	6128      	str	r0, [r5, #16]
 80061c6:	b920      	cbnz	r0, 80061d2 <_svfiprintf_r+0x2e>
 80061c8:	230c      	movs	r3, #12
 80061ca:	603b      	str	r3, [r7, #0]
 80061cc:	f04f 30ff 	mov.w	r0, #4294967295
 80061d0:	e0d1      	b.n	8006376 <_svfiprintf_r+0x1d2>
 80061d2:	2340      	movs	r3, #64	; 0x40
 80061d4:	616b      	str	r3, [r5, #20]
 80061d6:	2300      	movs	r3, #0
 80061d8:	9309      	str	r3, [sp, #36]	; 0x24
 80061da:	2320      	movs	r3, #32
 80061dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80061e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80061e4:	2330      	movs	r3, #48	; 0x30
 80061e6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006390 <_svfiprintf_r+0x1ec>
 80061ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80061ee:	f04f 0901 	mov.w	r9, #1
 80061f2:	4623      	mov	r3, r4
 80061f4:	469a      	mov	sl, r3
 80061f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061fa:	b10a      	cbz	r2, 8006200 <_svfiprintf_r+0x5c>
 80061fc:	2a25      	cmp	r2, #37	; 0x25
 80061fe:	d1f9      	bne.n	80061f4 <_svfiprintf_r+0x50>
 8006200:	ebba 0b04 	subs.w	fp, sl, r4
 8006204:	d00b      	beq.n	800621e <_svfiprintf_r+0x7a>
 8006206:	465b      	mov	r3, fp
 8006208:	4622      	mov	r2, r4
 800620a:	4629      	mov	r1, r5
 800620c:	4638      	mov	r0, r7
 800620e:	f7ff ff6d 	bl	80060ec <__ssputs_r>
 8006212:	3001      	adds	r0, #1
 8006214:	f000 80aa 	beq.w	800636c <_svfiprintf_r+0x1c8>
 8006218:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800621a:	445a      	add	r2, fp
 800621c:	9209      	str	r2, [sp, #36]	; 0x24
 800621e:	f89a 3000 	ldrb.w	r3, [sl]
 8006222:	2b00      	cmp	r3, #0
 8006224:	f000 80a2 	beq.w	800636c <_svfiprintf_r+0x1c8>
 8006228:	2300      	movs	r3, #0
 800622a:	f04f 32ff 	mov.w	r2, #4294967295
 800622e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006232:	f10a 0a01 	add.w	sl, sl, #1
 8006236:	9304      	str	r3, [sp, #16]
 8006238:	9307      	str	r3, [sp, #28]
 800623a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800623e:	931a      	str	r3, [sp, #104]	; 0x68
 8006240:	4654      	mov	r4, sl
 8006242:	2205      	movs	r2, #5
 8006244:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006248:	4851      	ldr	r0, [pc, #324]	; (8006390 <_svfiprintf_r+0x1ec>)
 800624a:	f7fa f801 	bl	8000250 <memchr>
 800624e:	9a04      	ldr	r2, [sp, #16]
 8006250:	b9d8      	cbnz	r0, 800628a <_svfiprintf_r+0xe6>
 8006252:	06d0      	lsls	r0, r2, #27
 8006254:	bf44      	itt	mi
 8006256:	2320      	movmi	r3, #32
 8006258:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800625c:	0711      	lsls	r1, r2, #28
 800625e:	bf44      	itt	mi
 8006260:	232b      	movmi	r3, #43	; 0x2b
 8006262:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006266:	f89a 3000 	ldrb.w	r3, [sl]
 800626a:	2b2a      	cmp	r3, #42	; 0x2a
 800626c:	d015      	beq.n	800629a <_svfiprintf_r+0xf6>
 800626e:	9a07      	ldr	r2, [sp, #28]
 8006270:	4654      	mov	r4, sl
 8006272:	2000      	movs	r0, #0
 8006274:	f04f 0c0a 	mov.w	ip, #10
 8006278:	4621      	mov	r1, r4
 800627a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800627e:	3b30      	subs	r3, #48	; 0x30
 8006280:	2b09      	cmp	r3, #9
 8006282:	d94e      	bls.n	8006322 <_svfiprintf_r+0x17e>
 8006284:	b1b0      	cbz	r0, 80062b4 <_svfiprintf_r+0x110>
 8006286:	9207      	str	r2, [sp, #28]
 8006288:	e014      	b.n	80062b4 <_svfiprintf_r+0x110>
 800628a:	eba0 0308 	sub.w	r3, r0, r8
 800628e:	fa09 f303 	lsl.w	r3, r9, r3
 8006292:	4313      	orrs	r3, r2
 8006294:	9304      	str	r3, [sp, #16]
 8006296:	46a2      	mov	sl, r4
 8006298:	e7d2      	b.n	8006240 <_svfiprintf_r+0x9c>
 800629a:	9b03      	ldr	r3, [sp, #12]
 800629c:	1d19      	adds	r1, r3, #4
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	9103      	str	r1, [sp, #12]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	bfbb      	ittet	lt
 80062a6:	425b      	neglt	r3, r3
 80062a8:	f042 0202 	orrlt.w	r2, r2, #2
 80062ac:	9307      	strge	r3, [sp, #28]
 80062ae:	9307      	strlt	r3, [sp, #28]
 80062b0:	bfb8      	it	lt
 80062b2:	9204      	strlt	r2, [sp, #16]
 80062b4:	7823      	ldrb	r3, [r4, #0]
 80062b6:	2b2e      	cmp	r3, #46	; 0x2e
 80062b8:	d10c      	bne.n	80062d4 <_svfiprintf_r+0x130>
 80062ba:	7863      	ldrb	r3, [r4, #1]
 80062bc:	2b2a      	cmp	r3, #42	; 0x2a
 80062be:	d135      	bne.n	800632c <_svfiprintf_r+0x188>
 80062c0:	9b03      	ldr	r3, [sp, #12]
 80062c2:	1d1a      	adds	r2, r3, #4
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	9203      	str	r2, [sp, #12]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	bfb8      	it	lt
 80062cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80062d0:	3402      	adds	r4, #2
 80062d2:	9305      	str	r3, [sp, #20]
 80062d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80063a0 <_svfiprintf_r+0x1fc>
 80062d8:	7821      	ldrb	r1, [r4, #0]
 80062da:	2203      	movs	r2, #3
 80062dc:	4650      	mov	r0, sl
 80062de:	f7f9 ffb7 	bl	8000250 <memchr>
 80062e2:	b140      	cbz	r0, 80062f6 <_svfiprintf_r+0x152>
 80062e4:	2340      	movs	r3, #64	; 0x40
 80062e6:	eba0 000a 	sub.w	r0, r0, sl
 80062ea:	fa03 f000 	lsl.w	r0, r3, r0
 80062ee:	9b04      	ldr	r3, [sp, #16]
 80062f0:	4303      	orrs	r3, r0
 80062f2:	3401      	adds	r4, #1
 80062f4:	9304      	str	r3, [sp, #16]
 80062f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062fa:	4826      	ldr	r0, [pc, #152]	; (8006394 <_svfiprintf_r+0x1f0>)
 80062fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006300:	2206      	movs	r2, #6
 8006302:	f7f9 ffa5 	bl	8000250 <memchr>
 8006306:	2800      	cmp	r0, #0
 8006308:	d038      	beq.n	800637c <_svfiprintf_r+0x1d8>
 800630a:	4b23      	ldr	r3, [pc, #140]	; (8006398 <_svfiprintf_r+0x1f4>)
 800630c:	bb1b      	cbnz	r3, 8006356 <_svfiprintf_r+0x1b2>
 800630e:	9b03      	ldr	r3, [sp, #12]
 8006310:	3307      	adds	r3, #7
 8006312:	f023 0307 	bic.w	r3, r3, #7
 8006316:	3308      	adds	r3, #8
 8006318:	9303      	str	r3, [sp, #12]
 800631a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800631c:	4433      	add	r3, r6
 800631e:	9309      	str	r3, [sp, #36]	; 0x24
 8006320:	e767      	b.n	80061f2 <_svfiprintf_r+0x4e>
 8006322:	fb0c 3202 	mla	r2, ip, r2, r3
 8006326:	460c      	mov	r4, r1
 8006328:	2001      	movs	r0, #1
 800632a:	e7a5      	b.n	8006278 <_svfiprintf_r+0xd4>
 800632c:	2300      	movs	r3, #0
 800632e:	3401      	adds	r4, #1
 8006330:	9305      	str	r3, [sp, #20]
 8006332:	4619      	mov	r1, r3
 8006334:	f04f 0c0a 	mov.w	ip, #10
 8006338:	4620      	mov	r0, r4
 800633a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800633e:	3a30      	subs	r2, #48	; 0x30
 8006340:	2a09      	cmp	r2, #9
 8006342:	d903      	bls.n	800634c <_svfiprintf_r+0x1a8>
 8006344:	2b00      	cmp	r3, #0
 8006346:	d0c5      	beq.n	80062d4 <_svfiprintf_r+0x130>
 8006348:	9105      	str	r1, [sp, #20]
 800634a:	e7c3      	b.n	80062d4 <_svfiprintf_r+0x130>
 800634c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006350:	4604      	mov	r4, r0
 8006352:	2301      	movs	r3, #1
 8006354:	e7f0      	b.n	8006338 <_svfiprintf_r+0x194>
 8006356:	ab03      	add	r3, sp, #12
 8006358:	9300      	str	r3, [sp, #0]
 800635a:	462a      	mov	r2, r5
 800635c:	4b0f      	ldr	r3, [pc, #60]	; (800639c <_svfiprintf_r+0x1f8>)
 800635e:	a904      	add	r1, sp, #16
 8006360:	4638      	mov	r0, r7
 8006362:	f3af 8000 	nop.w
 8006366:	1c42      	adds	r2, r0, #1
 8006368:	4606      	mov	r6, r0
 800636a:	d1d6      	bne.n	800631a <_svfiprintf_r+0x176>
 800636c:	89ab      	ldrh	r3, [r5, #12]
 800636e:	065b      	lsls	r3, r3, #25
 8006370:	f53f af2c 	bmi.w	80061cc <_svfiprintf_r+0x28>
 8006374:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006376:	b01d      	add	sp, #116	; 0x74
 8006378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800637c:	ab03      	add	r3, sp, #12
 800637e:	9300      	str	r3, [sp, #0]
 8006380:	462a      	mov	r2, r5
 8006382:	4b06      	ldr	r3, [pc, #24]	; (800639c <_svfiprintf_r+0x1f8>)
 8006384:	a904      	add	r1, sp, #16
 8006386:	4638      	mov	r0, r7
 8006388:	f000 f87a 	bl	8006480 <_printf_i>
 800638c:	e7eb      	b.n	8006366 <_svfiprintf_r+0x1c2>
 800638e:	bf00      	nop
 8006390:	08006c45 	.word	0x08006c45
 8006394:	08006c4f 	.word	0x08006c4f
 8006398:	00000000 	.word	0x00000000
 800639c:	080060ed 	.word	0x080060ed
 80063a0:	08006c4b 	.word	0x08006c4b

080063a4 <_printf_common>:
 80063a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063a8:	4616      	mov	r6, r2
 80063aa:	4699      	mov	r9, r3
 80063ac:	688a      	ldr	r2, [r1, #8]
 80063ae:	690b      	ldr	r3, [r1, #16]
 80063b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80063b4:	4293      	cmp	r3, r2
 80063b6:	bfb8      	it	lt
 80063b8:	4613      	movlt	r3, r2
 80063ba:	6033      	str	r3, [r6, #0]
 80063bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80063c0:	4607      	mov	r7, r0
 80063c2:	460c      	mov	r4, r1
 80063c4:	b10a      	cbz	r2, 80063ca <_printf_common+0x26>
 80063c6:	3301      	adds	r3, #1
 80063c8:	6033      	str	r3, [r6, #0]
 80063ca:	6823      	ldr	r3, [r4, #0]
 80063cc:	0699      	lsls	r1, r3, #26
 80063ce:	bf42      	ittt	mi
 80063d0:	6833      	ldrmi	r3, [r6, #0]
 80063d2:	3302      	addmi	r3, #2
 80063d4:	6033      	strmi	r3, [r6, #0]
 80063d6:	6825      	ldr	r5, [r4, #0]
 80063d8:	f015 0506 	ands.w	r5, r5, #6
 80063dc:	d106      	bne.n	80063ec <_printf_common+0x48>
 80063de:	f104 0a19 	add.w	sl, r4, #25
 80063e2:	68e3      	ldr	r3, [r4, #12]
 80063e4:	6832      	ldr	r2, [r6, #0]
 80063e6:	1a9b      	subs	r3, r3, r2
 80063e8:	42ab      	cmp	r3, r5
 80063ea:	dc26      	bgt.n	800643a <_printf_common+0x96>
 80063ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80063f0:	1e13      	subs	r3, r2, #0
 80063f2:	6822      	ldr	r2, [r4, #0]
 80063f4:	bf18      	it	ne
 80063f6:	2301      	movne	r3, #1
 80063f8:	0692      	lsls	r2, r2, #26
 80063fa:	d42b      	bmi.n	8006454 <_printf_common+0xb0>
 80063fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006400:	4649      	mov	r1, r9
 8006402:	4638      	mov	r0, r7
 8006404:	47c0      	blx	r8
 8006406:	3001      	adds	r0, #1
 8006408:	d01e      	beq.n	8006448 <_printf_common+0xa4>
 800640a:	6823      	ldr	r3, [r4, #0]
 800640c:	68e5      	ldr	r5, [r4, #12]
 800640e:	6832      	ldr	r2, [r6, #0]
 8006410:	f003 0306 	and.w	r3, r3, #6
 8006414:	2b04      	cmp	r3, #4
 8006416:	bf08      	it	eq
 8006418:	1aad      	subeq	r5, r5, r2
 800641a:	68a3      	ldr	r3, [r4, #8]
 800641c:	6922      	ldr	r2, [r4, #16]
 800641e:	bf0c      	ite	eq
 8006420:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006424:	2500      	movne	r5, #0
 8006426:	4293      	cmp	r3, r2
 8006428:	bfc4      	itt	gt
 800642a:	1a9b      	subgt	r3, r3, r2
 800642c:	18ed      	addgt	r5, r5, r3
 800642e:	2600      	movs	r6, #0
 8006430:	341a      	adds	r4, #26
 8006432:	42b5      	cmp	r5, r6
 8006434:	d11a      	bne.n	800646c <_printf_common+0xc8>
 8006436:	2000      	movs	r0, #0
 8006438:	e008      	b.n	800644c <_printf_common+0xa8>
 800643a:	2301      	movs	r3, #1
 800643c:	4652      	mov	r2, sl
 800643e:	4649      	mov	r1, r9
 8006440:	4638      	mov	r0, r7
 8006442:	47c0      	blx	r8
 8006444:	3001      	adds	r0, #1
 8006446:	d103      	bne.n	8006450 <_printf_common+0xac>
 8006448:	f04f 30ff 	mov.w	r0, #4294967295
 800644c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006450:	3501      	adds	r5, #1
 8006452:	e7c6      	b.n	80063e2 <_printf_common+0x3e>
 8006454:	18e1      	adds	r1, r4, r3
 8006456:	1c5a      	adds	r2, r3, #1
 8006458:	2030      	movs	r0, #48	; 0x30
 800645a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800645e:	4422      	add	r2, r4
 8006460:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006464:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006468:	3302      	adds	r3, #2
 800646a:	e7c7      	b.n	80063fc <_printf_common+0x58>
 800646c:	2301      	movs	r3, #1
 800646e:	4622      	mov	r2, r4
 8006470:	4649      	mov	r1, r9
 8006472:	4638      	mov	r0, r7
 8006474:	47c0      	blx	r8
 8006476:	3001      	adds	r0, #1
 8006478:	d0e6      	beq.n	8006448 <_printf_common+0xa4>
 800647a:	3601      	adds	r6, #1
 800647c:	e7d9      	b.n	8006432 <_printf_common+0x8e>
	...

08006480 <_printf_i>:
 8006480:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006484:	7e0f      	ldrb	r7, [r1, #24]
 8006486:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006488:	2f78      	cmp	r7, #120	; 0x78
 800648a:	4691      	mov	r9, r2
 800648c:	4680      	mov	r8, r0
 800648e:	460c      	mov	r4, r1
 8006490:	469a      	mov	sl, r3
 8006492:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006496:	d807      	bhi.n	80064a8 <_printf_i+0x28>
 8006498:	2f62      	cmp	r7, #98	; 0x62
 800649a:	d80a      	bhi.n	80064b2 <_printf_i+0x32>
 800649c:	2f00      	cmp	r7, #0
 800649e:	f000 80d8 	beq.w	8006652 <_printf_i+0x1d2>
 80064a2:	2f58      	cmp	r7, #88	; 0x58
 80064a4:	f000 80a3 	beq.w	80065ee <_printf_i+0x16e>
 80064a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80064b0:	e03a      	b.n	8006528 <_printf_i+0xa8>
 80064b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80064b6:	2b15      	cmp	r3, #21
 80064b8:	d8f6      	bhi.n	80064a8 <_printf_i+0x28>
 80064ba:	a101      	add	r1, pc, #4	; (adr r1, 80064c0 <_printf_i+0x40>)
 80064bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064c0:	08006519 	.word	0x08006519
 80064c4:	0800652d 	.word	0x0800652d
 80064c8:	080064a9 	.word	0x080064a9
 80064cc:	080064a9 	.word	0x080064a9
 80064d0:	080064a9 	.word	0x080064a9
 80064d4:	080064a9 	.word	0x080064a9
 80064d8:	0800652d 	.word	0x0800652d
 80064dc:	080064a9 	.word	0x080064a9
 80064e0:	080064a9 	.word	0x080064a9
 80064e4:	080064a9 	.word	0x080064a9
 80064e8:	080064a9 	.word	0x080064a9
 80064ec:	08006639 	.word	0x08006639
 80064f0:	0800655d 	.word	0x0800655d
 80064f4:	0800661b 	.word	0x0800661b
 80064f8:	080064a9 	.word	0x080064a9
 80064fc:	080064a9 	.word	0x080064a9
 8006500:	0800665b 	.word	0x0800665b
 8006504:	080064a9 	.word	0x080064a9
 8006508:	0800655d 	.word	0x0800655d
 800650c:	080064a9 	.word	0x080064a9
 8006510:	080064a9 	.word	0x080064a9
 8006514:	08006623 	.word	0x08006623
 8006518:	682b      	ldr	r3, [r5, #0]
 800651a:	1d1a      	adds	r2, r3, #4
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	602a      	str	r2, [r5, #0]
 8006520:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006524:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006528:	2301      	movs	r3, #1
 800652a:	e0a3      	b.n	8006674 <_printf_i+0x1f4>
 800652c:	6820      	ldr	r0, [r4, #0]
 800652e:	6829      	ldr	r1, [r5, #0]
 8006530:	0606      	lsls	r6, r0, #24
 8006532:	f101 0304 	add.w	r3, r1, #4
 8006536:	d50a      	bpl.n	800654e <_printf_i+0xce>
 8006538:	680e      	ldr	r6, [r1, #0]
 800653a:	602b      	str	r3, [r5, #0]
 800653c:	2e00      	cmp	r6, #0
 800653e:	da03      	bge.n	8006548 <_printf_i+0xc8>
 8006540:	232d      	movs	r3, #45	; 0x2d
 8006542:	4276      	negs	r6, r6
 8006544:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006548:	485e      	ldr	r0, [pc, #376]	; (80066c4 <_printf_i+0x244>)
 800654a:	230a      	movs	r3, #10
 800654c:	e019      	b.n	8006582 <_printf_i+0x102>
 800654e:	680e      	ldr	r6, [r1, #0]
 8006550:	602b      	str	r3, [r5, #0]
 8006552:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006556:	bf18      	it	ne
 8006558:	b236      	sxthne	r6, r6
 800655a:	e7ef      	b.n	800653c <_printf_i+0xbc>
 800655c:	682b      	ldr	r3, [r5, #0]
 800655e:	6820      	ldr	r0, [r4, #0]
 8006560:	1d19      	adds	r1, r3, #4
 8006562:	6029      	str	r1, [r5, #0]
 8006564:	0601      	lsls	r1, r0, #24
 8006566:	d501      	bpl.n	800656c <_printf_i+0xec>
 8006568:	681e      	ldr	r6, [r3, #0]
 800656a:	e002      	b.n	8006572 <_printf_i+0xf2>
 800656c:	0646      	lsls	r6, r0, #25
 800656e:	d5fb      	bpl.n	8006568 <_printf_i+0xe8>
 8006570:	881e      	ldrh	r6, [r3, #0]
 8006572:	4854      	ldr	r0, [pc, #336]	; (80066c4 <_printf_i+0x244>)
 8006574:	2f6f      	cmp	r7, #111	; 0x6f
 8006576:	bf0c      	ite	eq
 8006578:	2308      	moveq	r3, #8
 800657a:	230a      	movne	r3, #10
 800657c:	2100      	movs	r1, #0
 800657e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006582:	6865      	ldr	r5, [r4, #4]
 8006584:	60a5      	str	r5, [r4, #8]
 8006586:	2d00      	cmp	r5, #0
 8006588:	bfa2      	ittt	ge
 800658a:	6821      	ldrge	r1, [r4, #0]
 800658c:	f021 0104 	bicge.w	r1, r1, #4
 8006590:	6021      	strge	r1, [r4, #0]
 8006592:	b90e      	cbnz	r6, 8006598 <_printf_i+0x118>
 8006594:	2d00      	cmp	r5, #0
 8006596:	d04d      	beq.n	8006634 <_printf_i+0x1b4>
 8006598:	4615      	mov	r5, r2
 800659a:	fbb6 f1f3 	udiv	r1, r6, r3
 800659e:	fb03 6711 	mls	r7, r3, r1, r6
 80065a2:	5dc7      	ldrb	r7, [r0, r7]
 80065a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80065a8:	4637      	mov	r7, r6
 80065aa:	42bb      	cmp	r3, r7
 80065ac:	460e      	mov	r6, r1
 80065ae:	d9f4      	bls.n	800659a <_printf_i+0x11a>
 80065b0:	2b08      	cmp	r3, #8
 80065b2:	d10b      	bne.n	80065cc <_printf_i+0x14c>
 80065b4:	6823      	ldr	r3, [r4, #0]
 80065b6:	07de      	lsls	r6, r3, #31
 80065b8:	d508      	bpl.n	80065cc <_printf_i+0x14c>
 80065ba:	6923      	ldr	r3, [r4, #16]
 80065bc:	6861      	ldr	r1, [r4, #4]
 80065be:	4299      	cmp	r1, r3
 80065c0:	bfde      	ittt	le
 80065c2:	2330      	movle	r3, #48	; 0x30
 80065c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80065c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80065cc:	1b52      	subs	r2, r2, r5
 80065ce:	6122      	str	r2, [r4, #16]
 80065d0:	f8cd a000 	str.w	sl, [sp]
 80065d4:	464b      	mov	r3, r9
 80065d6:	aa03      	add	r2, sp, #12
 80065d8:	4621      	mov	r1, r4
 80065da:	4640      	mov	r0, r8
 80065dc:	f7ff fee2 	bl	80063a4 <_printf_common>
 80065e0:	3001      	adds	r0, #1
 80065e2:	d14c      	bne.n	800667e <_printf_i+0x1fe>
 80065e4:	f04f 30ff 	mov.w	r0, #4294967295
 80065e8:	b004      	add	sp, #16
 80065ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065ee:	4835      	ldr	r0, [pc, #212]	; (80066c4 <_printf_i+0x244>)
 80065f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80065f4:	6829      	ldr	r1, [r5, #0]
 80065f6:	6823      	ldr	r3, [r4, #0]
 80065f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80065fc:	6029      	str	r1, [r5, #0]
 80065fe:	061d      	lsls	r5, r3, #24
 8006600:	d514      	bpl.n	800662c <_printf_i+0x1ac>
 8006602:	07df      	lsls	r7, r3, #31
 8006604:	bf44      	itt	mi
 8006606:	f043 0320 	orrmi.w	r3, r3, #32
 800660a:	6023      	strmi	r3, [r4, #0]
 800660c:	b91e      	cbnz	r6, 8006616 <_printf_i+0x196>
 800660e:	6823      	ldr	r3, [r4, #0]
 8006610:	f023 0320 	bic.w	r3, r3, #32
 8006614:	6023      	str	r3, [r4, #0]
 8006616:	2310      	movs	r3, #16
 8006618:	e7b0      	b.n	800657c <_printf_i+0xfc>
 800661a:	6823      	ldr	r3, [r4, #0]
 800661c:	f043 0320 	orr.w	r3, r3, #32
 8006620:	6023      	str	r3, [r4, #0]
 8006622:	2378      	movs	r3, #120	; 0x78
 8006624:	4828      	ldr	r0, [pc, #160]	; (80066c8 <_printf_i+0x248>)
 8006626:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800662a:	e7e3      	b.n	80065f4 <_printf_i+0x174>
 800662c:	0659      	lsls	r1, r3, #25
 800662e:	bf48      	it	mi
 8006630:	b2b6      	uxthmi	r6, r6
 8006632:	e7e6      	b.n	8006602 <_printf_i+0x182>
 8006634:	4615      	mov	r5, r2
 8006636:	e7bb      	b.n	80065b0 <_printf_i+0x130>
 8006638:	682b      	ldr	r3, [r5, #0]
 800663a:	6826      	ldr	r6, [r4, #0]
 800663c:	6961      	ldr	r1, [r4, #20]
 800663e:	1d18      	adds	r0, r3, #4
 8006640:	6028      	str	r0, [r5, #0]
 8006642:	0635      	lsls	r5, r6, #24
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	d501      	bpl.n	800664c <_printf_i+0x1cc>
 8006648:	6019      	str	r1, [r3, #0]
 800664a:	e002      	b.n	8006652 <_printf_i+0x1d2>
 800664c:	0670      	lsls	r0, r6, #25
 800664e:	d5fb      	bpl.n	8006648 <_printf_i+0x1c8>
 8006650:	8019      	strh	r1, [r3, #0]
 8006652:	2300      	movs	r3, #0
 8006654:	6123      	str	r3, [r4, #16]
 8006656:	4615      	mov	r5, r2
 8006658:	e7ba      	b.n	80065d0 <_printf_i+0x150>
 800665a:	682b      	ldr	r3, [r5, #0]
 800665c:	1d1a      	adds	r2, r3, #4
 800665e:	602a      	str	r2, [r5, #0]
 8006660:	681d      	ldr	r5, [r3, #0]
 8006662:	6862      	ldr	r2, [r4, #4]
 8006664:	2100      	movs	r1, #0
 8006666:	4628      	mov	r0, r5
 8006668:	f7f9 fdf2 	bl	8000250 <memchr>
 800666c:	b108      	cbz	r0, 8006672 <_printf_i+0x1f2>
 800666e:	1b40      	subs	r0, r0, r5
 8006670:	6060      	str	r0, [r4, #4]
 8006672:	6863      	ldr	r3, [r4, #4]
 8006674:	6123      	str	r3, [r4, #16]
 8006676:	2300      	movs	r3, #0
 8006678:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800667c:	e7a8      	b.n	80065d0 <_printf_i+0x150>
 800667e:	6923      	ldr	r3, [r4, #16]
 8006680:	462a      	mov	r2, r5
 8006682:	4649      	mov	r1, r9
 8006684:	4640      	mov	r0, r8
 8006686:	47d0      	blx	sl
 8006688:	3001      	adds	r0, #1
 800668a:	d0ab      	beq.n	80065e4 <_printf_i+0x164>
 800668c:	6823      	ldr	r3, [r4, #0]
 800668e:	079b      	lsls	r3, r3, #30
 8006690:	d413      	bmi.n	80066ba <_printf_i+0x23a>
 8006692:	68e0      	ldr	r0, [r4, #12]
 8006694:	9b03      	ldr	r3, [sp, #12]
 8006696:	4298      	cmp	r0, r3
 8006698:	bfb8      	it	lt
 800669a:	4618      	movlt	r0, r3
 800669c:	e7a4      	b.n	80065e8 <_printf_i+0x168>
 800669e:	2301      	movs	r3, #1
 80066a0:	4632      	mov	r2, r6
 80066a2:	4649      	mov	r1, r9
 80066a4:	4640      	mov	r0, r8
 80066a6:	47d0      	blx	sl
 80066a8:	3001      	adds	r0, #1
 80066aa:	d09b      	beq.n	80065e4 <_printf_i+0x164>
 80066ac:	3501      	adds	r5, #1
 80066ae:	68e3      	ldr	r3, [r4, #12]
 80066b0:	9903      	ldr	r1, [sp, #12]
 80066b2:	1a5b      	subs	r3, r3, r1
 80066b4:	42ab      	cmp	r3, r5
 80066b6:	dcf2      	bgt.n	800669e <_printf_i+0x21e>
 80066b8:	e7eb      	b.n	8006692 <_printf_i+0x212>
 80066ba:	2500      	movs	r5, #0
 80066bc:	f104 0619 	add.w	r6, r4, #25
 80066c0:	e7f5      	b.n	80066ae <_printf_i+0x22e>
 80066c2:	bf00      	nop
 80066c4:	08006c56 	.word	0x08006c56
 80066c8:	08006c67 	.word	0x08006c67

080066cc <memcpy>:
 80066cc:	440a      	add	r2, r1
 80066ce:	4291      	cmp	r1, r2
 80066d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80066d4:	d100      	bne.n	80066d8 <memcpy+0xc>
 80066d6:	4770      	bx	lr
 80066d8:	b510      	push	{r4, lr}
 80066da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80066de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80066e2:	4291      	cmp	r1, r2
 80066e4:	d1f9      	bne.n	80066da <memcpy+0xe>
 80066e6:	bd10      	pop	{r4, pc}

080066e8 <memmove>:
 80066e8:	4288      	cmp	r0, r1
 80066ea:	b510      	push	{r4, lr}
 80066ec:	eb01 0402 	add.w	r4, r1, r2
 80066f0:	d902      	bls.n	80066f8 <memmove+0x10>
 80066f2:	4284      	cmp	r4, r0
 80066f4:	4623      	mov	r3, r4
 80066f6:	d807      	bhi.n	8006708 <memmove+0x20>
 80066f8:	1e43      	subs	r3, r0, #1
 80066fa:	42a1      	cmp	r1, r4
 80066fc:	d008      	beq.n	8006710 <memmove+0x28>
 80066fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006702:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006706:	e7f8      	b.n	80066fa <memmove+0x12>
 8006708:	4402      	add	r2, r0
 800670a:	4601      	mov	r1, r0
 800670c:	428a      	cmp	r2, r1
 800670e:	d100      	bne.n	8006712 <memmove+0x2a>
 8006710:	bd10      	pop	{r4, pc}
 8006712:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006716:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800671a:	e7f7      	b.n	800670c <memmove+0x24>

0800671c <_free_r>:
 800671c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800671e:	2900      	cmp	r1, #0
 8006720:	d044      	beq.n	80067ac <_free_r+0x90>
 8006722:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006726:	9001      	str	r0, [sp, #4]
 8006728:	2b00      	cmp	r3, #0
 800672a:	f1a1 0404 	sub.w	r4, r1, #4
 800672e:	bfb8      	it	lt
 8006730:	18e4      	addlt	r4, r4, r3
 8006732:	f000 f913 	bl	800695c <__malloc_lock>
 8006736:	4a1e      	ldr	r2, [pc, #120]	; (80067b0 <_free_r+0x94>)
 8006738:	9801      	ldr	r0, [sp, #4]
 800673a:	6813      	ldr	r3, [r2, #0]
 800673c:	b933      	cbnz	r3, 800674c <_free_r+0x30>
 800673e:	6063      	str	r3, [r4, #4]
 8006740:	6014      	str	r4, [r2, #0]
 8006742:	b003      	add	sp, #12
 8006744:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006748:	f000 b90e 	b.w	8006968 <__malloc_unlock>
 800674c:	42a3      	cmp	r3, r4
 800674e:	d908      	bls.n	8006762 <_free_r+0x46>
 8006750:	6825      	ldr	r5, [r4, #0]
 8006752:	1961      	adds	r1, r4, r5
 8006754:	428b      	cmp	r3, r1
 8006756:	bf01      	itttt	eq
 8006758:	6819      	ldreq	r1, [r3, #0]
 800675a:	685b      	ldreq	r3, [r3, #4]
 800675c:	1949      	addeq	r1, r1, r5
 800675e:	6021      	streq	r1, [r4, #0]
 8006760:	e7ed      	b.n	800673e <_free_r+0x22>
 8006762:	461a      	mov	r2, r3
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	b10b      	cbz	r3, 800676c <_free_r+0x50>
 8006768:	42a3      	cmp	r3, r4
 800676a:	d9fa      	bls.n	8006762 <_free_r+0x46>
 800676c:	6811      	ldr	r1, [r2, #0]
 800676e:	1855      	adds	r5, r2, r1
 8006770:	42a5      	cmp	r5, r4
 8006772:	d10b      	bne.n	800678c <_free_r+0x70>
 8006774:	6824      	ldr	r4, [r4, #0]
 8006776:	4421      	add	r1, r4
 8006778:	1854      	adds	r4, r2, r1
 800677a:	42a3      	cmp	r3, r4
 800677c:	6011      	str	r1, [r2, #0]
 800677e:	d1e0      	bne.n	8006742 <_free_r+0x26>
 8006780:	681c      	ldr	r4, [r3, #0]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	6053      	str	r3, [r2, #4]
 8006786:	4421      	add	r1, r4
 8006788:	6011      	str	r1, [r2, #0]
 800678a:	e7da      	b.n	8006742 <_free_r+0x26>
 800678c:	d902      	bls.n	8006794 <_free_r+0x78>
 800678e:	230c      	movs	r3, #12
 8006790:	6003      	str	r3, [r0, #0]
 8006792:	e7d6      	b.n	8006742 <_free_r+0x26>
 8006794:	6825      	ldr	r5, [r4, #0]
 8006796:	1961      	adds	r1, r4, r5
 8006798:	428b      	cmp	r3, r1
 800679a:	bf04      	itt	eq
 800679c:	6819      	ldreq	r1, [r3, #0]
 800679e:	685b      	ldreq	r3, [r3, #4]
 80067a0:	6063      	str	r3, [r4, #4]
 80067a2:	bf04      	itt	eq
 80067a4:	1949      	addeq	r1, r1, r5
 80067a6:	6021      	streq	r1, [r4, #0]
 80067a8:	6054      	str	r4, [r2, #4]
 80067aa:	e7ca      	b.n	8006742 <_free_r+0x26>
 80067ac:	b003      	add	sp, #12
 80067ae:	bd30      	pop	{r4, r5, pc}
 80067b0:	200003f4 	.word	0x200003f4

080067b4 <sbrk_aligned>:
 80067b4:	b570      	push	{r4, r5, r6, lr}
 80067b6:	4e0e      	ldr	r6, [pc, #56]	; (80067f0 <sbrk_aligned+0x3c>)
 80067b8:	460c      	mov	r4, r1
 80067ba:	6831      	ldr	r1, [r6, #0]
 80067bc:	4605      	mov	r5, r0
 80067be:	b911      	cbnz	r1, 80067c6 <sbrk_aligned+0x12>
 80067c0:	f000 f8bc 	bl	800693c <_sbrk_r>
 80067c4:	6030      	str	r0, [r6, #0]
 80067c6:	4621      	mov	r1, r4
 80067c8:	4628      	mov	r0, r5
 80067ca:	f000 f8b7 	bl	800693c <_sbrk_r>
 80067ce:	1c43      	adds	r3, r0, #1
 80067d0:	d00a      	beq.n	80067e8 <sbrk_aligned+0x34>
 80067d2:	1cc4      	adds	r4, r0, #3
 80067d4:	f024 0403 	bic.w	r4, r4, #3
 80067d8:	42a0      	cmp	r0, r4
 80067da:	d007      	beq.n	80067ec <sbrk_aligned+0x38>
 80067dc:	1a21      	subs	r1, r4, r0
 80067de:	4628      	mov	r0, r5
 80067e0:	f000 f8ac 	bl	800693c <_sbrk_r>
 80067e4:	3001      	adds	r0, #1
 80067e6:	d101      	bne.n	80067ec <sbrk_aligned+0x38>
 80067e8:	f04f 34ff 	mov.w	r4, #4294967295
 80067ec:	4620      	mov	r0, r4
 80067ee:	bd70      	pop	{r4, r5, r6, pc}
 80067f0:	200003f8 	.word	0x200003f8

080067f4 <_malloc_r>:
 80067f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067f8:	1ccd      	adds	r5, r1, #3
 80067fa:	f025 0503 	bic.w	r5, r5, #3
 80067fe:	3508      	adds	r5, #8
 8006800:	2d0c      	cmp	r5, #12
 8006802:	bf38      	it	cc
 8006804:	250c      	movcc	r5, #12
 8006806:	2d00      	cmp	r5, #0
 8006808:	4607      	mov	r7, r0
 800680a:	db01      	blt.n	8006810 <_malloc_r+0x1c>
 800680c:	42a9      	cmp	r1, r5
 800680e:	d905      	bls.n	800681c <_malloc_r+0x28>
 8006810:	230c      	movs	r3, #12
 8006812:	603b      	str	r3, [r7, #0]
 8006814:	2600      	movs	r6, #0
 8006816:	4630      	mov	r0, r6
 8006818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800681c:	4e2e      	ldr	r6, [pc, #184]	; (80068d8 <_malloc_r+0xe4>)
 800681e:	f000 f89d 	bl	800695c <__malloc_lock>
 8006822:	6833      	ldr	r3, [r6, #0]
 8006824:	461c      	mov	r4, r3
 8006826:	bb34      	cbnz	r4, 8006876 <_malloc_r+0x82>
 8006828:	4629      	mov	r1, r5
 800682a:	4638      	mov	r0, r7
 800682c:	f7ff ffc2 	bl	80067b4 <sbrk_aligned>
 8006830:	1c43      	adds	r3, r0, #1
 8006832:	4604      	mov	r4, r0
 8006834:	d14d      	bne.n	80068d2 <_malloc_r+0xde>
 8006836:	6834      	ldr	r4, [r6, #0]
 8006838:	4626      	mov	r6, r4
 800683a:	2e00      	cmp	r6, #0
 800683c:	d140      	bne.n	80068c0 <_malloc_r+0xcc>
 800683e:	6823      	ldr	r3, [r4, #0]
 8006840:	4631      	mov	r1, r6
 8006842:	4638      	mov	r0, r7
 8006844:	eb04 0803 	add.w	r8, r4, r3
 8006848:	f000 f878 	bl	800693c <_sbrk_r>
 800684c:	4580      	cmp	r8, r0
 800684e:	d13a      	bne.n	80068c6 <_malloc_r+0xd2>
 8006850:	6821      	ldr	r1, [r4, #0]
 8006852:	3503      	adds	r5, #3
 8006854:	1a6d      	subs	r5, r5, r1
 8006856:	f025 0503 	bic.w	r5, r5, #3
 800685a:	3508      	adds	r5, #8
 800685c:	2d0c      	cmp	r5, #12
 800685e:	bf38      	it	cc
 8006860:	250c      	movcc	r5, #12
 8006862:	4629      	mov	r1, r5
 8006864:	4638      	mov	r0, r7
 8006866:	f7ff ffa5 	bl	80067b4 <sbrk_aligned>
 800686a:	3001      	adds	r0, #1
 800686c:	d02b      	beq.n	80068c6 <_malloc_r+0xd2>
 800686e:	6823      	ldr	r3, [r4, #0]
 8006870:	442b      	add	r3, r5
 8006872:	6023      	str	r3, [r4, #0]
 8006874:	e00e      	b.n	8006894 <_malloc_r+0xa0>
 8006876:	6822      	ldr	r2, [r4, #0]
 8006878:	1b52      	subs	r2, r2, r5
 800687a:	d41e      	bmi.n	80068ba <_malloc_r+0xc6>
 800687c:	2a0b      	cmp	r2, #11
 800687e:	d916      	bls.n	80068ae <_malloc_r+0xba>
 8006880:	1961      	adds	r1, r4, r5
 8006882:	42a3      	cmp	r3, r4
 8006884:	6025      	str	r5, [r4, #0]
 8006886:	bf18      	it	ne
 8006888:	6059      	strne	r1, [r3, #4]
 800688a:	6863      	ldr	r3, [r4, #4]
 800688c:	bf08      	it	eq
 800688e:	6031      	streq	r1, [r6, #0]
 8006890:	5162      	str	r2, [r4, r5]
 8006892:	604b      	str	r3, [r1, #4]
 8006894:	4638      	mov	r0, r7
 8006896:	f104 060b 	add.w	r6, r4, #11
 800689a:	f000 f865 	bl	8006968 <__malloc_unlock>
 800689e:	f026 0607 	bic.w	r6, r6, #7
 80068a2:	1d23      	adds	r3, r4, #4
 80068a4:	1af2      	subs	r2, r6, r3
 80068a6:	d0b6      	beq.n	8006816 <_malloc_r+0x22>
 80068a8:	1b9b      	subs	r3, r3, r6
 80068aa:	50a3      	str	r3, [r4, r2]
 80068ac:	e7b3      	b.n	8006816 <_malloc_r+0x22>
 80068ae:	6862      	ldr	r2, [r4, #4]
 80068b0:	42a3      	cmp	r3, r4
 80068b2:	bf0c      	ite	eq
 80068b4:	6032      	streq	r2, [r6, #0]
 80068b6:	605a      	strne	r2, [r3, #4]
 80068b8:	e7ec      	b.n	8006894 <_malloc_r+0xa0>
 80068ba:	4623      	mov	r3, r4
 80068bc:	6864      	ldr	r4, [r4, #4]
 80068be:	e7b2      	b.n	8006826 <_malloc_r+0x32>
 80068c0:	4634      	mov	r4, r6
 80068c2:	6876      	ldr	r6, [r6, #4]
 80068c4:	e7b9      	b.n	800683a <_malloc_r+0x46>
 80068c6:	230c      	movs	r3, #12
 80068c8:	603b      	str	r3, [r7, #0]
 80068ca:	4638      	mov	r0, r7
 80068cc:	f000 f84c 	bl	8006968 <__malloc_unlock>
 80068d0:	e7a1      	b.n	8006816 <_malloc_r+0x22>
 80068d2:	6025      	str	r5, [r4, #0]
 80068d4:	e7de      	b.n	8006894 <_malloc_r+0xa0>
 80068d6:	bf00      	nop
 80068d8:	200003f4 	.word	0x200003f4

080068dc <_realloc_r>:
 80068dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068e0:	4680      	mov	r8, r0
 80068e2:	4614      	mov	r4, r2
 80068e4:	460e      	mov	r6, r1
 80068e6:	b921      	cbnz	r1, 80068f2 <_realloc_r+0x16>
 80068e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068ec:	4611      	mov	r1, r2
 80068ee:	f7ff bf81 	b.w	80067f4 <_malloc_r>
 80068f2:	b92a      	cbnz	r2, 8006900 <_realloc_r+0x24>
 80068f4:	f7ff ff12 	bl	800671c <_free_r>
 80068f8:	4625      	mov	r5, r4
 80068fa:	4628      	mov	r0, r5
 80068fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006900:	f000 f838 	bl	8006974 <_malloc_usable_size_r>
 8006904:	4284      	cmp	r4, r0
 8006906:	4607      	mov	r7, r0
 8006908:	d802      	bhi.n	8006910 <_realloc_r+0x34>
 800690a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800690e:	d812      	bhi.n	8006936 <_realloc_r+0x5a>
 8006910:	4621      	mov	r1, r4
 8006912:	4640      	mov	r0, r8
 8006914:	f7ff ff6e 	bl	80067f4 <_malloc_r>
 8006918:	4605      	mov	r5, r0
 800691a:	2800      	cmp	r0, #0
 800691c:	d0ed      	beq.n	80068fa <_realloc_r+0x1e>
 800691e:	42bc      	cmp	r4, r7
 8006920:	4622      	mov	r2, r4
 8006922:	4631      	mov	r1, r6
 8006924:	bf28      	it	cs
 8006926:	463a      	movcs	r2, r7
 8006928:	f7ff fed0 	bl	80066cc <memcpy>
 800692c:	4631      	mov	r1, r6
 800692e:	4640      	mov	r0, r8
 8006930:	f7ff fef4 	bl	800671c <_free_r>
 8006934:	e7e1      	b.n	80068fa <_realloc_r+0x1e>
 8006936:	4635      	mov	r5, r6
 8006938:	e7df      	b.n	80068fa <_realloc_r+0x1e>
	...

0800693c <_sbrk_r>:
 800693c:	b538      	push	{r3, r4, r5, lr}
 800693e:	4d06      	ldr	r5, [pc, #24]	; (8006958 <_sbrk_r+0x1c>)
 8006940:	2300      	movs	r3, #0
 8006942:	4604      	mov	r4, r0
 8006944:	4608      	mov	r0, r1
 8006946:	602b      	str	r3, [r5, #0]
 8006948:	f7fa ffc0 	bl	80018cc <_sbrk>
 800694c:	1c43      	adds	r3, r0, #1
 800694e:	d102      	bne.n	8006956 <_sbrk_r+0x1a>
 8006950:	682b      	ldr	r3, [r5, #0]
 8006952:	b103      	cbz	r3, 8006956 <_sbrk_r+0x1a>
 8006954:	6023      	str	r3, [r4, #0]
 8006956:	bd38      	pop	{r3, r4, r5, pc}
 8006958:	200003fc 	.word	0x200003fc

0800695c <__malloc_lock>:
 800695c:	4801      	ldr	r0, [pc, #4]	; (8006964 <__malloc_lock+0x8>)
 800695e:	f000 b811 	b.w	8006984 <__retarget_lock_acquire_recursive>
 8006962:	bf00      	nop
 8006964:	20000400 	.word	0x20000400

08006968 <__malloc_unlock>:
 8006968:	4801      	ldr	r0, [pc, #4]	; (8006970 <__malloc_unlock+0x8>)
 800696a:	f000 b80c 	b.w	8006986 <__retarget_lock_release_recursive>
 800696e:	bf00      	nop
 8006970:	20000400 	.word	0x20000400

08006974 <_malloc_usable_size_r>:
 8006974:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006978:	1f18      	subs	r0, r3, #4
 800697a:	2b00      	cmp	r3, #0
 800697c:	bfbc      	itt	lt
 800697e:	580b      	ldrlt	r3, [r1, r0]
 8006980:	18c0      	addlt	r0, r0, r3
 8006982:	4770      	bx	lr

08006984 <__retarget_lock_acquire_recursive>:
 8006984:	4770      	bx	lr

08006986 <__retarget_lock_release_recursive>:
 8006986:	4770      	bx	lr

08006988 <ceil>:
 8006988:	ee10 1a90 	vmov	r1, s1
 800698c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006990:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8006994:	2b13      	cmp	r3, #19
 8006996:	b530      	push	{r4, r5, lr}
 8006998:	ee10 0a10 	vmov	r0, s0
 800699c:	ee10 5a10 	vmov	r5, s0
 80069a0:	dc2f      	bgt.n	8006a02 <ceil+0x7a>
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	da13      	bge.n	80069ce <ceil+0x46>
 80069a6:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8006a68 <ceil+0xe0>
 80069aa:	ee30 0b07 	vadd.f64	d0, d0, d7
 80069ae:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80069b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069b6:	dd05      	ble.n	80069c4 <ceil+0x3c>
 80069b8:	2900      	cmp	r1, #0
 80069ba:	db4c      	blt.n	8006a56 <ceil+0xce>
 80069bc:	4301      	orrs	r1, r0
 80069be:	d04e      	beq.n	8006a5e <ceil+0xd6>
 80069c0:	492b      	ldr	r1, [pc, #172]	; (8006a70 <ceil+0xe8>)
 80069c2:	2000      	movs	r0, #0
 80069c4:	460b      	mov	r3, r1
 80069c6:	4602      	mov	r2, r0
 80069c8:	ec43 2b10 	vmov	d0, r2, r3
 80069cc:	e020      	b.n	8006a10 <ceil+0x88>
 80069ce:	4a29      	ldr	r2, [pc, #164]	; (8006a74 <ceil+0xec>)
 80069d0:	411a      	asrs	r2, r3
 80069d2:	ea01 0402 	and.w	r4, r1, r2
 80069d6:	4304      	orrs	r4, r0
 80069d8:	d01a      	beq.n	8006a10 <ceil+0x88>
 80069da:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8006a68 <ceil+0xe0>
 80069de:	ee30 0b07 	vadd.f64	d0, d0, d7
 80069e2:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80069e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069ea:	ddeb      	ble.n	80069c4 <ceil+0x3c>
 80069ec:	2900      	cmp	r1, #0
 80069ee:	bfc2      	ittt	gt
 80069f0:	f44f 1080 	movgt.w	r0, #1048576	; 0x100000
 80069f4:	fa40 f303 	asrgt.w	r3, r0, r3
 80069f8:	18c9      	addgt	r1, r1, r3
 80069fa:	ea21 0102 	bic.w	r1, r1, r2
 80069fe:	2000      	movs	r0, #0
 8006a00:	e7e0      	b.n	80069c4 <ceil+0x3c>
 8006a02:	2b33      	cmp	r3, #51	; 0x33
 8006a04:	dd05      	ble.n	8006a12 <ceil+0x8a>
 8006a06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a0a:	d101      	bne.n	8006a10 <ceil+0x88>
 8006a0c:	ee30 0b00 	vadd.f64	d0, d0, d0
 8006a10:	bd30      	pop	{r4, r5, pc}
 8006a12:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8006a16:	f04f 32ff 	mov.w	r2, #4294967295
 8006a1a:	40e2      	lsrs	r2, r4
 8006a1c:	4202      	tst	r2, r0
 8006a1e:	d0f7      	beq.n	8006a10 <ceil+0x88>
 8006a20:	ed9f 7b11 	vldr	d7, [pc, #68]	; 8006a68 <ceil+0xe0>
 8006a24:	ee30 0b07 	vadd.f64	d0, d0, d7
 8006a28:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a30:	ddc8      	ble.n	80069c4 <ceil+0x3c>
 8006a32:	2900      	cmp	r1, #0
 8006a34:	dd02      	ble.n	8006a3c <ceil+0xb4>
 8006a36:	2b14      	cmp	r3, #20
 8006a38:	d103      	bne.n	8006a42 <ceil+0xba>
 8006a3a:	3101      	adds	r1, #1
 8006a3c:	ea20 0002 	bic.w	r0, r0, r2
 8006a40:	e7c0      	b.n	80069c4 <ceil+0x3c>
 8006a42:	2401      	movs	r4, #1
 8006a44:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8006a48:	fa04 f303 	lsl.w	r3, r4, r3
 8006a4c:	4418      	add	r0, r3
 8006a4e:	42a8      	cmp	r0, r5
 8006a50:	bf38      	it	cc
 8006a52:	1909      	addcc	r1, r1, r4
 8006a54:	e7f2      	b.n	8006a3c <ceil+0xb4>
 8006a56:	2000      	movs	r0, #0
 8006a58:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8006a5c:	e7b2      	b.n	80069c4 <ceil+0x3c>
 8006a5e:	4608      	mov	r0, r1
 8006a60:	e7b0      	b.n	80069c4 <ceil+0x3c>
 8006a62:	bf00      	nop
 8006a64:	f3af 8000 	nop.w
 8006a68:	8800759c 	.word	0x8800759c
 8006a6c:	7e37e43c 	.word	0x7e37e43c
 8006a70:	3ff00000 	.word	0x3ff00000
 8006a74:	000fffff 	.word	0x000fffff

08006a78 <_init>:
 8006a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a7a:	bf00      	nop
 8006a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a7e:	bc08      	pop	{r3}
 8006a80:	469e      	mov	lr, r3
 8006a82:	4770      	bx	lr

08006a84 <_fini>:
 8006a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a86:	bf00      	nop
 8006a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a8a:	bc08      	pop	{r3}
 8006a8c:	469e      	mov	lr, r3
 8006a8e:	4770      	bx	lr
