`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 29.10.2026 14:17:25
// Design Name: 
// Module Name: maincontrol_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module maincontrol_tb;

    logic [1:0] memtoreg;
    logic branch, memread, memwrite;
    logic alusrc, regwrite;
    logic [2:0] aluop;
    logic mux_inp;
    logic [6:0] opcode;

    maincontrol dut (
        .memtoreg(memtoreg),
        .branch(branch),
        .memread(memread),
        .memwrite(memwrite),
        .alusrc(alusrc),
        .regwrite(regwrite),
        .aluop(aluop),
        .mux_inp(mux_inp),
        .opcode(opcode)
    );

    task automatic check_opcode(
        input logic [6:0] op,
        input logic [1:0] exp_memtoreg,
        input logic exp_branch,
        input logic exp_memread,
        input logic exp_memwrite,
        input logic exp_alusrc,
        input logic exp_regwrite,
        input logic [2:0] exp_aluop,
        input logic exp_mux_inp
    );
    begin
        opcode = op;
        #10;

        if ({memtoreg, branch, memread, memwrite,
             alusrc, regwrite, aluop, mux_inp} !==
            {exp_memtoreg, exp_branch, exp_memread,
             exp_memwrite, exp_alusrc, exp_regwrite,
             exp_aluop, exp_mux_inp}) begin

            $display("FAIL: opcode = %b", op);
            $display("Actual:   %b %b %b %b %b %b %b %b",
                     memtoreg, branch, memread, memwrite,
                     alusrc, regwrite, aluop, mux_inp);

            $error("Control signal mismatch");
        end
        else begin
            $display("PASS: opcode = %b", op);
        end
    end
    endtask

    initial begin
        $display("Starting maincontrol testbench");

        // R-type
        check_opcode(7'b0110011, 2'b00, 0, 0, 0, 0, 0, 3'b000, 0);

        // I-type ALU
        check_opcode(7'b0010011, 2'b00, 0, 0, 0, 1, 1, 3'b001, 0);

        // Load
        check_opcode(7'b0000011, 2'b01, 0, 1, 0, 1, 1, 3'b010, 0);

        // Store
        check_opcode(7'b0100011, 2'b11, 0, 0, 1, 1, 0, 3'b011, 0);

        // Branch
        check_opcode(7'b1100011, 2'b00, 1, 0, 0, 0, 0, 3'b100, 0);

        // JAL
        check_opcode(7'b1101111, 2'b10, 0, 0, 0, 1, 1, 3'b110, 0);

        // JALR
        check_opcode(7'b1100111, 2'b10, 0, 0, 0, 1, 1, 3'b001, 1);

        // LUI
        check_opcode(7'b0110111, 2'b10, 0, 0, 0, 1, 1, 3'b110, 0);

        // AUIPC
        check_opcode(7'b0010111, 2'b10, 0, 0, 0, 1, 1, 3'b000, 0);

        $display("All opcode tests completed.");
        $finish;
    end

endmodule

