
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu1' (Linux_x86_64 version 5.4.0-208-generic) on Sat Apr 05 07:23:10 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/HLSFactory/hlsfactory/hls_dataset_sources/machsuite/stencil3D'
Sourcing Tcl script 'hls_template.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_prj 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/HLSFactory/hlsfactory/hls_dataset_sources/machsuite/stencil3D/hls_prj'.
INFO: [HLS 200-1510] Running: set_top stencil3d 
INFO: [HLS 200-1510] Running: add_files stencil.c 
INFO: [HLS 200-10] Adding design file 'stencil.c' to the project
INFO: [HLS 200-1510] Running: add_files stencil.h 
INFO: [HLS 200-10] Adding design file 'stencil.h' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/HLSFactory/hlsfactory/hls_dataset_sources/machsuite/stencil3D/hls_prj/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 40351
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Analyzing design file 'stencil.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.23 seconds. CPU system time: 0.45 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.26 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.82 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.205 GB.
INFO: [XFORM 203-510] Pipelining loop 'height_bound_row' (stencil.c:11) in function 'stencil3d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col_bound_row' (stencil.c:11) in function 'stencil3d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'row_bound_col' (stencil.c:11) in function 'stencil3d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_row' (stencil.c:11) in function 'stencil3d' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'stencil3d' (stencil.c:10:24)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.221 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'height_bound_col' (stencil.c:11:12) in function 'stencil3d'.
INFO: [XFORM 203-541] Flattening a loop nest 'col_bound_height' (stencil.c:11:9) in function 'stencil3d'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_bound_height' (stencil.c:11:9) in function 'stencil3d'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_col' (stencil.c:11:12) in function 'stencil3d'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_height' (stencil.c:11:9) in function 'stencil3d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stencil3d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil3d_Pipeline_height_bound_col_height_bound_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'height_bound_col_height_bound_row'.
WARNING: [HLS 200-880] The II Violation in module 'stencil3d_Pipeline_height_bound_col_height_bound_row' (loop 'height_bound_col_height_bound_row'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('sol_addr_1_write_ln18', stencil.c:18) of variable 'orig_load_1', stencil.c:18 on array 'sol' and 'store' operation ('sol_addr_write_ln17', stencil.c:17) of variable 'orig_load', stencil.c:17 on array 'sol'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'height_bound_col_height_bound_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil3d_Pipeline_col_bound_height_col_bound_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col_bound_height_col_bound_row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'col_bound_height_col_bound_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil3d_Pipeline_row_bound_height_row_bound_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_bound_height_row_bound_col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'row_bound_height_row_bound_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil3d_Pipeline_loop_height_loop_col_loop_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_height_loop_col_loop_row'.
WARNING: [HLS 200-885] The II Violation in module 'stencil3d_Pipeline_loop_height_loop_col_loop_row' (loop 'loop_height_loop_col_loop_row'): Unable to schedule 'load' operation ('orig_load_4', stencil.c:43) on array 'orig' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'orig'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'stencil3d_Pipeline_loop_height_loop_col_loop_row' (loop 'loop_height_loop_col_loop_row'): Unable to schedule 'load' operation ('orig_load_6', stencil.c:45) on array 'orig' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'orig'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'stencil3d_Pipeline_loop_height_loop_col_loop_row' (loop 'loop_height_loop_col_loop_row'): Unable to schedule 'load' operation ('orig_load_2', stencil.c:41) on array 'orig' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'orig'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 8, loop 'loop_height_loop_col_loop_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil3d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil3d_Pipeline_height_bound_col_height_bound_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil3d_Pipeline_height_bound_col_height_bound_row' pipeline 'height_bound_col_height_bound_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil3d_Pipeline_height_bound_col_height_bound_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil3d_Pipeline_col_bound_height_col_bound_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil3d_Pipeline_col_bound_height_col_bound_row' pipeline 'col_bound_height_col_bound_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil3d_Pipeline_col_bound_height_col_bound_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil3d_Pipeline_row_bound_height_row_bound_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil3d_Pipeline_row_bound_height_row_bound_col' pipeline 'row_bound_height_row_bound_col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil3d_Pipeline_row_bound_height_row_bound_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil3d_Pipeline_loop_height_loop_col_loop_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil3d_Pipeline_loop_height_loop_col_loop_row' pipeline 'loop_height_loop_col_loop_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil3d_Pipeline_loop_height_loop_col_loop_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil3d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil3d/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil3d/orig' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil3d/sol' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stencil3d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil3d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.272 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for stencil3d.
INFO: [VLOG 209-307] Generating Verilog RTL for stencil3d.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 315.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.09 seconds. CPU system time: 1.1 seconds. Elapsed time: 6.94 seconds; current allocated memory: 71.957 MB.
INFO: [HLS 200-1510] Running: close_project 
[2Kvitis_hls> [11C[2Kvitis_hls> e[12C[2Kvitis_hls> ex[13C[2Kvitis_hls> exi[14C[2Kvitis_hls> exit[15C
INFO: [HLS 200-112] Total CPU user time: 7.54 seconds. Total CPU system time: 1.74 seconds. Total elapsed time: 208.67 seconds; peak allocated memory: 1.272 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Apr  5 07:26:38 2025...
