
`timescale 1ns / 1ps
module Dispatcher_tb;

wire empty;
wire [31:0] instruction;
wire [31:0] current_PC;
reg clk;
reg reset;
reg rd_en;
reg jb_en;
reg [31:0] jb_address;

I_Fetch
#(
.DATA_WIDTH(32), 
.ADDRESS_WIDTH(32)) 
UUT(
	.clk(clk),
	.reset(reset),
	.Read_enable(rd_en),
	.jump_branch_valid(jb_en),
	.jump_branch_address(jb_address),
	.empty(empty),
	.instruction(instruction),
	.PC_out(current_PC)
);
initial begin
	jb_address	= 32'b0;
	clk			= 1'b0;
	reset			= 1'b0;
	rd_en			= 1'b1;
	jb_en			= 1'b0;
	#1
	reset			= 1'b1;
	#1
	reset			= 1'b0;
end
always begin
	#1 
	clk = ~clk;
end

endmodule