#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fa42168bb0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000001fa421da240_0 .net "PC", 31 0, v000001fa421d38c0_0;  1 drivers
v000001fa421da9c0_0 .var "clk", 0 0;
v000001fa421d9f20_0 .net "clkout", 0 0, L_000001fa4215c090;  1 drivers
v000001fa421da560_0 .net "cycles_consumed", 31 0, v000001fa421d8240_0;  1 drivers
v000001fa421da6a0_0 .net "regs0", 31 0, L_000001fa4215c100;  1 drivers
v000001fa421daba0_0 .net "regs1", 31 0, L_000001fa4215c5d0;  1 drivers
v000001fa421d98e0_0 .net "regs2", 31 0, L_000001fa4215c170;  1 drivers
v000001fa421da1a0_0 .net "regs3", 31 0, L_000001fa4215c1e0;  1 drivers
v000001fa421da600_0 .net "regs4", 31 0, L_000001fa4215c6b0;  1 drivers
v000001fa421da100_0 .net "regs5", 31 0, L_000001fa4215c790;  1 drivers
v000001fa421daa60_0 .var "rst", 0 0;
S_000001fa42169c60 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000001fa42168bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001fa42169df0 .param/l "RType" 0 4 2, C4<000000>;
P_000001fa42169e28 .param/l "add" 0 4 5, C4<100000>;
P_000001fa42169e60 .param/l "addi" 0 4 8, C4<001000>;
P_000001fa42169e98 .param/l "addu" 0 4 5, C4<100001>;
P_000001fa42169ed0 .param/l "and_" 0 4 5, C4<100100>;
P_000001fa42169f08 .param/l "andi" 0 4 8, C4<001100>;
P_000001fa42169f40 .param/l "beq" 0 4 10, C4<000100>;
P_000001fa42169f78 .param/l "bne" 0 4 10, C4<000101>;
P_000001fa42169fb0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001fa42169fe8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fa4216a020 .param/l "j" 0 4 12, C4<000010>;
P_000001fa4216a058 .param/l "jal" 0 4 12, C4<000011>;
P_000001fa4216a090 .param/l "jr" 0 4 6, C4<001000>;
P_000001fa4216a0c8 .param/l "lw" 0 4 8, C4<100011>;
P_000001fa4216a100 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fa4216a138 .param/l "or_" 0 4 5, C4<100101>;
P_000001fa4216a170 .param/l "ori" 0 4 8, C4<001101>;
P_000001fa4216a1a8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fa4216a1e0 .param/l "sll" 0 4 6, C4<000000>;
P_000001fa4216a218 .param/l "slt" 0 4 5, C4<101010>;
P_000001fa4216a250 .param/l "slti" 0 4 8, C4<101010>;
P_000001fa4216a288 .param/l "srl" 0 4 6, C4<000010>;
P_000001fa4216a2c0 .param/l "sub" 0 4 5, C4<100010>;
P_000001fa4216a2f8 .param/l "subu" 0 4 5, C4<100011>;
P_000001fa4216a330 .param/l "sw" 0 4 8, C4<101011>;
P_000001fa4216a368 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fa4216a3a0 .param/l "xori" 0 4 8, C4<001110>;
L_000001fa4215bfb0 .functor NOT 1, v000001fa421daa60_0, C4<0>, C4<0>, C4<0>;
L_000001fa4215bdf0 .functor NOT 1, v000001fa421daa60_0, C4<0>, C4<0>, C4<0>;
L_000001fa4215ca30 .functor NOT 1, v000001fa421daa60_0, C4<0>, C4<0>, C4<0>;
L_000001fa4215c330 .functor NOT 1, v000001fa421daa60_0, C4<0>, C4<0>, C4<0>;
L_000001fa4215be60 .functor NOT 1, v000001fa421daa60_0, C4<0>, C4<0>, C4<0>;
L_000001fa4215c560 .functor NOT 1, v000001fa421daa60_0, C4<0>, C4<0>, C4<0>;
L_000001fa4215bc30 .functor NOT 1, v000001fa421daa60_0, C4<0>, C4<0>, C4<0>;
L_000001fa4215c4f0 .functor NOT 1, v000001fa421daa60_0, C4<0>, C4<0>, C4<0>;
L_000001fa4215c090 .functor OR 1, v000001fa421da9c0_0, v000001fa42154d10_0, C4<0>, C4<0>;
L_000001fa4215bca0 .functor OR 1, L_000001fa421db500, L_000001fa421db5a0, C4<0>, C4<0>;
L_000001fa4215c9c0 .functor AND 1, L_000001fa42234090, L_000001fa42234db0, C4<1>, C4<1>;
L_000001fa4215bd10 .functor NOT 1, v000001fa421daa60_0, C4<0>, C4<0>, C4<0>;
L_000001fa4215c640 .functor OR 1, L_000001fa422344f0, L_000001fa42235210, C4<0>, C4<0>;
L_000001fa4215c720 .functor OR 1, L_000001fa4215c640, L_000001fa42234270, C4<0>, C4<0>;
L_000001fa4215bed0 .functor OR 1, L_000001fa42233af0, L_000001fa42234310, C4<0>, C4<0>;
L_000001fa4215bbc0 .functor AND 1, L_000001fa422352b0, L_000001fa4215bed0, C4<1>, C4<1>;
L_000001fa4215c250 .functor OR 1, L_000001fa42233eb0, L_000001fa42233ff0, C4<0>, C4<0>;
L_000001fa4215c8e0 .functor AND 1, L_000001fa42234770, L_000001fa4215c250, C4<1>, C4<1>;
L_000001fa4211aca0 .functor NOT 1, L_000001fa4215c090, C4<0>, C4<0>, C4<0>;
v000001fa421d4400_0 .net "ALUOp", 3 0, v000001fa42155170_0;  1 drivers
v000001fa421d3820_0 .net "ALUResult", 31 0, v000001fa421ca7e0_0;  1 drivers
v000001fa421d3b40_0 .net "ALUSrc", 0 0, v000001fa42153e10_0;  1 drivers
v000001fa421d4720_0 .net "ALUin2", 31 0, L_000001fa42234630;  1 drivers
v000001fa421d3780_0 .net "MemReadEn", 0 0, v000001fa42153eb0_0;  1 drivers
v000001fa421d3140_0 .net "MemWriteEn", 0 0, v000001fa421549f0_0;  1 drivers
v000001fa421d36e0_0 .net "MemtoReg", 0 0, v000001fa42154a90_0;  1 drivers
v000001fa421d47c0_0 .net "PC", 31 0, v000001fa421d38c0_0;  alias, 1 drivers
v000001fa421d4b80_0 .net "PCPlus1", 31 0, L_000001fa421db460;  1 drivers
v000001fa421d4e00_0 .net "PCsrc", 1 0, v000001fa421cace0_0;  1 drivers
v000001fa421d3fa0_0 .net "RegDst", 0 0, v000001fa421557b0_0;  1 drivers
v000001fa421d3be0_0 .net "RegWriteEn", 0 0, v000001fa42154630_0;  1 drivers
v000001fa421d3320_0 .net "WriteRegister", 4 0, L_000001fa42235030;  1 drivers
v000001fa421d3f00_0 .net *"_ivl_0", 0 0, L_000001fa4215bfb0;  1 drivers
L_000001fa421db8f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fa421d35a0_0 .net/2u *"_ivl_10", 4 0, L_000001fa421db8f0;  1 drivers
L_000001fa421dbce0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d4360_0 .net *"_ivl_101", 15 0, L_000001fa421dbce0;  1 drivers
v000001fa421d3280_0 .net *"_ivl_102", 31 0, L_000001fa422349f0;  1 drivers
L_000001fa421dbd28 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d4cc0_0 .net *"_ivl_105", 25 0, L_000001fa421dbd28;  1 drivers
L_000001fa421dbd70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d4040_0 .net/2u *"_ivl_106", 31 0, L_000001fa421dbd70;  1 drivers
v000001fa421d4180_0 .net *"_ivl_108", 0 0, L_000001fa42234090;  1 drivers
L_000001fa421dbdb8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fa421d4540_0 .net/2u *"_ivl_110", 5 0, L_000001fa421dbdb8;  1 drivers
v000001fa421d3960_0 .net *"_ivl_112", 0 0, L_000001fa42234db0;  1 drivers
v000001fa421d3a00_0 .net *"_ivl_115", 0 0, L_000001fa4215c9c0;  1 drivers
v000001fa421d42c0_0 .net *"_ivl_116", 47 0, L_000001fa42234590;  1 drivers
L_000001fa421dbe00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d4860_0 .net *"_ivl_119", 15 0, L_000001fa421dbe00;  1 drivers
L_000001fa421db938 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fa421d40e0_0 .net/2u *"_ivl_12", 5 0, L_000001fa421db938;  1 drivers
v000001fa421d4ea0_0 .net *"_ivl_120", 47 0, L_000001fa42234e50;  1 drivers
L_000001fa421dbe48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d4220_0 .net *"_ivl_123", 15 0, L_000001fa421dbe48;  1 drivers
v000001fa421d44a0_0 .net *"_ivl_125", 0 0, L_000001fa42233910;  1 drivers
v000001fa421d45e0_0 .net *"_ivl_126", 31 0, L_000001fa42233f50;  1 drivers
v000001fa421d4680_0 .net *"_ivl_128", 47 0, L_000001fa42234d10;  1 drivers
v000001fa421d4900_0 .net *"_ivl_130", 47 0, L_000001fa42235350;  1 drivers
v000001fa421d49a0_0 .net *"_ivl_132", 47 0, L_000001fa422343b0;  1 drivers
v000001fa421d4f40_0 .net *"_ivl_134", 47 0, L_000001fa422350d0;  1 drivers
L_000001fa421dbe90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fa421d3aa0_0 .net/2u *"_ivl_138", 1 0, L_000001fa421dbe90;  1 drivers
v000001fa421d4a40_0 .net *"_ivl_14", 0 0, L_000001fa421d9fc0;  1 drivers
v000001fa421d3d20_0 .net *"_ivl_140", 0 0, L_000001fa42234ef0;  1 drivers
L_000001fa421dbed8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001fa421d3e60_0 .net/2u *"_ivl_142", 1 0, L_000001fa421dbed8;  1 drivers
v000001fa421d4ae0_0 .net *"_ivl_144", 0 0, L_000001fa42235530;  1 drivers
L_000001fa421dbf20 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001fa421d30a0_0 .net/2u *"_ivl_146", 1 0, L_000001fa421dbf20;  1 drivers
v000001fa421d33c0_0 .net *"_ivl_148", 0 0, L_000001fa42234f90;  1 drivers
L_000001fa421dbf68 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001fa421d3460_0 .net/2u *"_ivl_150", 31 0, L_000001fa421dbf68;  1 drivers
L_000001fa421dbfb0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001fa421d56f0_0 .net/2u *"_ivl_152", 31 0, L_000001fa421dbfb0;  1 drivers
v000001fa421d6370_0 .net *"_ivl_154", 31 0, L_000001fa42234450;  1 drivers
v000001fa421d53d0_0 .net *"_ivl_156", 31 0, L_000001fa422355d0;  1 drivers
L_000001fa421db980 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001fa421d5510_0 .net/2u *"_ivl_16", 4 0, L_000001fa421db980;  1 drivers
v000001fa421d6550_0 .net *"_ivl_160", 0 0, L_000001fa4215bd10;  1 drivers
L_000001fa421dc040 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d6cd0_0 .net/2u *"_ivl_162", 31 0, L_000001fa421dc040;  1 drivers
L_000001fa421dc118 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fa421d5ab0_0 .net/2u *"_ivl_166", 5 0, L_000001fa421dc118;  1 drivers
v000001fa421d5e70_0 .net *"_ivl_168", 0 0, L_000001fa422344f0;  1 drivers
L_000001fa421dc160 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fa421d50b0_0 .net/2u *"_ivl_170", 5 0, L_000001fa421dc160;  1 drivers
v000001fa421d5650_0 .net *"_ivl_172", 0 0, L_000001fa42235210;  1 drivers
v000001fa421d5150_0 .net *"_ivl_175", 0 0, L_000001fa4215c640;  1 drivers
L_000001fa421dc1a8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fa421d6190_0 .net/2u *"_ivl_176", 5 0, L_000001fa421dc1a8;  1 drivers
v000001fa421d51f0_0 .net *"_ivl_178", 0 0, L_000001fa42234270;  1 drivers
v000001fa421d5a10_0 .net *"_ivl_181", 0 0, L_000001fa4215c720;  1 drivers
L_000001fa421dc1f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d5d30_0 .net/2u *"_ivl_182", 15 0, L_000001fa421dc1f0;  1 drivers
v000001fa421d6c30_0 .net *"_ivl_184", 31 0, L_000001fa42233c30;  1 drivers
v000001fa421d5290_0 .net *"_ivl_187", 0 0, L_000001fa422346d0;  1 drivers
v000001fa421d5330_0 .net *"_ivl_188", 15 0, L_000001fa42235670;  1 drivers
v000001fa421d5470_0 .net *"_ivl_19", 4 0, L_000001fa421db0a0;  1 drivers
v000001fa421d6e10_0 .net *"_ivl_190", 31 0, L_000001fa42233cd0;  1 drivers
v000001fa421d65f0_0 .net *"_ivl_194", 31 0, L_000001fa422357b0;  1 drivers
L_000001fa421dc238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d55b0_0 .net *"_ivl_197", 25 0, L_000001fa421dc238;  1 drivers
L_000001fa421dc280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d5bf0_0 .net/2u *"_ivl_198", 31 0, L_000001fa421dc280;  1 drivers
L_000001fa421db8a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d6d70_0 .net/2u *"_ivl_2", 5 0, L_000001fa421db8a8;  1 drivers
v000001fa421d6af0_0 .net *"_ivl_20", 4 0, L_000001fa421daec0;  1 drivers
v000001fa421d6050_0 .net *"_ivl_200", 0 0, L_000001fa422352b0;  1 drivers
L_000001fa421dc2c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d5f10_0 .net/2u *"_ivl_202", 5 0, L_000001fa421dc2c8;  1 drivers
v000001fa421d6eb0_0 .net *"_ivl_204", 0 0, L_000001fa42233af0;  1 drivers
L_000001fa421dc310 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fa421d6f50_0 .net/2u *"_ivl_206", 5 0, L_000001fa421dc310;  1 drivers
v000001fa421d5790_0 .net *"_ivl_208", 0 0, L_000001fa42234310;  1 drivers
v000001fa421d58d0_0 .net *"_ivl_211", 0 0, L_000001fa4215bed0;  1 drivers
v000001fa421d5fb0_0 .net *"_ivl_213", 0 0, L_000001fa4215bbc0;  1 drivers
L_000001fa421dc358 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fa421d5830_0 .net/2u *"_ivl_214", 5 0, L_000001fa421dc358;  1 drivers
v000001fa421d5970_0 .net *"_ivl_216", 0 0, L_000001fa42233d70;  1 drivers
L_000001fa421dc3a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fa421d6690_0 .net/2u *"_ivl_218", 31 0, L_000001fa421dc3a0;  1 drivers
v000001fa421d6730_0 .net *"_ivl_220", 31 0, L_000001fa42234130;  1 drivers
v000001fa421d5b50_0 .net *"_ivl_224", 31 0, L_000001fa42233e10;  1 drivers
L_000001fa421dc3e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d60f0_0 .net *"_ivl_227", 25 0, L_000001fa421dc3e8;  1 drivers
L_000001fa421dc430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d6b90_0 .net/2u *"_ivl_228", 31 0, L_000001fa421dc430;  1 drivers
v000001fa421d6230_0 .net *"_ivl_230", 0 0, L_000001fa42234770;  1 drivers
L_000001fa421dc478 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d5c90_0 .net/2u *"_ivl_232", 5 0, L_000001fa421dc478;  1 drivers
v000001fa421d5dd0_0 .net *"_ivl_234", 0 0, L_000001fa42233eb0;  1 drivers
L_000001fa421dc4c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fa421d62d0_0 .net/2u *"_ivl_236", 5 0, L_000001fa421dc4c0;  1 drivers
v000001fa421d6410_0 .net *"_ivl_238", 0 0, L_000001fa42233ff0;  1 drivers
v000001fa421d64b0_0 .net *"_ivl_24", 0 0, L_000001fa4215ca30;  1 drivers
v000001fa421d67d0_0 .net *"_ivl_241", 0 0, L_000001fa4215c250;  1 drivers
v000001fa421d6870_0 .net *"_ivl_243", 0 0, L_000001fa4215c8e0;  1 drivers
L_000001fa421dc508 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fa421d6910_0 .net/2u *"_ivl_244", 5 0, L_000001fa421dc508;  1 drivers
v000001fa421d69b0_0 .net *"_ivl_246", 0 0, L_000001fa422348b0;  1 drivers
v000001fa421d6a50_0 .net *"_ivl_248", 31 0, L_000001fa42237af0;  1 drivers
L_000001fa421db9c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fa421d8560_0 .net/2u *"_ivl_26", 4 0, L_000001fa421db9c8;  1 drivers
v000001fa421d8d80_0 .net *"_ivl_29", 4 0, L_000001fa421dac40;  1 drivers
v000001fa421d86a0_0 .net *"_ivl_32", 0 0, L_000001fa4215c330;  1 drivers
L_000001fa421dba10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fa421d8060_0 .net/2u *"_ivl_34", 4 0, L_000001fa421dba10;  1 drivers
v000001fa421d8100_0 .net *"_ivl_37", 4 0, L_000001fa421db640;  1 drivers
v000001fa421d8600_0 .net *"_ivl_40", 0 0, L_000001fa4215be60;  1 drivers
L_000001fa421dba58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d8380_0 .net/2u *"_ivl_42", 15 0, L_000001fa421dba58;  1 drivers
v000001fa421d8420_0 .net *"_ivl_45", 15 0, L_000001fa421da740;  1 drivers
v000001fa421d8740_0 .net *"_ivl_48", 0 0, L_000001fa4215c560;  1 drivers
v000001fa421d8e20_0 .net *"_ivl_5", 5 0, L_000001fa421d9980;  1 drivers
L_000001fa421dbaa0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d7660_0 .net/2u *"_ivl_50", 36 0, L_000001fa421dbaa0;  1 drivers
L_000001fa421dbae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d8a60_0 .net/2u *"_ivl_52", 31 0, L_000001fa421dbae8;  1 drivers
v000001fa421d8b00_0 .net *"_ivl_55", 4 0, L_000001fa421db140;  1 drivers
v000001fa421d84c0_0 .net *"_ivl_56", 36 0, L_000001fa421dab00;  1 drivers
v000001fa421d87e0_0 .net *"_ivl_58", 36 0, L_000001fa421da7e0;  1 drivers
v000001fa421d7200_0 .net *"_ivl_62", 0 0, L_000001fa4215bc30;  1 drivers
L_000001fa421dbb30 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d8920_0 .net/2u *"_ivl_64", 5 0, L_000001fa421dbb30;  1 drivers
v000001fa421d7700_0 .net *"_ivl_67", 5 0, L_000001fa421dae20;  1 drivers
v000001fa421d8880_0 .net *"_ivl_70", 0 0, L_000001fa4215c4f0;  1 drivers
L_000001fa421dbb78 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d73e0_0 .net/2u *"_ivl_72", 57 0, L_000001fa421dbb78;  1 drivers
L_000001fa421dbbc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421d7520_0 .net/2u *"_ivl_74", 31 0, L_000001fa421dbbc0;  1 drivers
v000001fa421d89c0_0 .net *"_ivl_77", 25 0, L_000001fa421d9a20;  1 drivers
v000001fa421d8ce0_0 .net *"_ivl_78", 57 0, L_000001fa421db280;  1 drivers
v000001fa421d7ac0_0 .net *"_ivl_8", 0 0, L_000001fa4215bdf0;  1 drivers
v000001fa421d7e80_0 .net *"_ivl_80", 57 0, L_000001fa421db1e0;  1 drivers
L_000001fa421dbc08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fa421d8c40_0 .net/2u *"_ivl_84", 31 0, L_000001fa421dbc08;  1 drivers
L_000001fa421dbc50 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fa421d7c00_0 .net/2u *"_ivl_88", 5 0, L_000001fa421dbc50;  1 drivers
v000001fa421d81a0_0 .net *"_ivl_90", 0 0, L_000001fa421db500;  1 drivers
L_000001fa421dbc98 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fa421d8ba0_0 .net/2u *"_ivl_92", 5 0, L_000001fa421dbc98;  1 drivers
v000001fa421d7840_0 .net *"_ivl_94", 0 0, L_000001fa421db5a0;  1 drivers
v000001fa421d7b60_0 .net *"_ivl_97", 0 0, L_000001fa4215bca0;  1 drivers
v000001fa421d7ca0_0 .net *"_ivl_98", 47 0, L_000001fa42234c70;  1 drivers
v000001fa421d78e0_0 .net "adderResult", 31 0, L_000001fa42233b90;  1 drivers
v000001fa421d8ec0_0 .net "address", 31 0, L_000001fa421db320;  1 drivers
v000001fa421d70c0_0 .net "clk", 0 0, L_000001fa4215c090;  alias, 1 drivers
v000001fa421d8240_0 .var "cycles_consumed", 31 0;
o000001fa42181888 .functor BUFZ 1, C4<z>; HiZ drive
v000001fa421d7480_0 .net "excep_flag", 0 0, o000001fa42181888;  0 drivers
v000001fa421d75c0_0 .net "extImm", 31 0, L_000001fa42234bd0;  1 drivers
v000001fa421d77a0_0 .net "funct", 5 0, L_000001fa421daf60;  1 drivers
v000001fa421d8f60_0 .net "hlt", 0 0, v000001fa42154d10_0;  1 drivers
v000001fa421d7160_0 .net "imm", 15 0, L_000001fa421db3c0;  1 drivers
v000001fa421d7980_0 .net "immediate", 31 0, L_000001fa422341d0;  1 drivers
v000001fa421d7a20_0 .net "input_clk", 0 0, v000001fa421da9c0_0;  1 drivers
v000001fa421d72a0_0 .net "instruction", 31 0, L_000001fa42235490;  1 drivers
v000001fa421d7340_0 .net "memoryReadData", 31 0, v000001fa421d3dc0_0;  1 drivers
v000001fa421d7d40_0 .net "nextPC", 31 0, L_000001fa42234950;  1 drivers
v000001fa421d7de0_0 .net "opcode", 5 0, L_000001fa421d9ca0;  1 drivers
v000001fa421d7f20_0 .net "rd", 4 0, L_000001fa421db780;  1 drivers
v000001fa421d7fc0_0 .net "readData1", 31 0, L_000001fa4215caa0;  1 drivers
v000001fa421d82e0_0 .net "readData1_w", 31 0, L_000001fa42237ff0;  1 drivers
v000001fa421d9b60_0 .net "readData2", 31 0, L_000001fa4215bf40;  1 drivers
v000001fa421da2e0_0 .net "regs0", 31 0, L_000001fa4215c100;  alias, 1 drivers
v000001fa421d9de0_0 .net "regs1", 31 0, L_000001fa4215c5d0;  alias, 1 drivers
v000001fa421dace0_0 .net "regs2", 31 0, L_000001fa4215c170;  alias, 1 drivers
v000001fa421db6e0_0 .net "regs3", 31 0, L_000001fa4215c1e0;  alias, 1 drivers
v000001fa421da880_0 .net "regs4", 31 0, L_000001fa4215c6b0;  alias, 1 drivers
v000001fa421d9e80_0 .net "regs5", 31 0, L_000001fa4215c790;  alias, 1 drivers
v000001fa421da380_0 .net "rs", 4 0, L_000001fa421da060;  1 drivers
v000001fa421d9c00_0 .net "rst", 0 0, v000001fa421daa60_0;  1 drivers
v000001fa421da4c0_0 .net "rt", 4 0, L_000001fa421d9d40;  1 drivers
v000001fa421da420_0 .net "shamt", 31 0, L_000001fa421dad80;  1 drivers
v000001fa421da920_0 .net "wire_instruction", 31 0, L_000001fa4215c410;  1 drivers
v000001fa421db000_0 .net "writeData", 31 0, L_000001fa42237b90;  1 drivers
v000001fa421d9ac0_0 .net "zero", 0 0, L_000001fa42235bb0;  1 drivers
L_000001fa421d9980 .part L_000001fa42235490, 26, 6;
L_000001fa421d9ca0 .functor MUXZ 6, L_000001fa421d9980, L_000001fa421db8a8, L_000001fa4215bfb0, C4<>;
L_000001fa421d9fc0 .cmp/eq 6, L_000001fa421d9ca0, L_000001fa421db938;
L_000001fa421db0a0 .part L_000001fa42235490, 11, 5;
L_000001fa421daec0 .functor MUXZ 5, L_000001fa421db0a0, L_000001fa421db980, L_000001fa421d9fc0, C4<>;
L_000001fa421db780 .functor MUXZ 5, L_000001fa421daec0, L_000001fa421db8f0, L_000001fa4215bdf0, C4<>;
L_000001fa421dac40 .part L_000001fa42235490, 21, 5;
L_000001fa421da060 .functor MUXZ 5, L_000001fa421dac40, L_000001fa421db9c8, L_000001fa4215ca30, C4<>;
L_000001fa421db640 .part L_000001fa42235490, 16, 5;
L_000001fa421d9d40 .functor MUXZ 5, L_000001fa421db640, L_000001fa421dba10, L_000001fa4215c330, C4<>;
L_000001fa421da740 .part L_000001fa42235490, 0, 16;
L_000001fa421db3c0 .functor MUXZ 16, L_000001fa421da740, L_000001fa421dba58, L_000001fa4215be60, C4<>;
L_000001fa421db140 .part L_000001fa42235490, 6, 5;
L_000001fa421dab00 .concat [ 5 32 0 0], L_000001fa421db140, L_000001fa421dbae8;
L_000001fa421da7e0 .functor MUXZ 37, L_000001fa421dab00, L_000001fa421dbaa0, L_000001fa4215c560, C4<>;
L_000001fa421dad80 .part L_000001fa421da7e0, 0, 32;
L_000001fa421dae20 .part L_000001fa42235490, 0, 6;
L_000001fa421daf60 .functor MUXZ 6, L_000001fa421dae20, L_000001fa421dbb30, L_000001fa4215bc30, C4<>;
L_000001fa421d9a20 .part L_000001fa42235490, 0, 26;
L_000001fa421db280 .concat [ 26 32 0 0], L_000001fa421d9a20, L_000001fa421dbbc0;
L_000001fa421db1e0 .functor MUXZ 58, L_000001fa421db280, L_000001fa421dbb78, L_000001fa4215c4f0, C4<>;
L_000001fa421db320 .part L_000001fa421db1e0, 0, 32;
L_000001fa421db460 .arith/sum 32, v000001fa421d38c0_0, L_000001fa421dbc08;
L_000001fa421db500 .cmp/eq 6, L_000001fa421d9ca0, L_000001fa421dbc50;
L_000001fa421db5a0 .cmp/eq 6, L_000001fa421d9ca0, L_000001fa421dbc98;
L_000001fa42234c70 .concat [ 32 16 0 0], L_000001fa421db320, L_000001fa421dbce0;
L_000001fa422349f0 .concat [ 6 26 0 0], L_000001fa421d9ca0, L_000001fa421dbd28;
L_000001fa42234090 .cmp/eq 32, L_000001fa422349f0, L_000001fa421dbd70;
L_000001fa42234db0 .cmp/eq 6, L_000001fa421daf60, L_000001fa421dbdb8;
L_000001fa42234590 .concat [ 32 16 0 0], L_000001fa4215caa0, L_000001fa421dbe00;
L_000001fa42234e50 .concat [ 32 16 0 0], v000001fa421d38c0_0, L_000001fa421dbe48;
L_000001fa42233910 .part L_000001fa421db3c0, 15, 1;
LS_000001fa42233f50_0_0 .concat [ 1 1 1 1], L_000001fa42233910, L_000001fa42233910, L_000001fa42233910, L_000001fa42233910;
LS_000001fa42233f50_0_4 .concat [ 1 1 1 1], L_000001fa42233910, L_000001fa42233910, L_000001fa42233910, L_000001fa42233910;
LS_000001fa42233f50_0_8 .concat [ 1 1 1 1], L_000001fa42233910, L_000001fa42233910, L_000001fa42233910, L_000001fa42233910;
LS_000001fa42233f50_0_12 .concat [ 1 1 1 1], L_000001fa42233910, L_000001fa42233910, L_000001fa42233910, L_000001fa42233910;
LS_000001fa42233f50_0_16 .concat [ 1 1 1 1], L_000001fa42233910, L_000001fa42233910, L_000001fa42233910, L_000001fa42233910;
LS_000001fa42233f50_0_20 .concat [ 1 1 1 1], L_000001fa42233910, L_000001fa42233910, L_000001fa42233910, L_000001fa42233910;
LS_000001fa42233f50_0_24 .concat [ 1 1 1 1], L_000001fa42233910, L_000001fa42233910, L_000001fa42233910, L_000001fa42233910;
LS_000001fa42233f50_0_28 .concat [ 1 1 1 1], L_000001fa42233910, L_000001fa42233910, L_000001fa42233910, L_000001fa42233910;
LS_000001fa42233f50_1_0 .concat [ 4 4 4 4], LS_000001fa42233f50_0_0, LS_000001fa42233f50_0_4, LS_000001fa42233f50_0_8, LS_000001fa42233f50_0_12;
LS_000001fa42233f50_1_4 .concat [ 4 4 4 4], LS_000001fa42233f50_0_16, LS_000001fa42233f50_0_20, LS_000001fa42233f50_0_24, LS_000001fa42233f50_0_28;
L_000001fa42233f50 .concat [ 16 16 0 0], LS_000001fa42233f50_1_0, LS_000001fa42233f50_1_4;
L_000001fa42234d10 .concat [ 16 32 0 0], L_000001fa421db3c0, L_000001fa42233f50;
L_000001fa42235350 .arith/sum 48, L_000001fa42234e50, L_000001fa42234d10;
L_000001fa422343b0 .functor MUXZ 48, L_000001fa42235350, L_000001fa42234590, L_000001fa4215c9c0, C4<>;
L_000001fa422350d0 .functor MUXZ 48, L_000001fa422343b0, L_000001fa42234c70, L_000001fa4215bca0, C4<>;
L_000001fa42233b90 .part L_000001fa422350d0, 0, 32;
L_000001fa42234ef0 .cmp/eq 2, v000001fa421cace0_0, L_000001fa421dbe90;
L_000001fa42235530 .cmp/eq 2, v000001fa421cace0_0, L_000001fa421dbed8;
L_000001fa42234f90 .cmp/eq 2, v000001fa421cace0_0, L_000001fa421dbf20;
L_000001fa42234450 .functor MUXZ 32, L_000001fa421dbfb0, L_000001fa421dbf68, L_000001fa42234f90, C4<>;
L_000001fa422355d0 .functor MUXZ 32, L_000001fa42234450, L_000001fa42233b90, L_000001fa42235530, C4<>;
L_000001fa42234950 .functor MUXZ 32, L_000001fa422355d0, L_000001fa421db460, L_000001fa42234ef0, C4<>;
L_000001fa42235490 .functor MUXZ 32, L_000001fa4215c410, L_000001fa421dc040, L_000001fa4215bd10, C4<>;
L_000001fa422344f0 .cmp/eq 6, L_000001fa421d9ca0, L_000001fa421dc118;
L_000001fa42235210 .cmp/eq 6, L_000001fa421d9ca0, L_000001fa421dc160;
L_000001fa42234270 .cmp/eq 6, L_000001fa421d9ca0, L_000001fa421dc1a8;
L_000001fa42233c30 .concat [ 16 16 0 0], L_000001fa421db3c0, L_000001fa421dc1f0;
L_000001fa422346d0 .part L_000001fa421db3c0, 15, 1;
LS_000001fa42235670_0_0 .concat [ 1 1 1 1], L_000001fa422346d0, L_000001fa422346d0, L_000001fa422346d0, L_000001fa422346d0;
LS_000001fa42235670_0_4 .concat [ 1 1 1 1], L_000001fa422346d0, L_000001fa422346d0, L_000001fa422346d0, L_000001fa422346d0;
LS_000001fa42235670_0_8 .concat [ 1 1 1 1], L_000001fa422346d0, L_000001fa422346d0, L_000001fa422346d0, L_000001fa422346d0;
LS_000001fa42235670_0_12 .concat [ 1 1 1 1], L_000001fa422346d0, L_000001fa422346d0, L_000001fa422346d0, L_000001fa422346d0;
L_000001fa42235670 .concat [ 4 4 4 4], LS_000001fa42235670_0_0, LS_000001fa42235670_0_4, LS_000001fa42235670_0_8, LS_000001fa42235670_0_12;
L_000001fa42233cd0 .concat [ 16 16 0 0], L_000001fa421db3c0, L_000001fa42235670;
L_000001fa42234bd0 .functor MUXZ 32, L_000001fa42233cd0, L_000001fa42233c30, L_000001fa4215c720, C4<>;
L_000001fa422357b0 .concat [ 6 26 0 0], L_000001fa421d9ca0, L_000001fa421dc238;
L_000001fa422352b0 .cmp/eq 32, L_000001fa422357b0, L_000001fa421dc280;
L_000001fa42233af0 .cmp/eq 6, L_000001fa421daf60, L_000001fa421dc2c8;
L_000001fa42234310 .cmp/eq 6, L_000001fa421daf60, L_000001fa421dc310;
L_000001fa42233d70 .cmp/eq 6, L_000001fa421d9ca0, L_000001fa421dc358;
L_000001fa42234130 .functor MUXZ 32, L_000001fa42234bd0, L_000001fa421dc3a0, L_000001fa42233d70, C4<>;
L_000001fa422341d0 .functor MUXZ 32, L_000001fa42234130, L_000001fa421dad80, L_000001fa4215bbc0, C4<>;
L_000001fa42233e10 .concat [ 6 26 0 0], L_000001fa421d9ca0, L_000001fa421dc3e8;
L_000001fa42234770 .cmp/eq 32, L_000001fa42233e10, L_000001fa421dc430;
L_000001fa42233eb0 .cmp/eq 6, L_000001fa421daf60, L_000001fa421dc478;
L_000001fa42233ff0 .cmp/eq 6, L_000001fa421daf60, L_000001fa421dc4c0;
L_000001fa422348b0 .cmp/eq 6, L_000001fa421d9ca0, L_000001fa421dc508;
L_000001fa42237af0 .functor MUXZ 32, L_000001fa4215caa0, v000001fa421d38c0_0, L_000001fa422348b0, C4<>;
L_000001fa42237ff0 .functor MUXZ 32, L_000001fa42237af0, L_000001fa4215bf40, L_000001fa4215c8e0, C4<>;
S_000001fa420e4460 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001fa42169c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fa42160a20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fa4215c800 .functor NOT 1, v000001fa42153e10_0, C4<0>, C4<0>, C4<0>;
v000001fa421550d0_0 .net *"_ivl_0", 0 0, L_000001fa4215c800;  1 drivers
v000001fa42153b90_0 .net "in1", 31 0, L_000001fa4215bf40;  alias, 1 drivers
v000001fa42155710_0 .net "in2", 31 0, L_000001fa422341d0;  alias, 1 drivers
v000001fa42154590_0 .net "out", 31 0, L_000001fa42234630;  alias, 1 drivers
v000001fa42155670_0 .net "s", 0 0, v000001fa42153e10_0;  alias, 1 drivers
L_000001fa42234630 .functor MUXZ 32, L_000001fa422341d0, L_000001fa4215bf40, L_000001fa4215c800, C4<>;
S_000001fa420e45f0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001fa42169c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001fa4217c440 .param/l "RType" 0 4 2, C4<000000>;
P_000001fa4217c478 .param/l "add" 0 4 5, C4<100000>;
P_000001fa4217c4b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fa4217c4e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001fa4217c520 .param/l "and_" 0 4 5, C4<100100>;
P_000001fa4217c558 .param/l "andi" 0 4 8, C4<001100>;
P_000001fa4217c590 .param/l "beq" 0 4 10, C4<000100>;
P_000001fa4217c5c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fa4217c600 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fa4217c638 .param/l "j" 0 4 12, C4<000010>;
P_000001fa4217c670 .param/l "jal" 0 4 12, C4<000011>;
P_000001fa4217c6a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fa4217c6e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001fa4217c718 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fa4217c750 .param/l "or_" 0 4 5, C4<100101>;
P_000001fa4217c788 .param/l "ori" 0 4 8, C4<001101>;
P_000001fa4217c7c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fa4217c7f8 .param/l "sll" 0 4 6, C4<000000>;
P_000001fa4217c830 .param/l "slt" 0 4 5, C4<101010>;
P_000001fa4217c868 .param/l "slti" 0 4 8, C4<101010>;
P_000001fa4217c8a0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fa4217c8d8 .param/l "sub" 0 4 5, C4<100010>;
P_000001fa4217c910 .param/l "subu" 0 4 5, C4<100011>;
P_000001fa4217c948 .param/l "sw" 0 4 8, C4<101011>;
P_000001fa4217c980 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fa4217c9b8 .param/l "xori" 0 4 8, C4<001110>;
v000001fa42155170_0 .var "ALUOp", 3 0;
v000001fa42153e10_0 .var "ALUSrc", 0 0;
v000001fa42153eb0_0 .var "MemReadEn", 0 0;
v000001fa421549f0_0 .var "MemWriteEn", 0 0;
v000001fa42154a90_0 .var "MemtoReg", 0 0;
v000001fa421557b0_0 .var "RegDst", 0 0;
v000001fa42154630_0 .var "RegWriteEn", 0 0;
v000001fa42155210_0 .net "funct", 5 0, L_000001fa421daf60;  alias, 1 drivers
v000001fa42154d10_0 .var "hlt", 0 0;
v000001fa42154db0_0 .net "opcode", 5 0, L_000001fa421d9ca0;  alias, 1 drivers
v000001fa421552b0_0 .net "rst", 0 0, v000001fa421daa60_0;  alias, 1 drivers
E_000001fa421608a0 .event anyedge, v000001fa421552b0_0, v000001fa42154db0_0, v000001fa42155210_0;
S_000001fa420e1b00 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000001fa42169c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001fa42160ae0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001fa4215c410 .functor BUFZ 32, L_000001fa42235710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa42155350_0 .net "Data_Out", 31 0, L_000001fa4215c410;  alias, 1 drivers
v000001fa42155850 .array "InstMem", 0 1023, 31 0;
v000001fa42154450_0 .net *"_ivl_0", 31 0, L_000001fa42235710;  1 drivers
v000001fa421553f0_0 .net *"_ivl_3", 9 0, L_000001fa422353f0;  1 drivers
v000001fa421544f0_0 .net *"_ivl_4", 11 0, L_000001fa422339b0;  1 drivers
L_000001fa421dbff8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fa42155490_0 .net *"_ivl_7", 1 0, L_000001fa421dbff8;  1 drivers
v000001fa42153f50_0 .net "addr", 31 0, v000001fa421d38c0_0;  alias, 1 drivers
v000001fa4212e970_0 .var/i "i", 31 0;
L_000001fa42235710 .array/port v000001fa42155850, L_000001fa422339b0;
L_000001fa422353f0 .part v000001fa421d38c0_0, 0, 10;
L_000001fa422339b0 .concat [ 10 2 0 0], L_000001fa422353f0, L_000001fa421dbff8;
S_000001fa420e1c90 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001fa42169c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001fa4215caa0 .functor BUFZ 32, L_000001fa42235170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa4215bf40 .functor BUFZ 32, L_000001fa42233a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa421cab00_1 .array/port v000001fa421cab00, 1;
L_000001fa4215c100 .functor BUFZ 32, v000001fa421cab00_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa421cab00_2 .array/port v000001fa421cab00, 2;
L_000001fa4215c5d0 .functor BUFZ 32, v000001fa421cab00_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa421cab00_3 .array/port v000001fa421cab00, 3;
L_000001fa4215c170 .functor BUFZ 32, v000001fa421cab00_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa421cab00_4 .array/port v000001fa421cab00, 4;
L_000001fa4215c1e0 .functor BUFZ 32, v000001fa421cab00_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa421cab00_5 .array/port v000001fa421cab00, 5;
L_000001fa4215c6b0 .functor BUFZ 32, v000001fa421cab00_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa421cab00_6 .array/port v000001fa421cab00, 6;
L_000001fa4215c790 .functor BUFZ 32, v000001fa421cab00_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa421cb3c0_0 .net *"_ivl_0", 31 0, L_000001fa42235170;  1 drivers
v000001fa421cac40_0 .net *"_ivl_10", 6 0, L_000001fa42234a90;  1 drivers
L_000001fa421dc0d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fa421ca240_0 .net *"_ivl_13", 1 0, L_000001fa421dc0d0;  1 drivers
v000001fa421cba00_0 .net *"_ivl_2", 6 0, L_000001fa42234b30;  1 drivers
L_000001fa421dc088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fa421cbaa0_0 .net *"_ivl_5", 1 0, L_000001fa421dc088;  1 drivers
v000001fa421ca4c0_0 .net *"_ivl_8", 31 0, L_000001fa42233a50;  1 drivers
v000001fa421ca9c0_0 .net "clk", 0 0, L_000001fa4215c090;  alias, 1 drivers
v000001fa421ca1a0_0 .var/i "i", 31 0;
v000001fa421cbc80_0 .net "readData1", 31 0, L_000001fa4215caa0;  alias, 1 drivers
v000001fa421ca740_0 .net "readData2", 31 0, L_000001fa4215bf40;  alias, 1 drivers
v000001fa421caa60_0 .net "readRegister1", 4 0, L_000001fa421da060;  alias, 1 drivers
v000001fa421cbb40_0 .net "readRegister2", 4 0, L_000001fa421d9d40;  alias, 1 drivers
v000001fa421cab00 .array "registers", 31 0, 31 0;
v000001fa421cb500_0 .net "regs0", 31 0, L_000001fa4215c100;  alias, 1 drivers
v000001fa421ca060_0 .net "regs1", 31 0, L_000001fa4215c5d0;  alias, 1 drivers
v000001fa421cb960_0 .net "regs2", 31 0, L_000001fa4215c170;  alias, 1 drivers
v000001fa421cbbe0_0 .net "regs3", 31 0, L_000001fa4215c1e0;  alias, 1 drivers
v000001fa421ca880_0 .net "regs4", 31 0, L_000001fa4215c6b0;  alias, 1 drivers
v000001fa421cb820_0 .net "regs5", 31 0, L_000001fa4215c790;  alias, 1 drivers
v000001fa421cb5a0_0 .net "rst", 0 0, v000001fa421daa60_0;  alias, 1 drivers
v000001fa421caf60_0 .net "we", 0 0, v000001fa42154630_0;  alias, 1 drivers
v000001fa421cbf00_0 .net "writeData", 31 0, L_000001fa42237b90;  alias, 1 drivers
v000001fa421cbd20_0 .net "writeRegister", 4 0, L_000001fa42235030;  alias, 1 drivers
E_000001fa42160360/0 .event negedge, v000001fa421552b0_0;
E_000001fa42160360/1 .event posedge, v000001fa421ca9c0_0;
E_000001fa42160360 .event/or E_000001fa42160360/0, E_000001fa42160360/1;
L_000001fa42235170 .array/port v000001fa421cab00, L_000001fa42234b30;
L_000001fa42234b30 .concat [ 5 2 0 0], L_000001fa421da060, L_000001fa421dc088;
L_000001fa42233a50 .array/port v000001fa421cab00, L_000001fa42234a90;
L_000001fa42234a90 .concat [ 5 2 0 0], L_000001fa421d9d40, L_000001fa421dc0d0;
S_000001fa420cdc50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001fa420e1c90;
 .timescale 0 0;
v000001fa4212edd0_0 .var/i "i", 31 0;
S_000001fa420cdde0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001fa42169c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001fa4215ff60 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001fa4215c480 .functor NOT 1, v000001fa421557b0_0, C4<0>, C4<0>, C4<0>;
v000001fa421cbdc0_0 .net *"_ivl_0", 0 0, L_000001fa4215c480;  1 drivers
v000001fa421ca560_0 .net "in1", 4 0, L_000001fa421d9d40;  alias, 1 drivers
v000001fa421cb8c0_0 .net "in2", 4 0, L_000001fa421db780;  alias, 1 drivers
v000001fa421cbe60_0 .net "out", 4 0, L_000001fa42235030;  alias, 1 drivers
v000001fa421caba0_0 .net "s", 0 0, v000001fa421557b0_0;  alias, 1 drivers
L_000001fa42235030 .functor MUXZ 5, L_000001fa421db780, L_000001fa421d9d40, L_000001fa4215c480, C4<>;
S_000001fa42116a50 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001fa42169c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fa4215fea0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fa42239e00 .functor NOT 1, v000001fa42154a90_0, C4<0>, C4<0>, C4<0>;
v000001fa421ca100_0 .net *"_ivl_0", 0 0, L_000001fa42239e00;  1 drivers
v000001fa421ca920_0 .net "in1", 31 0, v000001fa421ca7e0_0;  alias, 1 drivers
v000001fa421ca2e0_0 .net "in2", 31 0, v000001fa421d3dc0_0;  alias, 1 drivers
v000001fa421caec0_0 .net "out", 31 0, L_000001fa42237b90;  alias, 1 drivers
v000001fa421cb320_0 .net "s", 0 0, v000001fa42154a90_0;  alias, 1 drivers
L_000001fa42237b90 .functor MUXZ 32, v000001fa421d3dc0_0, v000001fa421ca7e0_0, L_000001fa42239e00, C4<>;
S_000001fa42116be0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001fa42169c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001fa420c6af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001fa420c6b28 .param/l "AND" 0 9 12, C4<0010>;
P_000001fa420c6b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001fa420c6b98 .param/l "OR" 0 9 12, C4<0011>;
P_000001fa420c6bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001fa420c6c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001fa420c6c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001fa420c6c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001fa420c6cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001fa420c6ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001fa420c6d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001fa420c6d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001fa421dc550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa421ca380_0 .net/2u *"_ivl_0", 31 0, L_000001fa421dc550;  1 drivers
v000001fa421ca6a0_0 .net "opSel", 3 0, v000001fa42155170_0;  alias, 1 drivers
v000001fa421ca420_0 .net "operand1", 31 0, L_000001fa42237ff0;  alias, 1 drivers
v000001fa421cb640_0 .net "operand2", 31 0, L_000001fa42234630;  alias, 1 drivers
v000001fa421ca7e0_0 .var "result", 31 0;
v000001fa421ca600_0 .net "zero", 0 0, L_000001fa42235bb0;  alias, 1 drivers
E_000001fa421600e0 .event anyedge, v000001fa42155170_0, v000001fa421ca420_0, v000001fa42154590_0;
L_000001fa42235bb0 .cmp/eq 32, v000001fa421ca7e0_0, L_000001fa421dc550;
S_000001fa420c6da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001fa42169c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001fa4217ea10 .param/l "RType" 0 4 2, C4<000000>;
P_000001fa4217ea48 .param/l "add" 0 4 5, C4<100000>;
P_000001fa4217ea80 .param/l "addi" 0 4 8, C4<001000>;
P_000001fa4217eab8 .param/l "addu" 0 4 5, C4<100001>;
P_000001fa4217eaf0 .param/l "and_" 0 4 5, C4<100100>;
P_000001fa4217eb28 .param/l "andi" 0 4 8, C4<001100>;
P_000001fa4217eb60 .param/l "beq" 0 4 10, C4<000100>;
P_000001fa4217eb98 .param/l "bne" 0 4 10, C4<000101>;
P_000001fa4217ebd0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fa4217ec08 .param/l "j" 0 4 12, C4<000010>;
P_000001fa4217ec40 .param/l "jal" 0 4 12, C4<000011>;
P_000001fa4217ec78 .param/l "jr" 0 4 6, C4<001000>;
P_000001fa4217ecb0 .param/l "lw" 0 4 8, C4<100011>;
P_000001fa4217ece8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fa4217ed20 .param/l "or_" 0 4 5, C4<100101>;
P_000001fa4217ed58 .param/l "ori" 0 4 8, C4<001101>;
P_000001fa4217ed90 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fa4217edc8 .param/l "sll" 0 4 6, C4<000000>;
P_000001fa4217ee00 .param/l "slt" 0 4 5, C4<101010>;
P_000001fa4217ee38 .param/l "slti" 0 4 8, C4<101010>;
P_000001fa4217ee70 .param/l "srl" 0 4 6, C4<000010>;
P_000001fa4217eea8 .param/l "sub" 0 4 5, C4<100010>;
P_000001fa4217eee0 .param/l "subu" 0 4 5, C4<100011>;
P_000001fa4217ef18 .param/l "sw" 0 4 8, C4<101011>;
P_000001fa4217ef50 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fa4217ef88 .param/l "xori" 0 4 8, C4<001110>;
v000001fa421cace0_0 .var "PCsrc", 1 0;
v000001fa421cad80_0 .net "excep_flag", 0 0, o000001fa42181888;  alias, 0 drivers
v000001fa421cae20_0 .net "funct", 5 0, L_000001fa421daf60;  alias, 1 drivers
v000001fa421cb000_0 .net "opcode", 5 0, L_000001fa421d9ca0;  alias, 1 drivers
v000001fa421cb0a0_0 .net "operand1", 31 0, L_000001fa4215caa0;  alias, 1 drivers
v000001fa421cb140_0 .net "operand2", 31 0, L_000001fa42234630;  alias, 1 drivers
v000001fa421cb1e0_0 .net "rst", 0 0, v000001fa421daa60_0;  alias, 1 drivers
E_000001fa42160060/0 .event anyedge, v000001fa421552b0_0, v000001fa421cad80_0, v000001fa42154db0_0, v000001fa421cbc80_0;
E_000001fa42160060/1 .event anyedge, v000001fa42154590_0, v000001fa42155210_0;
E_000001fa42160060 .event/or E_000001fa42160060/0, E_000001fa42160060/1;
S_000001fa420fae80 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000001fa42169c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001fa421cb280 .array "DataMem", 0 1023, 31 0;
v000001fa421cb460_0 .net "address", 31 0, v000001fa421ca7e0_0;  alias, 1 drivers
v000001fa421cb6e0_0 .net "clock", 0 0, L_000001fa4211aca0;  1 drivers
v000001fa421cb780_0 .net "data", 31 0, L_000001fa4215bf40;  alias, 1 drivers
v000001fa421d3c80_0 .var/i "i", 31 0;
v000001fa421d3dc0_0 .var "q", 31 0;
v000001fa421d31e0_0 .net "rden", 0 0, v000001fa42153eb0_0;  alias, 1 drivers
v000001fa421d4c20_0 .net "wren", 0 0, v000001fa421549f0_0;  alias, 1 drivers
E_000001fa4215fe60 .event posedge, v000001fa421cb6e0_0;
S_000001fa420fb010 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001fa42169c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001fa421602a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001fa421d3640_0 .net "PCin", 31 0, L_000001fa42234950;  alias, 1 drivers
v000001fa421d38c0_0 .var "PCout", 31 0;
v000001fa421d4d60_0 .net "clk", 0 0, L_000001fa4215c090;  alias, 1 drivers
v000001fa421d3500_0 .net "rst", 0 0, v000001fa421daa60_0;  alias, 1 drivers
    .scope S_000001fa420c6da0;
T_0 ;
    %wait E_000001fa42160060;
    %load/vec4 v000001fa421cb1e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fa421cace0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fa421cad80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fa421cace0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001fa421cb000_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001fa421cb0a0_0;
    %load/vec4 v000001fa421cb140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001fa421cb000_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001fa421cb0a0_0;
    %load/vec4 v000001fa421cb140_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001fa421cb000_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001fa421cb000_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001fa421cb000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001fa421cae20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fa421cace0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fa421cace0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fa420fb010;
T_1 ;
    %wait E_000001fa42160360;
    %load/vec4 v000001fa421d3500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fa421d38c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fa421d3640_0;
    %assign/vec4 v000001fa421d38c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fa420e1b00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4212e970_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001fa4212e970_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fa4212e970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %load/vec4 v000001fa4212e970_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4212e970_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa42155850, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001fa420e45f0;
T_3 ;
    %wait E_000001fa421608a0;
    %load/vec4 v000001fa421552b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001fa42154d10_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa42153e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa42154630_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa421549f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa42154a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa42153eb0_0, 0;
    %assign/vec4 v000001fa421557b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001fa42154d10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001fa42155170_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001fa42153e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fa42154630_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fa421549f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fa42154a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fa42153eb0_0, 0, 1;
    %store/vec4 v000001fa421557b0_0, 0, 1;
    %load/vec4 v000001fa42154db0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42154d10_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa421557b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42154630_0, 0;
    %load/vec4 v000001fa42155210_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42153e10_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42153e10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42154630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa421557b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42153e10_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42154630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa421557b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42153e10_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42154630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42153e10_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42154630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42153e10_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42154630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42153e10_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42154630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42153e10_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42153eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42154630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42153e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42154a90_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa421549f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa42153e10_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fa42155170_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fa420e1c90;
T_4 ;
    %wait E_000001fa42160360;
    %fork t_1, S_000001fa420cdc50;
    %jmp t_0;
    .scope S_000001fa420cdc50;
t_1 ;
    %load/vec4 v000001fa421cb5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa4212edd0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fa4212edd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fa4212edd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cab00, 0, 4;
    %load/vec4 v000001fa4212edd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa4212edd0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fa421caf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fa421cbf00_0;
    %load/vec4 v000001fa421cbd20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cab00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cab00, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001fa420e1c90;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fa420e1c90;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa421ca1a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fa421ca1a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fa421ca1a0_0;
    %ix/getv/s 4, v000001fa421ca1a0_0;
    %load/vec4a v000001fa421cab00, 4;
    %ix/getv/s 4, v000001fa421ca1a0_0;
    %load/vec4a v000001fa421cab00, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fa421ca1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa421ca1a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001fa42116be0;
T_6 ;
    %wait E_000001fa421600e0;
    %load/vec4 v000001fa421ca6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fa421ca7e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001fa421ca420_0;
    %load/vec4 v000001fa421cb640_0;
    %add;
    %assign/vec4 v000001fa421ca7e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001fa421ca420_0;
    %load/vec4 v000001fa421cb640_0;
    %sub;
    %assign/vec4 v000001fa421ca7e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001fa421ca420_0;
    %load/vec4 v000001fa421cb640_0;
    %and;
    %assign/vec4 v000001fa421ca7e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001fa421ca420_0;
    %load/vec4 v000001fa421cb640_0;
    %or;
    %assign/vec4 v000001fa421ca7e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001fa421ca420_0;
    %load/vec4 v000001fa421cb640_0;
    %xor;
    %assign/vec4 v000001fa421ca7e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001fa421ca420_0;
    %load/vec4 v000001fa421cb640_0;
    %or;
    %inv;
    %assign/vec4 v000001fa421ca7e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fa421ca420_0;
    %load/vec4 v000001fa421cb640_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001fa421ca7e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001fa421cb640_0;
    %load/vec4 v000001fa421ca420_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001fa421ca7e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001fa421ca420_0;
    %ix/getv 4, v000001fa421cb640_0;
    %shiftl 4;
    %assign/vec4 v000001fa421ca7e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fa421ca420_0;
    %ix/getv 4, v000001fa421cb640_0;
    %shiftr 4;
    %assign/vec4 v000001fa421ca7e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fa420fae80;
T_7 ;
    %wait E_000001fa4215fe60;
    %load/vec4 v000001fa421d31e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fa421cb460_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fa421cb280, 4;
    %assign/vec4 v000001fa421d3dc0_0, 0;
T_7.0 ;
    %load/vec4 v000001fa421d4c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fa421cb780_0;
    %ix/getv 3, v000001fa421cb460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cb280, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fa420fae80;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cb280, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cb280, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cb280, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cb280, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cb280, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cb280, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cb280, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cb280, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cb280, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa421cb280, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001fa420fae80;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa421d3c80_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fa421d3c80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001fa421d3c80_0;
    %load/vec4a v000001fa421cb280, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000001fa421d3c80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fa421d3c80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa421d3c80_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001fa42169c60;
T_10 ;
    %wait E_000001fa42160360;
    %load/vec4 v000001fa421d9c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa421d8240_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fa421d8240_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fa421d8240_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fa42168bb0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa421da9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa421daa60_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001fa42168bb0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001fa421da9c0_0;
    %inv;
    %assign/vec4 v000001fa421da9c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fa42168bb0;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa421daa60_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa421daa60_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001fa421da560_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
