<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//ENhttp://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Power Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper { width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre;  border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Power Messages</a>
</li>
<li><a href="#Summary" style=" font-size: 16px;">Power Summary</a>
<ul>
<li><a href="#Power_Info" style=" font-size: 14px;">Power Information</a></li>
<li><a href="#Thermal_Info" style=" font-size: 14px;">Thermal Information</a></li>
<li><a href="#Configure_Info" style=" font-size: 14px;">Configure Information</a></li>
<li><a href="#Supply_Summary" style=" font-size: 14px;">Supply Information</a></li>
</ul>
</li>
<li><a href="#Detail" style=" font-size: 16px;">Power Details</a>
<ul>
<li><a href="#By_Block_Type" style=" font-size: 14px;">Power By Block Type</a></li>
<li><a href="#By_Hierarchy" style=" font-size: 14px;">Power By Hierarchy</a></li>
<li><a href="#By_Clock_Domain" style=" font-size: 14px;">Power By Clock Domain</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Power Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Power Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\hbird\xianshi_1\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\hbird\xianshi_1\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>E:\hbird\xianshi_1\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun 12 12:42:49 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Power Summary</a></h1>
<h2><a name="Power_Info">Power Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Total Power (mW)</td>
<td>555.734</td>
</tr>
<tr>
<td class="label">Quiescent Power (mW)</td>
<td>92.187</td>
</tr>
<tr>
<td class="label">Dynamic Power (mW)</td>
<td>463.548</td>
</tr>
</table>
<h2><a name="Thermal_Info">Thermal Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Junction Temperature</td>
<td>42.795</td>
</tr>
<tr>
<td class="label">Theta JA</td>
<td>32.020</td>
</tr>
<tr>
<td class="label">Max Allowed Ambient Temperature</td>
<td>67.205</td>
</tr>
</table>
<h2><a name="Configure_Info">Configure Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Default IO Toggle Rate</td>
<td>0.125</td>
</tr>
<td class="label">Default Remain Toggle Rate</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Use Vectorless Estimation</td>
<td>false</td>
</tr>
<tr>
<td class="label">Filter Glitches</td>
<td>false</td>
</tr>
<tr>
<td class="label">Related Vcd File</td>
<td></td>
</tr>
<tr>
<td class="label">Related Saif File</td>
<td></td>
</tr>
<tr>
<td class="label">Use Custom Theta JA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Air Flow</td>
<td>LFM_0</td>
</tr>
<tr>
<td class="label">Heat Sink</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta SA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Board Thermal Model</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta JB</td>
<td>false</td>
</tr>
<tr>
<td class="label">Ambient Temperature</td>
<td>25.000
</tr>
</table>
<h2><a name="Supply_Summary">Supply Information:</a></h2>
<table class="summary_table">
<tr>
<th class="label">Voltage Source</th>
<th class="label">Voltage</th>
<th class="label">Dynamic Current(mA)</th>
<th class="label">Quiescent Current(mA)</th>
<th class="label">Power(mW)</th>
</tr>
<tr>
<td>VCC</td>
<td>1.000</td>
<td>413.120</td>
<td>61.460</td>
<td>474.579</td>
</tr>
<tr>
<td>VCCX</td>
<td>2.500</td>
<td>12.147</td>
<td>11.364</td>
<td>58.776</td>
</tr>
<tr>
<td>VCCIO15</td>
<td>1.500</td>
<td>11.063</td>
<td>0.495</td>
<td>17.338</td>
</tr>
<tr>
<td>VCCIO33</td>
<td>3.300</td>
<td>1.050</td>
<td>0.477</td>
<td>5.042</td>
</tr>
</table>
<h1><a name="Detail">Power Details</a></h1>
<h2><a name="By_Block_Type">Power By Block Type:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Block Type</th>
<th class="label">Total Power(mW)</th>
<th class="label">Static Power(mW)</th>
<th class="label">Average Toggle Rate(millions of transitions/sec)</th>
</tr>
<tr>
<td>Logic</td>
<td>9.456</td>
<td>NA</td>
<td>10.910</td>
</tr>
<tr>
<td>IO</td>
<td>77.251
<td>14.184
<td>38.102
</tr>
<tr>
<td>BSRAM</td>
<td>229.203
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>PLL</td>
<td>45.293
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DLL</td>
<td>92.160
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DQS</td>
<td>231.300
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DSP</td>
<td>24.206
<td>NA</td>
<td>10.741
</tr>
</table>
<h2><a name="By_Hierarchy">Power By Hierarchy:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Hierarchy Entity</th>
<th class="label">Total Power(mW)</th>
<th class="label">Block Dynamic Power(mW)</th>
</tr>
<tr>
<td>top</td>
<td>631.618</td>
<td>631.618(631.614)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/</td>
<td>457.388</td>
<td>457.388(457.388)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/</td>
<td>457.388</td>
<td>457.388(457.388)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/</td>
<td>455.808</td>
<td>455.808(363.283)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr3_sync/</td>
<td>0.008</td>
<td>0.008(0.000)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/</td>
<td>0.583</td>
<td>0.583(0.000)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/</td>
<td>362.692</td>
<td>362.692(362.685)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/</td>
<td>246.704</td>
<td>246.704(246.696)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/</td>
<td>115.655</td>
<td>115.655(0.000)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_in_fifo/</td>
<td>65.520</td>
<td>65.520(0.000)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_out_fifo/</td>
<td>65.521</td>
<td>65.521(0.000)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/</td>
<td>115.659</td>
<td>115.659(115.650)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/</td>
<td>115.650</td>
<td>115.650(0.000)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/</td>
<td>0.219</td>
<td>0.219(0.154)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_cmd_fifo/</td>
<td>0.154</td>
<td>0.154(0.000)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_fifo_ctrl/</td>
<td>0.103</td>
<td>0.103(0.000)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/</td>
<td>1.580</td>
<td>1.580(1.320)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_cmd0/</td>
<td>0.320</td>
<td>0.320(0.000)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_rd_data0/</td>
<td>0.195</td>
<td>0.195(0.000)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_wr_data0/</td>
<td>0.307</td>
<td>0.307(0.305)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/</td>
<td>0.305</td>
<td>0.305(0.000)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gwmc_bank_ctrl/</td>
<td>0.376</td>
<td>0.376(0.000)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gwmc_rank_ctrl/</td>
<td>0.088</td>
<td>0.088(0.000)</td>
<tr>
<td>top/DDR3_Memory_Interface_Top_inst/gw3_top/u_gwmc_top/gwmc_timing_ctrl/</td>
<td>0.034</td>
<td>0.034(0.000)</td>
<tr>
<td>top/Video_Frame_Buffer_Top_inst/</td>
<td>98.233</td>
<td>98.233(98.233)</td>
<tr>
<td>top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/</td>
<td>98.233</td>
<td>98.233(98.233)</td>
<tr>
<td>top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/</td>
<td>97.941</td>
<td>97.941(97.941)</td>
<tr>
<td>top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/</td>
<td>0.019</td>
<td>0.019(0.000)</td>
<tr>
<td>top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/</td>
<td>35.806</td>
<td>35.806(35.689)</td>
<tr>
<td>top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/</td>
<td>35.682</td>
<td>35.682(0.000)</td>
<tr>
<td>top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/</td>
<td>0.006</td>
<td>0.006(0.000)</td>
<tr>
<td>top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/</td>
<td>62.116</td>
<td>62.116(62.023)</td>
<tr>
<td>top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/</td>
<td>61.961</td>
<td>61.961(0.000)</td>
<tr>
<td>top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/</td>
<td>0.062</td>
<td>0.062(0.000)</td>
<tr>
<td>top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/</td>
<td>0.293</td>
<td>0.293(0.000)</td>
<tr>
<td>top/cmos_8_16bit_m0/</td>
<td>0.021</td>
<td>0.021(0.000)</td>
<tr>
<td>top/cmos_pll_m0/</td>
<td>2.510</td>
<td>2.510(0.000)</td>
<tr>
<td>top/i2c_config_m0/</td>
<td>0.266</td>
<td>0.266(0.257)</td>
<tr>
<td>top/i2c_config_m0/i2c_master_top_m0/</td>
<td>0.257</td>
<td>0.257(0.083)</td>
<tr>
<td>top/i2c_config_m0/i2c_master_top_m0/byte_controller/</td>
<td>0.083</td>
<td>0.083(0.067)</td>
<tr>
<td>top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/</td>
<td>0.067</td>
<td>0.067(0.000)</td>
<tr>
<td>top/mem_pll_m0/</td>
<td>41.841</td>
<td>41.841(0.000)</td>
<tr>
<td>top/syn_gen_inst/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>top/sys_pll_m0/</td>
<td>0.941</td>
<td>0.941(0.000)</td>
<tr>
<td>top/u_VIP_Sobel_Edge_Detector/</td>
<td>10.485</td>
<td>10.485(5.580)</td>
<tr>
<td>top/u_VIP_Sobel_Edge_Detector/u_SQRT/</td>
<td>3.057</td>
<td>3.057(0.000)</td>
<tr>
<td>top/u_VIP_Sobel_Edge_Detector/u_VIP_Matrix_Generate_3X3_8Bit/</td>
<td>2.523</td>
<td>2.523(2.409)</td>
<tr>
<td>top/u_VIP_Sobel_Edge_Detector/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/</td>
<td>2.409</td>
<td>2.409(2.306)</td>
<tr>
<td>top/u_VIP_Sobel_Edge_Detector/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_1/</td>
<td>1.153</td>
<td>1.153(0.000)</td>
<tr>
<td>top/u_VIP_Sobel_Edge_Detector/u_VIP_Matrix_Generate_3X3_8Bit/u_Line_Shift_RAM_8Bit/u_ram_1024x8_2/</td>
<td>1.153</td>
<td>1.153(0.000)</td>
<tr>
<td>top/u_binarization/</td>
<td>0.005</td>
<td>0.005(0.000)</td>
<tr>
<td>top/u_cmos_data/</td>
<td>0.040</td>
<td>0.040(0.000)</td>
<tr>
<td>top/u_digital_recognition/</td>
<td>10.978</td>
<td>10.978(0.000)</td>
<tr>
<td>top/u_out_data/</td>
<td>0.017</td>
<td>0.017(0.000)</td>
<tr>
<td>top/u_projection/</td>
<td>0.617</td>
<td>0.617(0.195)</td>
<tr>
<td>top/u_projection/u_col_border_myram/</td>
<td>0.018</td>
<td>0.018(0.000)</td>
<tr>
<td>top/u_projection/u_h_myram/</td>
<td>0.094</td>
<td>0.094(0.000)</td>
<tr>
<td>top/u_projection/u_row_border_myram/</td>
<td>0.016</td>
<td>0.016(0.000)</td>
<tr>
<td>top/u_projection/u_v_myram/</td>
<td>0.067</td>
<td>0.067(0.000)</td>
<tr>
<td>top/u_rgb2ycbcr/</td>
<td>7.339</td>
<td>7.339(0.000)</td>
<tr>
<td>top/u_rom_data_0/</td>
<td>0.092</td>
<td>0.092(0.000)</td>
<tr>
<td>top/u_rom_data_1/</td>
<td>0.092</td>
<td>0.092(0.000)</td>
<tr>
<td>top/u_rom_data_2/</td>
<td>0.092</td>
<td>0.092(0.000)</td>
<tr>
<td>top/u_rom_data_3/</td>
<td>0.092</td>
<td>0.092(0.000)</td>
<tr>
<td>top/u_rom_data_4/</td>
<td>0.092</td>
<td>0.092(0.000)</td>
<tr>
<td>top/u_rom_data_5/</td>
<td>0.092</td>
<td>0.092(0.000)</td>
<tr>
<td>top/u_rom_data_6/</td>
<td>0.092</td>
<td>0.092(0.000)</td>
<tr>
<td>top/u_rom_data_7/</td>
<td>0.092</td>
<td>0.092(0.000)</td>
<tr>
<td>top/u_rom_data_8/</td>
<td>0.092</td>
<td>0.092(0.000)</td>
<tr>
<td>top/u_rom_data_9/</td>
<td>0.092</td>
<td>0.092(0.000)</td>
</table>
<h2><a name="By_Clock_Domain">Power By Clock Domain:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Domain</th>
<th class="label">Clock Frequency(Mhz)</th>
<th class="label">Total Dynamic Power(mW)</th>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>100.000</td>
<td>58.552</td>
</tr>
<tr>
<td>clk</td>
<td>27.000</td>
<td>2.780</td>
</tr>
<tr>
<td>u_projection/n82_15</td>
<td>100.000</td>
<td>0.031</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>1.000</td>
<td>0.000</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>100.000</td>
<td>0.024</td>
</tr>
<tr>
<td>u_digital_recognition/n766_3</td>
<td>100.000</td>
<td>0.016</td>
</tr>
<tr>
<td>project_done_flag_Z</td>
<td>100.000</td>
<td>0.051</td>
</tr>
<tr>
<td>u_digital_recognition/n768_15</td>
<td>100.000</td>
<td>0.016</td>
</tr>
<tr>
<td>u_digital_recognition/n767_3</td>
<td>100.000</td>
<td>0.015</td>
</tr>
<tr>
<td>u_digital_recognition/n765_4</td>
<td>100.000</td>
<td>0.015</td>
</tr>
<tr>
<td>u_digital_recognition/row_cnt[0]</td>
<td>100.000</td>
<td>0.013</td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000</td>
<td>200.024</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>9.000</td>
<td>3.946</td>
</tr>
<tr>
<td>NO CLOCK DOMAIN</td>
<td>0.000</td>
<td>0.000</td>
</tr>
<tr>
<td>mem_clk</td>
<td>400.000</td>
<td>323.514</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>24.000</td>
<td>42.782</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
