<module name="DISPC_COMMON" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DISPC_REVISION" acronym="DISPC_REVISION" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="0x82" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="DISPC_SYSCONFIG" acronym="DISPC_SYSCONFIG" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="MIDLEMODE" width="2" begin="13" end="12" resetval="0x2" description="Master interface power management, standby/wait control 0h (R/W) = Force-standby.MStandby is only asserted when the module is disabled. MStandby is only asserted when the module is disabled. 1h (R/W) = No-Standby:MStandby is never asserted. 2h (R/W) = Smart-Standby.MStandby is asserted based on the internal activity of the module 3h (R/W) = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="CLOCKACTIVITY" width="2" begin="9" end="8" resetval="0x0" description="Clocks activity during wake up mode period 0h (R/W) = OCP and Functional clocks can be switched off 1h (R/W) = Functional clocks can be switched off and OCP clocks are mantained during wake up period 2h (R/W) = OCP clocks can be switched off and Functional clocks are maintained during wake up period 3h (R/W) = OCP and Functional clocks are maintained during wake up period" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="WARMRESET" width="1" begin="5" end="5" resetval="0x0" description="Warm reset. Set this bit to 1 triggers a module warm reset. The bit is automatically reset by the hardware. During reads, it always returns 0. The warm reset keep the configuration registers unchanged. 0h (R/W) = Normal mode 1h (R/W) = The warmreset is set" range="" rwaccess="RW"/>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Slave interface power management, Idle req/ack control 0h (R/W) = Force-idle.An idle request is acknowledged unconditionally 1h (R/W) = No-idle. An idle request is never acknowledged . 2h (R/W) = Smart-idle. Acknowledgement to an idle request is given based on the internal activity of the module. 3h (R/W) = Reserved" range="" rwaccess="RW"/>
    <bitfield id="ENWAKEUP" width="1" begin="2" end="2" resetval="0x0" description="WakeUp feature control. 0h (R/W) = Wakeup is disabled 1h (R/W) = Wakeup is enabled" range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset. Set this bit to 1 to trigger a module reset. The bit is automatically reset by the hardware. During reads, it always returns 0. 0h (R/W) = Normal mode 1h (R/W) = The module is reset" range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal OCP clock gating strategy 0h (R/W) = OCP clock is free-running 1h (R/W) = Automatic OCP clocks gating strategy is applied, based on the OCP interface activity. Automatic functional clock gating is also applied to the functional clock based on the module activity (for instance DISPC_ pipe _ATTRIBUTES.ENABLE)" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_SYSSTATUS" acronym="DISPC_SYSSTATUS" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISPC_VP1_RESETDONE" width="1" begin="1" end="1" resetval="0x0" description="Reset status of DISPC VP1 pixel clock domain 0h (R) = Internal module reset is on-going 1h (R) = Reset completed" range="" rwaccess="R"/>
    <bitfield id="DISPC_FUNC_RESETDONE" width="1" begin="0" end="0" resetval="0x0" description="Reset status of DISPC Functional clock domain 0h (R) = Internal module reset is on-going 1h (R) = Reset completed" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_IRQ_EOI" acronym="DISPC_IRQ_EOI" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LINE_NUMBER" width="1" begin="0" end="0" resetval="0x0" description="Software End Of Interrupt (EOI) control. Write number of interrupt output. The IP has 1 interrupt compliant with H08. 0h (R/W) = Reads always 0 (no EOI memory)" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_IRQSTATUS_RAW" acronym="DISPC_IRQSTATUS_RAW" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKEUP_IRQ" width="1" begin="13" end="13" resetval="0x0" description="Wake-up. 0h (R/W) = No event pending 1h (R/W) = IRQ event pending" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VID1_IRQ" width="1" begin="7" end="7" resetval="0x0" description="VID1 IRQ STATUS register indicates the video pipeline 1 interrupt events 0h (R/W) = No event pending 1h (R/W) = IRQ event pending" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VP1_IRQ" width="1" begin="0" end="0" resetval="0x0" description="VP1 IRQ STATUS register indicates the Video Port 1 interrupt events 0h (R/W) = No event pending 1h (R/W) = IRQ event pending" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_IRQSTATUS" acronym="DISPC_IRQSTATUS" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKEUP_IRQ" width="1" begin="13" end="13" resetval="0x0" description="Wake-up. 0h (R/W) = No event pending 1h (R/W) = IRQ event pending" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VID1_IRQ" width="1" begin="7" end="7" resetval="0x0" description="VID1 IRQ STATUS register indicates the video pipeline 1 interrupt events 0h (R/W) = No event pending 1h (R/W) = IRQ event pending" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VP1_IRQ" width="1" begin="0" end="0" resetval="0x0" description="VP1 IRQ STATUS register indicates the Video Port 1 interrupt events 0h (R/W) = No event pending 1h (R/W) = IRQ event pending" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_IRQENABLE_SET" acronym="DISPC_IRQENABLE_SET" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET_WAKEUP_IRQ" width="1" begin="13" end="13" resetval="0x0" description="Wake Up Mask. 0h (R/W) = interrupt disabled 1h (R/W) = interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET_VID1_IRQ" width="1" begin="7" end="7" resetval="0x0" description="VID1 IRQ 0h (R/W) = interrupt disabled 1h (R/W) = interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET_VP1_IRQ" width="1" begin="0" end="0" resetval="0x0" description="VP1 IRQ 0h (R/W) = interrupt disabled 1h (R/W) = interrupt enabled" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_IRQENABLE_CLR" acronym="DISPC_IRQENABLE_CLR" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLR_WAKEUP_IRQ" width="1" begin="13" end="13" resetval="0x0" description="Wake Up Mask. 0h (R/W) = interrupt disabled 1h (R/W) = interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLR_VID1_IRQ" width="1" begin="7" end="7" resetval="0x0" description="VID1 IRQ 0h (R/W) = interrupt disabled 1h (R/W) = interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLR_VP1_IRQ" width="1" begin="0" end="0" resetval="0x0" description="VP1 IRQ 0h (R/W) = interrupt disabled 1h (R/W) = interrupt enabled" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_IRQWAKEEN" acronym="DISPC_IRQWAKEEN" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VID1_IRQWAKEEN" width="1" begin="7" end="7" resetval="0x0" description="Wakeupen for VID1 first level interrupt. 0h (R/W) = Swakeup is not generated when this interrupt is asserted in idle mode 1h (R/W) = Swakeup is generated when this interrupt is asserted in idle mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VP1_IRQWAKEEN" width="1" begin="0" end="0" resetval="0x0" description="Wakeupen for VP1 first level interrupt. 0h (R/W) = Swakeup is not generated when this interrupt is asserted in idle mode 1h (R/W) = Swakeup is generated when this interrupt is asserted in idle mode" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_GLOBAL_MFLAG_ATTRIBUTE" acronym="DISPC_GLOBAL_MFLAG_ATTRIBUTE" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MFLAG_START" width="1" begin="2" end="2" resetval="0x0" description="0h (R/W) = reset value, when the DMA buffer is empty at the beginning of the frame, the MFLAG of each pipe is kept at 0 until PRELOAD is reached, then based on MFLAG_CTRL, MFLAG[1:0] are generated and internal logic is arbitrating between pipeline requests 1h (R/W) = Even at the beginning of the frame when the DMA buffer is empty, MFLAG_CTRL is used to determine how MFLAG dedicated to each pipe signal shall be driven" range="" rwaccess="RW"/>
    <bitfield id="MFLAG_CTRL" width="2" begin="1" end="0" resetval="0x0" description="0h (R/W) = MFLAG mechanism is disabled: MFLAG[1:0] out band signals are set to 0 1h (R/W) = MFLAG mechanism is enabled: MFLAG[1:0] out band signals are always set to 1 2h (R/W) = MFLAG mechanism is enabled and MFLAG[1:0] out band signals are dynamically set to 0 or 1 depending on the MFLAG rules" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_GLOBAL_BUFFER" acronym="DISPC_GLOBAL_BUFFER" offset="0x44" width="32" description="">
    <bitfield id="BUFFERFILLING" width="1" begin="31" end="31" resetval="0x0" description="Controls if the DMA buffers are re-filled only when the LOW threshold is reached or if all DMA buffers are re-filled when at least one of them reaches the LOW threshold. wr: immediate 0h (R/W) = Each DMA buffer is re-filled when it reaches LOW threshold. 1h (R/W) = All DMA buffers are re-filled up to high threshold when at least one of them reaches the LOW threshold. (only active DMA buffers shall be considered and when reaching the end of the frame the DMA buffer goes to empty condition so no need to fill it again)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="30" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="20" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="17" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VID1_BUFFER" width="3" begin="11" end="9" resetval="0x4" description="Video1 DMA buffer allocation to one of the pipelines. By default to video 1 pipeline. 0h (R/W) = DMA buffer is not allocated to a pipeline. 4h (R/W) = DMA buffer allocated to the video1 pipeline. Other values (R/W) = Not supported" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="5" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_BA0_FLIPIMMEDIATE_EN" acronym="DISPC_BA0_FLIPIMMEDIATE_EN" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_DBG_CONTROL" acronym="DISPC_DBG_CONTROL" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DBGMUXSEL" width="8" begin="8" end="1" resetval="0x0" description="0h (R/W) = Select first [31:0] bits of VID-1 debug bus 1h (R/W) = Select first [63:32] bits of VID-1 debug bus 2h (R/W) = Select first [95:64] bits of VID-1 debug bus 3h (R/W) = Select first [127:96] bits of VID-1 debug bus 4h (R/W) = Select first [159:128] bits of VID-1 debug bus 5h (R/W) = Select first [191:160] bits of VID-1 debug bus 6h (R/W) = Select first [223:192] bits of VID-1 debug bus 7h (R/W) = Select first [255:224] bits of VID-1 debug bus 8h to 1Fh (R/W) = Reserved 20h (R/W) = Select VP1 debug bus 21h to FFh(R/W) = Reserved" range="" rwaccess="RW"/>
    <bitfield id="DBGEN" width="1" begin="0" end="0" resetval="0x0" description="Enable debug ports 0h (R/W) = DBGDIS 1h (R/W) = DBGEN" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_DBG_STATUS" acronym="DISPC_DBG_STATUS" offset="0x50" width="32" description="">
    <bitfield id="DBGOUT" width="32" begin="31" end="0" resetval="0x0" description="Debug bus data selected in" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_CLKGATING_DISABLE" acronym="DISPC_CLKGATING_DISABLE" offset="0x54" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VP1" width="1" begin="23" end="23" resetval="0x0" description="Clock gating control for VP1 0h (R/W) = Clock-Gating is enabled 1h (R/W) = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVR1" width="1" begin="19" end="19" resetval="0x0" description="Clock gating control for OVR1 0h (R/W) = Clock-Gating is enabled 1h (R/W) = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VID1" width="1" begin="9" end="9" resetval="0x0" description="Clock gating control for VID1 0h (R/W) = Clock-Gating is enabled 1h (R/W) = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="DMA_CH8" width="1" begin="8" end="8" resetval="0x0" description="Clock gating control for DMA Channel-8 0h (R/W) = Clock-Gating is enabled 1h (R/W) = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="DMA_CH7" width="1" begin="7" end="7" resetval="0x0" description="Clock gating control for DMA Channel-7 0h (R/W) = Clock-Gating is enabled 1h (R/W) = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="DMA_CH6" width="1" begin="6" end="6" resetval="0x0" description="Clock gating control for DMA Channel-6 0h (R/W) = Clock-Gating is enabled 1h (R/W) = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="DMA_CH5" width="1" begin="5" end="5" resetval="0x0" description="Clock gating control for DMA Channel-5 0h (R/W) = Clock-Gating is enabled 1h (R/W) = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="DMA_CH4" width="1" begin="4" end="4" resetval="0x0" description="Clock gating control for DMA Channel-4 0h (R/W) = Clock-Gating is enabled 1h (R/W) = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="DMA_CH3" width="1" begin="3" end="3" resetval="0x0" description="Clock gating control for DMA Channel-3 0h (R/W) = Clock-Gating is enabled 1h (R/W) = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="DMA_CH2" width="1" begin="2" end="2" resetval="0x0" description="Clock gating control for DMA Channel-2 0h (R/W) = Clock-Gating is enabled 1h (R/W) = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="DMA_CH1" width="1" begin="1" end="1" resetval="0x0" description="Clock gating control for DMA Channel-1 0h (R/W) = Clock-Gating is enabled 1h (R/W) = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
    <bitfield id="DMA_COMMON" width="1" begin="0" end="0" resetval="0x0" description="Clock gating control for DMA_COMMON module 0h (R/W) = Clock-Gating is enabled 1h (R/W) = Clock-gating is disabled. Clocks are free running" range="" rwaccess="RW"/>
  </register>
</module>
