#Project 1: 7 Segment Display

With an electronics board created by the ETML-ES School and equiped with a FPGA, realization of logic schemtatics concerning the 7 Segments dispaly (0 to F) under Quartus.

4 inputs : (switches)

[DONE] Realization of a truth table

[DONE] simplification of the truth table by Karnaugh table and found the logic equation

[DONE] Realization of logic schematics (Quartus)

[DONE] Simulation with Quartus

[DONE] realization VHDL code according the Karnaugh Table
