#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fd369d13e0 .scope module, "tb_instruction_fetch" "tb_instruction_fetch" 2 4;
 .timescale -9 -12;
P_000001fd36afbc00 .param/l "AWIDTH_INSTR" 0 2 7, +C4<00000000000000000000000000100000>;
P_000001fd36afbc38 .param/l "DEPTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_000001fd36afbc70 .param/l "IWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_000001fd36afbca8 .param/l "PC_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v000001fd36a57720_0 .var "f_alu_pc_value", 31 0;
v000001fd36a57220_0 .var "f_change_pc", 0 0;
v000001fd36a55b00_0 .var "f_clk", 0 0;
v000001fd36a57680_0 .var "f_i_ack", 0 0;
v000001fd36a55c40_0 .var "f_i_ce", 0 0;
v000001fd36a55ec0_0 .var "f_i_flush", 0 0;
v000001fd36a563c0_0 .var "f_i_instr", 31 0;
v000001fd36a572c0_0 .var "f_i_last", 0 0;
v000001fd36a55ba0_0 .var "f_i_stall", 0 0;
v000001fd36a56280_0 .net "f_o_addr_instr", 31 0, v000001fd369d2d30_0;  1 drivers
v000001fd36a56a00_0 .net "f_o_ce", 0 0, v000001fd369d2f10_0;  1 drivers
v000001fd36a56640_0 .net "f_o_flush", 0 0, v000001fd369d2fb0_0;  1 drivers
v000001fd36a56960_0 .net "f_o_instr", 31 0, v000001fd369d3550_0;  1 drivers
v000001fd36a57040_0 .net "f_o_stall", 0 0, v000001fd369d3690_0;  1 drivers
v000001fd36a56820_0 .net "f_o_syn", 0 0, v000001fd369d37d0_0;  1 drivers
v000001fd36a55f60_0 .net "f_pc", 31 0, v000001fd36a56140_0;  1 drivers
v000001fd36a559c0_0 .var "f_rst", 0 0;
v000001fd36a55e20_0 .var/i "i", 31 0;
v000001fd36a56b40 .array "mem", 31 0, 31 0;
v000001fd36a56aa0_0 .var/i "mem_ptr", 31 0;
S_000001fd36a02f90 .scope task, "do_flush" "do_flush" 2 106, 2 106 0, S_000001fd369d13e0;
 .timescale -9 -12;
v000001fd369d35f0_0 .var/i "cycles", 31 0;
v000001fd369d2b50_0 .var/i "i", 31 0;
E_000001fd369ca5a0 .event posedge, v000001fd369d34b0_0;
TD_tb_instruction_fetch.do_flush ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd36a55ec0_0, 0, 1;
    %wait E_000001fd369ca5a0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fd369d2b50_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001fd369d2b50_0;
    %load/vec4 v000001fd369d35f0_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_000001fd369ca5a0;
    %load/vec4 v000001fd369d2b50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fd369d2b50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd36a55ec0_0, 0, 1;
    %wait E_000001fd369ca5a0;
    %end;
S_000001fd369c9860 .scope task, "do_jump" "do_jump" 2 95, 2 95 0, S_000001fd369d13e0;
 .timescale -9 -12;
v000001fd369d3050_0 .var "pc", 31 0;
TD_tb_instruction_fetch.do_jump ;
    %load/vec4 v000001fd369d3050_0;
    %store/vec4 v000001fd36a57720_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd36a57220_0, 0, 1;
    %wait E_000001fd369ca5a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd36a57220_0, 0, 1;
    %wait E_000001fd369ca5a0;
    %end;
S_000001fd369e75a0 .scope task, "do_reset" "do_reset" 2 75, 2 75 0, S_000001fd369d13e0;
 .timescale -9 -12;
v000001fd369d30f0_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.do_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd36a559c0_0, 0, 1;
    %load/vec4 v000001fd369d30f0_0;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fd369ca5a0;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd36a559c0_0, 0, 1;
    %wait E_000001fd369ca5a0;
    %end;
S_000001fd369e7730 .scope module, "dut" "instruction_fetch" 2 37, 3 4 0, S_000001fd369d13e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
    .port_info 16 /INPUT 1 "f_i_last";
P_000001fd369a32d0 .param/l "AWIDTH_INSTR" 0 3 6, +C4<00000000000000000000000000100000>;
P_000001fd369a3308 .param/l "IWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_000001fd369a3340 .param/l "PC_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
L_000001fd369c8db0 .functor OR 1, v000001fd369d3690_0, v000001fd36a55ba0_0, C4<0>, C4<0>;
L_000001fd369c8b10 .functor AND 1, v000001fd369d3870_0, L_000001fd36a55ce0, C4<1>, C4<1>;
L_000001fd369c8800 .functor OR 1, L_000001fd369c8db0, L_000001fd369c8b10, C4<0>, C4<0>;
v000001fd369d2e70_0 .net *"_ivl_1", 0 0, L_000001fd369c8db0;  1 drivers
v000001fd369d2bf0_0 .net *"_ivl_3", 0 0, L_000001fd36a55ce0;  1 drivers
v000001fd369d3730_0 .net *"_ivl_5", 0 0, L_000001fd369c8b10;  1 drivers
v000001fd369d3370_0 .var "ce", 0 0;
v000001fd369d3190_0 .var "ce_d", 0 0;
v000001fd369d3230_0 .net "f_alu_pc_value", 31 0, v000001fd36a57720_0;  1 drivers
v000001fd369d3410_0 .net "f_change_pc", 0 0, v000001fd36a57220_0;  1 drivers
v000001fd369d34b0_0 .net "f_clk", 0 0, v000001fd36a55b00_0;  1 drivers
v000001fd369d2ab0_0 .net "f_i_ack", 0 0, v000001fd36a57680_0;  1 drivers
v000001fd369d2a10_0 .net "f_i_ce", 0 0, v000001fd36a55c40_0;  1 drivers
v000001fd369d32d0_0 .net "f_i_flush", 0 0, v000001fd36a55ec0_0;  1 drivers
v000001fd369d3910_0 .net "f_i_instr", 31 0, v000001fd36a563c0_0;  1 drivers
v000001fd369d2c90_0 .net "f_i_last", 0 0, v000001fd36a572c0_0;  1 drivers
v000001fd369d2dd0_0 .net "f_i_stall", 0 0, v000001fd36a55ba0_0;  1 drivers
v000001fd369d2d30_0 .var "f_o_addr_instr", 31 0;
v000001fd369d2f10_0 .var "f_o_ce", 0 0;
v000001fd369d2fb0_0 .var "f_o_flush", 0 0;
v000001fd369d3550_0 .var "f_o_instr", 31 0;
v000001fd369d3690_0 .var "f_o_stall", 0 0;
v000001fd369d37d0_0 .var "f_o_syn", 0 0;
v000001fd369d3870_0 .var "f_o_syn_r", 0 0;
v000001fd36a56140_0 .var "f_pc", 31 0;
v000001fd36a561e0_0 .net "f_rst", 0 0, v000001fd36a559c0_0;  1 drivers
v000001fd36a565a0_0 .var "init_done", 0 0;
v000001fd36a577c0_0 .var "issued_pc", 31 0;
v000001fd36a56fa0_0 .var "req", 0 0;
v000001fd36a56500_0 .net "stall", 0 0, L_000001fd369c8800;  1 drivers
v000001fd36a570e0_0 .var "temp_ack", 0 0;
v000001fd36a56f00_0 .var "temp_last", 0 0;
E_000001fd369ca020/0 .event anyedge, v000001fd369d2ab0_0, v000001fd369d2c90_0, v000001fd36a570e0_0, v000001fd36a577c0_0;
E_000001fd369ca020/1 .event anyedge, v000001fd369d3910_0, v000001fd36a56f00_0, v000001fd36a56140_0, v000001fd369d3410_0;
E_000001fd369ca020/2 .event anyedge, v000001fd369d32d0_0, v000001fd369d3230_0, v000001fd369d3370_0;
E_000001fd369ca020 .event/or E_000001fd369ca020/0, E_000001fd369ca020/1, E_000001fd369ca020/2;
E_000001fd369cac20/0 .event negedge, v000001fd36a561e0_0;
E_000001fd369cac20/1 .event posedge, v000001fd369d34b0_0;
E_000001fd369cac20 .event/or E_000001fd369cac20/0, E_000001fd369cac20/1;
L_000001fd36a55ce0 .reduce/nor v000001fd36a57680_0;
S_000001fd369a2d20 .scope task, "introduce_stall" "introduce_stall" 2 85, 2 85 0, S_000001fd369d13e0;
 .timescale -9 -12;
v000001fd36a574a0_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.introduce_stall ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd36a55ba0_0, 0, 1;
    %load/vec4 v000001fd36a574a0_0;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fd369ca5a0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd36a55ba0_0, 0, 1;
    %wait E_000001fd369ca5a0;
    %end;
    .scope S_000001fd369e7730;
T_4 ;
    %wait E_000001fd369cac20;
    %load/vec4 v000001fd36a561e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d3690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d3370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d3190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d2f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d2fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d3690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd369d3550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd36a56140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd369d2d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d3870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d37d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd36a565a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd36a570e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd36a56f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd36a56fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd36a577c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fd36a565a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd36a565a0_0, 0;
    %load/vec4 v000001fd369d2a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd36a56fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd369d37d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd369d3870_0, 0;
    %load/vec4 v000001fd36a56140_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001fd36a56140_0, 0;
    %load/vec4 v000001fd36a56140_0;
    %assign/vec4 v000001fd36a577c0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd36a56fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d37d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d3870_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001fd369d32d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd36a56fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d37d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd369d3690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd369d2fb0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001fd36a56fa0_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.12, 11;
    %load/vec4 v000001fd369d3370_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/1 T_4.13, 11;
    %load/vec4 v000001fd369d2a10_0;
    %or;
T_4.13;
    %and;
T_4.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.11, 10;
    %load/vec4 v000001fd369d2dd0_0;
    %nor/r;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v000001fd369d3690_0;
    %nor/r;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd36a56fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd369d37d0_0, 0;
    %load/vec4 v000001fd36a56140_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001fd36a56140_0, 0;
    %load/vec4 v000001fd36a56140_0;
    %assign/vec4 v000001fd36a577c0_0, 0;
T_4.8 ;
    %load/vec4 v000001fd369d3410_0;
    %flag_set/vec4 9;
    %jmp/1 T_4.17, 9;
    %load/vec4 v000001fd369d2ab0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_4.17;
    %flag_get/vec4 9;
    %jmp/0 T_4.16, 9;
    %load/vec4 v000001fd369d2dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_4.18, 9;
    %load/vec4 v000001fd369d3690_0;
    %or;
T_4.18;
    %nor/r;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd369d3370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d3690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d2fb0_0, 0;
T_4.14 ;
T_4.7 ;
    %load/vec4 v000001fd36a56500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d2f10_0, 0;
    %jmp T_4.20;
T_4.19 ;
    %load/vec4 v000001fd369d3190_0;
    %assign/vec4 v000001fd369d2f10_0, 0;
T_4.20 ;
    %load/vec4 v000001fd369d2dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd369d3690_0, 0;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v000001fd369d32d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd369d3690_0, 0;
T_4.23 ;
T_4.22 ;
    %load/vec4 v000001fd369d37d0_0;
    %assign/vec4 v000001fd369d3870_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fd369e7730;
T_5 ;
    %wait E_000001fd369ca020;
    %load/vec4 v000001fd369d2ab0_0;
    %store/vec4 v000001fd36a570e0_0, 0, 1;
    %load/vec4 v000001fd369d2c90_0;
    %store/vec4 v000001fd36a56f00_0, 0, 1;
    %load/vec4 v000001fd36a570e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001fd36a577c0_0;
    %store/vec4 v000001fd369d2d30_0, 0, 32;
    %load/vec4 v000001fd369d3910_0;
    %store/vec4 v000001fd369d3550_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd369d2fb0_0, 0, 1;
    %load/vec4 v000001fd36a56f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd36a56fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd369d37d0_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd36a56fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd369d37d0_0, 0, 1;
    %load/vec4 v000001fd36a56140_0;
    %addi 4, 0, 32;
    %store/vec4 v000001fd36a56140_0, 0, 32;
    %load/vec4 v000001fd36a56140_0;
    %store/vec4 v000001fd36a577c0_0, 0, 32;
T_5.3 ;
    %load/vec4 v000001fd369d3410_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.6, 8;
    %load/vec4 v000001fd369d32d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.6;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001fd369d3230_0;
    %store/vec4 v000001fd36a56140_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001fd369d3370_0;
    %store/vec4 v000001fd369d3190_0, 0, 1;
T_5.5 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001fd369d13e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd36a55b00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd36a55e20_0, 0, 32;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v000001fd36a55b00_0;
    %inv;
    %store/vec4 v000001fd36a55b00_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001fd369d13e0;
T_7 ;
    %vpi_call 2 70 "$dumpfile", "./waveform/fetch_instruction.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fd369d13e0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001fd369d13e0;
T_8 ;
    %wait E_000001fd369cac20;
    %load/vec4 v000001fd36a559c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd36a563c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd36a57680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd36a572c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fd36a56aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd36a55e20_0, 0, 32;
T_8.2 ;
    %load/vec4 v000001fd36a55e20_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 268435456, 0, 32;
    %load/vec4 v000001fd36a55e20_0;
    %add;
    %ix/getv/s 4, v000001fd36a55e20_0;
    %store/vec4a v000001fd36a56b40, 4, 0;
    %load/vec4 v000001fd36a55e20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fd36a55e20_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fd36a56820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %ix/getv/s 4, v000001fd36a56aa0_0;
    %load/vec4a v000001fd36a56b40, 4;
    %assign/vec4 v000001fd36a563c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd36a57680_0, 0;
    %load/vec4 v000001fd36a56aa0_0;
    %cmpi/s 31, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_8.6, 8;
    %load/vec4 v000001fd36a56aa0_0;
    %addi 1, 0, 32;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %assign/vec4 v000001fd36a56aa0_0, 0;
    %load/vec4 v000001fd36a56aa0_0;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %pad/s 1;
    %assign/vec4 v000001fd36a572c0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd36a57680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd36a572c0_0, 0;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fd369d13e0;
T_9 ;
T_9.0 ;
    %wait E_000001fd369ca5a0;
    %vpi_call 2 150 "$display", $time, " ", "clk = %b, rst = %b, pc = %h, addr_req = %h, instr_in = %h, syn = %b, ack = %b, stall_i = %b, stall_o = %b, ce = %b, out_flush = %b, f_i_last = %b", v000001fd36a55b00_0, v000001fd36a559c0_0, v000001fd36a55f60_0, v000001fd36a56280_0, v000001fd36a563c0_0, v000001fd36a56820_0, v000001fd36a57680_0, v000001fd36a55ba0_0, v000001fd36a57040_0, v000001fd36a56a00_0, v000001fd36a56640_0, v000001fd36a572c0_0 {0 0 0};
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001fd369d13e0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd36a563c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd36a57680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd36a55ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd36a57220_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd36a57720_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd36a55ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd36a55c40_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001fd369d30f0_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_reset, S_000001fd369e75a0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd36a55c40_0, 0, 1;
    %pushi/vec4 6, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fd369ca5a0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call 2 175 "$display", ">>> Introduce stall (4 cycles)" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001fd36a574a0_0, 0, 32;
    %fork TD_tb_instruction_fetch.introduce_stall, S_000001fd369a2d20;
    %join;
    %pushi/vec4 4, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fd369ca5a0;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %vpi_call 2 182 "$display", ">>> Jump to 0x100" {0 0 0};
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000001fd369d3050_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_jump, S_000001fd369c9860;
    %join;
    %pushi/vec4 6, 0, 32;
T_10.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.5, 5;
    %jmp/1 T_10.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fd369ca5a0;
    %jmp T_10.4;
T_10.5 ;
    %pop/vec4 1;
    %vpi_call 2 189 "$display", ">>> Flush for 2 cycles" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001fd369d35f0_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_flush, S_000001fd36a02f90;
    %join;
    %pushi/vec4 7, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fd369ca5a0;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %vpi_call 2 194 "$display", "TEST COMPLETE" {0 0 0};
    %vpi_call 2 195 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_fetch_instruction.v";
    "././source/fetch_instruction.v";
