|leds_pwm
clk => hz.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
clk => zelena[0].CLK
clk => zelena[1].CLK
clk => zelena[2].CLK
clk => zelena[3].CLK
clk => zelena[4].CLK
clk => zelena[5].CLK
clk => zelena[6].CLK
clk => zelena[7].CLK
clk => zelena[8].CLK
clk => modra[0].CLK
clk => modra[1].CLK
clk => modra[2].CLK
clk => modra[3].CLK
clk => modra[4].CLK
clk => modra[5].CLK
clk => modra[6].CLK
clk => modra[7].CLK
clk => modra[8].CLK
clk => cervena[0].CLK
clk => cervena[1].CLK
clk => cervena[2].CLK
clk => cervena[3].CLK
clk => cervena[4].CLK
clk => cervena[5].CLK
clk => cervena[6].CLK
clk => cervena[7].CLK
clk => cervena[8].CLK
red <= red~reg0.DB_MAX_OUTPUT_PORT_TYPE
green <= green~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue <= blue~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_b => stat0c.OUTPUTSELECT
red_b => prepin0.OUTPUTSELECT
red_b => prepin0.OUTPUTSELECT
red_b => prepin0.OUTPUTSELECT
red_b => prepin0.OUTPUTSELECT
red_b => prepin0.OUTPUTSELECT
red_b => prepin0.OUTPUTSELECT
red_b => prepin0.OUTPUTSELECT
red_b => prepin0.OUTPUTSELECT
red_b => stat0.OUTPUTSELECT
green_b => stat2c.OUTPUTSELECT
green_b => prepin2.OUTPUTSELECT
green_b => prepin2.OUTPUTSELECT
green_b => prepin2.OUTPUTSELECT
green_b => prepin2.OUTPUTSELECT
green_b => prepin2.OUTPUTSELECT
green_b => prepin2.OUTPUTSELECT
green_b => prepin2.OUTPUTSELECT
green_b => prepin2.OUTPUTSELECT
green_b => stat2.OUTPUTSELECT
blue_b => stat1c.OUTPUTSELECT
blue_b => prepin1.OUTPUTSELECT
blue_b => prepin1.OUTPUTSELECT
blue_b => prepin1.OUTPUTSELECT
blue_b => prepin1.OUTPUTSELECT
blue_b => prepin1.OUTPUTSELECT
blue_b => prepin1.OUTPUTSELECT
blue_b => prepin1.OUTPUTSELECT
blue_b => prepin1.OUTPUTSELECT
blue_b => stat1.OUTPUTSELECT
reset => stat0c.OUTPUTSELECT
reset => stat1c.OUTPUTSELECT
reset => stat2c.OUTPUTSELECT
reset => prepin0.OUTPUTSELECT
reset => prepin0.OUTPUTSELECT
reset => prepin0.OUTPUTSELECT
reset => prepin0.OUTPUTSELECT
reset => prepin0.OUTPUTSELECT
reset => prepin0.OUTPUTSELECT
reset => prepin0.OUTPUTSELECT
reset => prepin0.OUTPUTSELECT
reset => prepin1.OUTPUTSELECT
reset => prepin1.OUTPUTSELECT
reset => prepin1.OUTPUTSELECT
reset => prepin1.OUTPUTSELECT
reset => prepin1.OUTPUTSELECT
reset => prepin1.OUTPUTSELECT
reset => prepin1.OUTPUTSELECT
reset => prepin1.OUTPUTSELECT
reset => prepin2.OUTPUTSELECT
reset => prepin2.OUTPUTSELECT
reset => prepin2.OUTPUTSELECT
reset => prepin2.OUTPUTSELECT
reset => prepin2.OUTPUTSELECT
reset => prepin2.OUTPUTSELECT
reset => prepin2.OUTPUTSELECT
reset => prepin2.OUTPUTSELECT
reset => reg0[0].PRESET
reset => reg0[1].ACLR
reset => reg0[2].ACLR
reset => reg0[3].ACLR
reset => reg0[4].ACLR
reset => reg0[5].ACLR
reset => reg0[6].ACLR
reset => reg0[7].ACLR
reset => red~reg0.ACLR
reset => reg2[0].PRESET
reset => reg2[1].ACLR
reset => reg2[2].ACLR
reset => reg2[3].ACLR
reset => reg2[4].ACLR
reset => reg2[5].ACLR
reset => reg2[6].ACLR
reset => reg2[7].ACLR
reset => green~reg0.ACLR
reset => reg1[0].PRESET
reset => reg1[1].ACLR
reset => reg1[2].ACLR
reset => reg1[3].ACLR
reset => reg1[4].ACLR
reset => reg1[5].ACLR
reset => reg1[6].ACLR
reset => reg1[7].ACLR
reset => blue~reg0.ACLR
reset => stat0.ENA
reset => stat1.ENA
reset => stat2.ENA


