Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec  5 15:47:59 2023
| Host         : DESKTOP-KTBA880 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     40          
TIMING-18  Warning           Missing input or output delay   19          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (95)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (95)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.314        0.000                      0                  135        0.220        0.000                      0                  135        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.314        0.000                      0                  135        0.220        0.000                      0                  135        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 2.280ns (30.875%)  route 5.105ns (69.125%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    graph_unit/CLK
    SLICE_X8Y12          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.478     5.564 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=29, routed)          1.006     6.570    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X8Y7           LUT6 (Prop_lut6_I3_O)        0.295     6.865 r  graph_unit/x_delta_next3_carry_i_14/O
                         net (fo=3, routed)           0.463     7.328    graph_unit/x_delta_next3_carry_i_14_n_0
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.150     7.478 r  graph_unit/x_delta_next3_carry__0_i_4/O
                         net (fo=8, routed)           1.033     8.511    graph_unit/x_delta_next3_carry__0_i_4_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.354     8.865 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.865    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.221 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.540     9.761    graph_unit/sq_ball_on0
    SLICE_X10Y13         LUT4 (Prop_lut4_I3_O)        0.373    10.134 f  graph_unit/rgb_reg[7]_i_3/O
                         net (fo=2, routed)           0.546    10.680    vga_unit/rgb_reg_reg[7]
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.804 r  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.582    11.386    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X7Y14          LUT4 (Prop_lut4_I3_O)        0.150    11.536 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.935    12.471    rgb_next[11]
    SLICE_X1Y24          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y24          FDCE (Setup_fdce_C_D)       -0.283    14.785    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -12.471    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 2.280ns (30.845%)  route 5.112ns (69.155%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    graph_unit/CLK
    SLICE_X8Y12          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.478     5.564 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=29, routed)          1.006     6.570    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X8Y7           LUT6 (Prop_lut6_I3_O)        0.295     6.865 r  graph_unit/x_delta_next3_carry_i_14/O
                         net (fo=3, routed)           0.463     7.328    graph_unit/x_delta_next3_carry_i_14_n_0
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.150     7.478 r  graph_unit/x_delta_next3_carry__0_i_4/O
                         net (fo=8, routed)           1.033     8.511    graph_unit/x_delta_next3_carry__0_i_4_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.354     8.865 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.865    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.221 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.540     9.761    graph_unit/sq_ball_on0
    SLICE_X10Y13         LUT4 (Prop_lut4_I3_O)        0.373    10.134 f  graph_unit/rgb_reg[7]_i_3/O
                         net (fo=2, routed)           0.546    10.680    vga_unit/rgb_reg_reg[7]
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.804 r  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.582    11.386    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X7Y14          LUT4 (Prop_lut4_I3_O)        0.150    11.536 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.942    12.478    rgb_next[11]
    SLICE_X1Y24          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y24          FDCE (Setup_fdce_C_D)       -0.260    14.808    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 2.280ns (30.916%)  route 5.095ns (69.084%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    graph_unit/CLK
    SLICE_X8Y12          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.478     5.564 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=29, routed)          1.006     6.570    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X8Y7           LUT6 (Prop_lut6_I3_O)        0.295     6.865 r  graph_unit/x_delta_next3_carry_i_14/O
                         net (fo=3, routed)           0.463     7.328    graph_unit/x_delta_next3_carry_i_14_n_0
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.150     7.478 r  graph_unit/x_delta_next3_carry__0_i_4/O
                         net (fo=8, routed)           1.033     8.511    graph_unit/x_delta_next3_carry__0_i_4_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.354     8.865 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.865    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.221 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.540     9.761    graph_unit/sq_ball_on0
    SLICE_X10Y13         LUT4 (Prop_lut4_I3_O)        0.373    10.134 f  graph_unit/rgb_reg[7]_i_3/O
                         net (fo=2, routed)           0.546    10.680    vga_unit/rgb_reg_reg[7]
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.804 r  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.582    11.386    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X7Y14          LUT4 (Prop_lut4_I3_O)        0.150    11.536 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.925    12.461    rgb_next[11]
    SLICE_X1Y24          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y24          FDCE (Setup_fdce_C_D)       -0.263    14.805    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 2.280ns (31.687%)  route 4.915ns (68.313%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    graph_unit/CLK
    SLICE_X8Y12          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.478     5.564 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=29, routed)          1.006     6.570    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X8Y7           LUT6 (Prop_lut6_I3_O)        0.295     6.865 r  graph_unit/x_delta_next3_carry_i_14/O
                         net (fo=3, routed)           0.463     7.328    graph_unit/x_delta_next3_carry_i_14_n_0
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.150     7.478 r  graph_unit/x_delta_next3_carry__0_i_4/O
                         net (fo=8, routed)           1.033     8.511    graph_unit/x_delta_next3_carry__0_i_4_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.354     8.865 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.865    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.221 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.540     9.761    graph_unit/sq_ball_on0
    SLICE_X10Y13         LUT4 (Prop_lut4_I3_O)        0.373    10.134 f  graph_unit/rgb_reg[7]_i_3/O
                         net (fo=2, routed)           0.546    10.680    vga_unit/rgb_reg_reg[7]
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.804 r  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.582    11.386    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X7Y14          LUT4 (Prop_lut4_I3_O)        0.150    11.536 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.745    12.282    rgb_next[11]
    SLICE_X1Y24          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y24          FDCE (Setup_fdce_C_D)       -0.269    14.799    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 2.280ns (31.844%)  route 4.880ns (68.156%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    graph_unit/CLK
    SLICE_X8Y12          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.478     5.564 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=29, routed)          1.006     6.570    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X8Y7           LUT6 (Prop_lut6_I3_O)        0.295     6.865 r  graph_unit/x_delta_next3_carry_i_14/O
                         net (fo=3, routed)           0.463     7.328    graph_unit/x_delta_next3_carry_i_14_n_0
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.150     7.478 r  graph_unit/x_delta_next3_carry__0_i_4/O
                         net (fo=8, routed)           1.033     8.511    graph_unit/x_delta_next3_carry__0_i_4_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.354     8.865 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.865    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.221 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.540     9.761    graph_unit/sq_ball_on0
    SLICE_X10Y13         LUT4 (Prop_lut4_I3_O)        0.373    10.134 r  graph_unit/rgb_reg[7]_i_3/O
                         net (fo=2, routed)           0.546    10.680    vga_unit/rgb_reg_reg[7]
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.804 f  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.580    11.384    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.150    11.534 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.712    12.246    rgb_next[3]
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)       -0.303    14.765    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 2.280ns (31.858%)  route 4.877ns (68.142%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    graph_unit/CLK
    SLICE_X8Y12          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.478     5.564 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=29, routed)          1.006     6.570    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X8Y7           LUT6 (Prop_lut6_I3_O)        0.295     6.865 r  graph_unit/x_delta_next3_carry_i_14/O
                         net (fo=3, routed)           0.463     7.328    graph_unit/x_delta_next3_carry_i_14_n_0
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.150     7.478 r  graph_unit/x_delta_next3_carry__0_i_4/O
                         net (fo=8, routed)           1.033     8.511    graph_unit/x_delta_next3_carry__0_i_4_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.354     8.865 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.865    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.221 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.540     9.761    graph_unit/sq_ball_on0
    SLICE_X10Y13         LUT4 (Prop_lut4_I3_O)        0.373    10.134 r  graph_unit/rgb_reg[7]_i_3/O
                         net (fo=2, routed)           0.546    10.680    vga_unit/rgb_reg_reg[7]
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.804 f  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.580    11.384    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.150    11.534 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.709    12.243    rgb_next[3]
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)       -0.301    14.767    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 2.280ns (31.858%)  route 4.877ns (68.142%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.565     5.086    graph_unit/CLK
    SLICE_X8Y12          FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.478     5.564 f  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=29, routed)          1.006     6.570    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X8Y7           LUT6 (Prop_lut6_I3_O)        0.295     6.865 r  graph_unit/x_delta_next3_carry_i_14/O
                         net (fo=3, routed)           0.463     7.328    graph_unit/x_delta_next3_carry_i_14_n_0
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.150     7.478 r  graph_unit/x_delta_next3_carry__0_i_4/O
                         net (fo=8, routed)           1.033     8.511    graph_unit/x_delta_next3_carry__0_i_4_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.354     8.865 r  graph_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.865    graph_unit/sq_ball_on0_carry__0_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.221 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.540     9.761    graph_unit/sq_ball_on0
    SLICE_X10Y13         LUT4 (Prop_lut4_I3_O)        0.373    10.134 r  graph_unit/rgb_reg[7]_i_3/O
                         net (fo=2, routed)           0.546    10.680    vga_unit/rgb_reg_reg[7]
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.804 f  vga_unit/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.580    11.384    vga_unit/rgb_reg[11]_i_5_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.150    11.534 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.709    12.243    rgb_next[3]
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)       -0.301    14.767    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 vga_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 1.680ns (25.141%)  route 5.002ns (74.859%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.634     5.155    vga_unit/CLK
    SLICE_X5Y8           FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.419     5.574 f  vga_unit/v_count_reg_reg[6]/Q
                         net (fo=23, routed)          1.229     6.803    vga_unit/v_count_reg_reg[9]_0[6]
    SLICE_X5Y12          LUT4 (Prop_lut4_I1_O)        0.327     7.130 r  vga_unit/timer_reg[6]_i_4/O
                         net (fo=4, routed)           0.760     7.890    vga_unit/timer_reg[6]_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.332     8.222 r  vga_unit/addr_reg_reg_i_12/O
                         net (fo=16, routed)          0.859     9.082    vga_unit/h_count_reg_reg[9]_1
    SLICE_X9Y11          LUT3 (Prop_lut3_I1_O)        0.152     9.234 r  vga_unit/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.436     9.670    vga_unit/rgb_reg[7]_i_8_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.326     9.996 r  vga_unit/rgb_reg[7]_i_5/O
                         net (fo=2, routed)           0.838    10.834    vga_unit/rgb_reg[7]_i_5_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.958 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.880    11.838    rgb_next[7]
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)       -0.062    15.006    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 vga_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.680ns (25.119%)  route 5.008ns (74.881%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.634     5.155    vga_unit/CLK
    SLICE_X5Y8           FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.419     5.574 f  vga_unit/v_count_reg_reg[6]/Q
                         net (fo=23, routed)          1.229     6.803    vga_unit/v_count_reg_reg[9]_0[6]
    SLICE_X5Y12          LUT4 (Prop_lut4_I1_O)        0.327     7.130 r  vga_unit/timer_reg[6]_i_4/O
                         net (fo=4, routed)           0.760     7.890    vga_unit/timer_reg[6]_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.332     8.222 r  vga_unit/addr_reg_reg_i_12/O
                         net (fo=16, routed)          0.859     9.082    vga_unit/h_count_reg_reg[9]_1
    SLICE_X9Y11          LUT3 (Prop_lut3_I1_O)        0.152     9.234 r  vga_unit/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.436     9.670    vga_unit/rgb_reg[7]_i_8_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.326     9.996 r  vga_unit/rgb_reg[7]_i_5/O
                         net (fo=2, routed)           0.838    10.834    vga_unit/rgb_reg[7]_i_5_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.958 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.886    11.843    rgb_next[7]
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)       -0.047    15.021    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -11.843    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 vga_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 1.680ns (25.599%)  route 4.883ns (74.401%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.634     5.155    vga_unit/CLK
    SLICE_X5Y8           FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.419     5.574 f  vga_unit/v_count_reg_reg[6]/Q
                         net (fo=23, routed)          1.229     6.803    vga_unit/v_count_reg_reg[9]_0[6]
    SLICE_X5Y12          LUT4 (Prop_lut4_I1_O)        0.327     7.130 r  vga_unit/timer_reg[6]_i_4/O
                         net (fo=4, routed)           0.760     7.890    vga_unit/timer_reg[6]_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.332     8.222 r  vga_unit/addr_reg_reg_i_12/O
                         net (fo=16, routed)          0.859     9.082    vga_unit/h_count_reg_reg[9]_1
    SLICE_X9Y11          LUT3 (Prop_lut3_I1_O)        0.152     9.234 r  vga_unit/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.436     9.670    vga_unit/rgb_reg[7]_i_8_n_0
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.326     9.996 r  vga_unit/rgb_reg[7]_i_5/O
                         net (fo=2, routed)           0.838    10.834    vga_unit/rgb_reg[7]_i_5_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.958 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.760    11.718    rgb_next[7]
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)       -0.058    15.010    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  3.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.252ns (74.476%)  route 0.086ns (25.524%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    graph_unit/CLK
    SLICE_X0Y10          FDCE                                         r  graph_unit/y_padr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  graph_unit/y_padr_reg_reg[5]/Q
                         net (fo=11, routed)          0.086     1.703    graph_unit/y_padr_reg_reg[9]_0[5]
    SLICE_X1Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.748 r  graph_unit/y_padr_next0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.748    graph_unit/y_padr_next0_carry__0_i_2_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.814 r  graph_unit/y_padr_next0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.814    graph_unit/y_padr_next[6]
    SLICE_X1Y10          FDPE                                         r  graph_unit/y_padl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    graph_unit/CLK
    SLICE_X1Y10          FDPE                                         r  graph_unit/y_padl_reg_reg[6]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y10          FDPE (Hold_fdpe_C_D)         0.105     1.594    graph_unit/y_padl_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.589     1.472    timer_unit/CLK
    SLICE_X5Y14          FDPE                                         r  timer_unit/timer_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDPE (Prop_fdpe_C_Q)         0.128     1.600 r  timer_unit/timer_reg_reg[3]/Q
                         net (fo=4, routed)           0.096     1.696    timer_unit/timer_reg[3]
    SLICE_X5Y14          LUT6 (Prop_lut6_I1_O)        0.099     1.795 r  timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    timer_unit/timer_next[4]
    SLICE_X5Y14          FDPE                                         r  timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.859     1.986    timer_unit/CLK
    SLICE_X5Y14          FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y14          FDPE (Hold_fdpe_C_D)         0.092     1.564    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 graph_unit/y_padl_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padr_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.252ns (70.410%)  route 0.106ns (29.590%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    graph_unit/CLK
    SLICE_X1Y10          FDCE                                         r  graph_unit/y_padl_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  graph_unit/y_padl_reg_reg[5]/Q
                         net (fo=11, routed)          0.106     1.723    graph_unit/Q[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.768 r  graph_unit/y_padl_next0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.768    graph_unit/y_padl_next0_carry__0_i_2_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.834 r  graph_unit/y_padl_next0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.834    graph_unit/y_padl_next[6]
    SLICE_X0Y10          FDPE                                         r  graph_unit/y_padr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    graph_unit/CLK
    SLICE_X0Y10          FDPE                                         r  graph_unit/y_padr_reg_reg[6]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X0Y10          FDPE (Hold_fdpe_C_D)         0.105     1.594    graph_unit/y_padr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.251ns (69.545%)  route 0.110ns (30.455%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    graph_unit/CLK
    SLICE_X0Y10          FDCE                                         r  graph_unit/y_padr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  graph_unit/y_padr_reg_reg[4]/Q
                         net (fo=12, routed)          0.110     1.727    graph_unit/y_padr_reg_reg[9]_0[4]
    SLICE_X1Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.772 r  graph_unit/y_padr_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.772    graph_unit/y_padr_next0_carry__0_i_3_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.837 r  graph_unit/y_padr_next0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.837    graph_unit/y_padr_next[5]
    SLICE_X1Y10          FDCE                                         r  graph_unit/y_padl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    graph_unit/CLK
    SLICE_X1Y10          FDCE                                         r  graph_unit/y_padl_reg_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y10          FDCE (Hold_fdce_C_D)         0.105     1.594    graph_unit/y_padl_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.251ns (69.545%)  route 0.110ns (30.455%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    graph_unit/CLK
    SLICE_X0Y11          FDCE                                         r  graph_unit/y_padr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  graph_unit/y_padr_reg_reg[8]/Q
                         net (fo=10, routed)          0.110     1.727    graph_unit/y_padr_reg_reg[9]_0[8]
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.772 r  graph_unit/y_padr_next0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.772    graph_unit/y_padr_next0_carry__1_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.837 r  graph_unit/y_padr_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.837    graph_unit/y_padr_next[9]
    SLICE_X1Y11          FDCE                                         r  graph_unit/y_padl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    graph_unit/CLK
    SLICE_X1Y11          FDCE                                         r  graph_unit/y_padl_reg_reg[9]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.105     1.594    graph_unit/y_padl_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.153%)  route 0.109ns (29.847%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    graph_unit/CLK
    SLICE_X0Y10          FDCE                                         r  graph_unit/y_padr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  graph_unit/y_padr_reg_reg[4]/Q
                         net (fo=12, routed)          0.109     1.726    graph_unit/y_padr_reg_reg[9]_0[4]
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.045     1.771 r  graph_unit/y_padr_next0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.771    graph_unit/y_padr_next0_carry__0_i_4_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.841 r  graph_unit/y_padr_next0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.841    graph_unit/y_padr_next[4]
    SLICE_X1Y10          FDCE                                         r  graph_unit/y_padl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    graph_unit/CLK
    SLICE_X1Y10          FDCE                                         r  graph_unit/y_padl_reg_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y10          FDCE (Hold_fdce_C_D)         0.105     1.594    graph_unit/y_padl_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.153%)  route 0.109ns (29.847%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    graph_unit/CLK
    SLICE_X0Y11          FDCE                                         r  graph_unit/y_padr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  graph_unit/y_padr_reg_reg[8]/Q
                         net (fo=10, routed)          0.109     1.726    graph_unit/y_padr_reg_reg[9]_0[8]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.045     1.771 r  graph_unit/y_padr_next0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.771    graph_unit/y_padr_next0_carry__1_i_2_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.841 r  graph_unit/y_padr_next0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.841    graph_unit/y_padr_next[8]
    SLICE_X1Y11          FDCE                                         r  graph_unit/y_padl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    graph_unit/CLK
    SLICE_X1Y11          FDCE                                         r  graph_unit/y_padl_reg_reg[8]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.105     1.594    graph_unit/y_padl_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.256ns (69.943%)  route 0.110ns (30.057%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    graph_unit/CLK
    SLICE_X0Y9           FDCE                                         r  graph_unit/y_padr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  graph_unit/y_padr_reg_reg[0]/Q
                         net (fo=18, routed)          0.110     1.728    graph_unit/y_padr_reg_reg[9]_0[0]
    SLICE_X1Y9           LUT4 (Prop_lut4_I2_O)        0.045     1.773 r  graph_unit/y_padr_next0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.773    graph_unit/y_padr_next0_carry_i_6_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.843 r  graph_unit/y_padr_next0_carry/O[0]
                         net (fo=1, routed)           0.000     1.843    graph_unit/y_padr_next[0]
    SLICE_X1Y9           FDCE                                         r  graph_unit/y_padl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    graph_unit/CLK
    SLICE_X1Y9           FDCE                                         r  graph_unit/y_padl_reg_reg[0]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y9           FDCE (Hold_fdce_C_D)         0.105     1.595    graph_unit/y_padl_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcounter_unit/r_digl1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.565     1.448    lcounter_unit/CLK
    SLICE_X10Y8          FDCE                                         r  lcounter_unit/r_digl1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  lcounter_unit/r_digl1_reg[0]/Q
                         net (fo=5, routed)           0.175     1.787    lcounter_unit/r_digl1_reg[3]_0[0]
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.043     1.830 r  lcounter_unit/r_digl1[3]_i_2/O
                         net (fo=1, routed)           0.000     1.830    lcounter_unit/digl1_next[3]
    SLICE_X10Y8          FDCE                                         r  lcounter_unit/r_digl1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.835     1.962    lcounter_unit/CLK
    SLICE_X10Y8          FDCE                                         r  lcounter_unit/r_digl1_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.131     1.579    lcounter_unit/r_digl1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 graph_unit/y_padr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_padl_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.285ns (76.744%)  route 0.086ns (23.256%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    graph_unit/CLK
    SLICE_X0Y10          FDCE                                         r  graph_unit/y_padr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  graph_unit/y_padr_reg_reg[5]/Q
                         net (fo=11, routed)          0.086     1.703    graph_unit/y_padr_reg_reg[9]_0[5]
    SLICE_X1Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.748 r  graph_unit/y_padr_next0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.748    graph_unit/y_padr_next0_carry__0_i_2_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.847 r  graph_unit/y_padr_next0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.847    graph_unit/y_padr_next[7]
    SLICE_X1Y10          FDPE                                         r  graph_unit/y_padl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    graph_unit/CLK
    SLICE_X1Y10          FDPE                                         r  graph_unit/y_padl_reg_reg[7]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y10          FDPE (Hold_fdpe_C_D)         0.105     1.594    graph_unit/y_padl_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X8Y9     FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y11    FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y11    FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y14    rgb_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y24    rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y24    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y24    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y24    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y9     FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y9     FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y11    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y11    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y11    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y11    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y14    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y14    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y24    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y24    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y9     FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y9     FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y11    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y11    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y11    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y11    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y14    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y14    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y24    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y24    rgb_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 4.326ns (61.690%)  route 2.687ns (38.310%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.879     1.335    q7seg/ps[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.152     1.487 r  q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.295    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.013 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.013    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.906ns  (logic 4.313ns (62.449%)  route 2.593ns (37.551%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.877     1.333    q7seg/ps[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.152     1.485 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     3.201    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.906 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.906    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.628ns  (logic 4.079ns (61.541%)  route 2.549ns (38.459%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.877     1.333    q7seg/ps[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.457 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     3.129    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.628 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.628    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.507ns  (logic 4.103ns (63.052%)  route 2.404ns (36.948%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=6, routed)           0.879     1.335    q7seg/ps[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.459 r  q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     2.984    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.507 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.507    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.195ns  (logic 1.441ns (34.359%)  route 2.754ns (65.641%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         2.754     4.195    vga_unit/AR[0]
    SLICE_X10Y15         FDCE                                         f  vga_unit/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.195ns  (logic 1.441ns (34.359%)  route 2.754ns (65.641%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         2.754     4.195    vga_unit/AR[0]
    SLICE_X10Y15         FDCE                                         f  vga_unit/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.195ns  (logic 1.441ns (34.359%)  route 2.754ns (65.641%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         2.754     4.195    vga_unit/AR[0]
    SLICE_X10Y15         FDCE                                         f  vga_unit/h_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 1.441ns (39.030%)  route 2.252ns (60.970%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         2.252     3.693    vga_unit/AR[0]
    SLICE_X8Y15          FDCE                                         f  vga_unit/h_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 1.441ns (39.030%)  route 2.252ns (60.970%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         2.252     3.693    vga_unit/AR[0]
    SLICE_X8Y15          FDCE                                         f  vga_unit/h_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 1.441ns (39.030%)  route 2.252ns (60.970%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=116, routed)         2.252     3.693    vga_unit/AR[0]
    SLICE_X8Y15          FDCE                                         f  vga_unit/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[15].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[15].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  genblk1[15].fDiv/clkDiv_reg/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[15].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[15].fDiv/clkDiv_reg_0
    SLICE_X61Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[15].fDiv/clkDiv_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    genblk1[15].fDiv/clkDiv_i_1__14_n_0
    SLICE_X61Y27         FDRE                                         r  genblk1[15].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[17].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[17].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  genblk1[17].fDiv/clkDiv_reg/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[17].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[17].fDiv/clkDiv_reg_0
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[17].fDiv/clkDiv_i_1__16/O
                         net (fo=1, routed)           0.000     0.354    genblk1[17].fDiv/clkDiv_i_1__16_n_0
    SLICE_X63Y27         FDRE                                         r  genblk1[17].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[4].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE                         0.000     0.000 r  genblk1[4].fDiv/clkDiv_reg/C
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[4].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[4].fDiv/clkDiv_reg_0
    SLICE_X59Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[4].fDiv/clkDiv_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    genblk1[4].fDiv/clkDiv_i_1__3_n_0
    SLICE_X59Y30         FDRE                                         r  genblk1[4].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[5].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE                         0.000     0.000 r  genblk1[5].fDiv/clkDiv_reg/C
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[5].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[5].fDiv/clkDiv_reg_0
    SLICE_X59Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[5].fDiv/clkDiv_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    genblk1[5].fDiv/clkDiv_i_1__4_n_0
    SLICE_X59Y29         FDRE                                         r  genblk1[5].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[7].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[7].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE                         0.000     0.000 r  genblk1[7].fDiv/clkDiv_reg/C
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[7].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[7].fDiv/clkDiv_reg_0
    SLICE_X61Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[7].fDiv/clkDiv_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    genblk1[7].fDiv/clkDiv_i_1__6_n_0
    SLICE_X61Y29         FDRE                                         r  genblk1[7].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[9].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE                         0.000     0.000 r  genblk1[9].fDiv/clkDiv_reg/C
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[9].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[9].fDiv/clkDiv_reg_0
    SLICE_X63Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[9].fDiv/clkDiv_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    genblk1[9].fDiv/clkDiv_i_1__8_n_0
    SLICE_X63Y29         FDRE                                         r  genblk1[9].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[11].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[11].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE                         0.000     0.000 r  genblk1[11].fDiv/clkDiv_reg/C
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[11].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[11].fDiv/clkDiv_reg_0
    SLICE_X62Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[11].fDiv/clkDiv_i_1__10/O
                         net (fo=1, routed)           0.000     0.371    genblk1[11].fDiv/clkDiv_i_1__10_n_0
    SLICE_X62Y28         FDRE                                         r  genblk1[11].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[1].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE                         0.000     0.000 r  genblk1[1].fDiv/clkDiv_reg/C
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[1].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[1].fDiv/clkDiv_reg_0
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[1].fDiv/clkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     0.371    genblk1[1].fDiv/clkDiv_i_1__0_n_0
    SLICE_X62Y30         FDRE                                         r  genblk1[1].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[13].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[13].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE                         0.000     0.000 r  genblk1[13].fDiv/clkDiv_reg/C
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  genblk1[13].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     0.339    genblk1[13].fDiv/clkDiv_reg_0
    SLICE_X60Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  genblk1[13].fDiv/clkDiv_i_1__12/O
                         net (fo=1, routed)           0.000     0.384    genblk1[13].fDiv/clkDiv_i_1__12_n_0
    SLICE_X60Y28         FDRE                                         r  genblk1[13].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[3].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[3].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE                         0.000     0.000 r  genblk1[3].fDiv/clkDiv_reg/C
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  genblk1[3].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     0.339    genblk1[3].fDiv/clkDiv_reg_0
    SLICE_X60Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  genblk1[3].fDiv/clkDiv_i_1__2/O
                         net (fo=1, routed)           0.000     0.384    genblk1[3].fDiv/clkDiv_i_1__2_n_0
    SLICE_X60Y30         FDRE                                         r  genblk1[3].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.666ns  (logic 4.124ns (61.877%)  route 2.541ns (38.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.541     8.099    rgb_reg_reg[7]_lopt_replica_1
    D17                  OBUF (Prop_obuf_I_O)         3.705    11.805 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.805    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.450ns  (logic 3.981ns (61.720%)  route 2.469ns (38.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.469     8.076    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.601 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.601    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.423ns  (logic 3.959ns (61.638%)  route 2.464ns (38.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.634     5.155    vga_unit/CLK
    SLICE_X5Y8           FDCE                                         r  vga_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  vga_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.464     8.075    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.579 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.579    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.398ns  (logic 4.120ns (64.397%)  route 2.278ns (35.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.278     7.836    rgb_reg_reg[7]_lopt_replica_2_1
    G17                  OBUF (Prop_obuf_I_O)         3.701    11.537 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.537    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.322ns  (logic 3.953ns (62.519%)  route 2.370ns (37.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.562     5.083    vga_unit/CLK
    SLICE_X9Y15          FDCE                                         r  vga_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.456     5.539 r  vga_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.370     7.909    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.405 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.405    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.241ns  (logic 4.097ns (65.652%)  route 2.144ns (34.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.144     7.702    rgb_reg_reg[7]_lopt_replica_3_1
    H17                  OBUF (Prop_obuf_I_O)         3.678    11.380 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.380    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.133ns  (logic 3.980ns (64.892%)  route 2.153ns (35.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.153     7.748    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.272 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.272    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.121ns  (logic 3.975ns (64.943%)  route 2.146ns (35.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.146     7.741    rgb_reg_reg[11]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.260 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.260    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 3.977ns (65.487%)  route 2.096ns (34.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.096     7.691    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.212 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.212    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.069ns  (logic 3.980ns (65.580%)  route 2.089ns (34.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.089     7.684    rgb_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.208 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.208    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.425%)  route 0.103ns (35.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    vga_unit/CLK
    SLICE_X11Y15         FDCE                                         r  vga_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_unit/h_count_reg_reg[6]/Q
                         net (fo=36, routed)          0.103     1.689    vga_unit/h_count_reg_reg[9]_0[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.734 r  vga_unit/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.734    vga_unit/h_count_next_0[6]
    SLICE_X10Y15         FDCE                                         r  vga_unit/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.271%)  route 0.123ns (39.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    vga_unit/CLK
    SLICE_X11Y15         FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_unit/h_count_reg_reg[0]/Q
                         net (fo=17, routed)          0.123     1.709    vga_unit/h_count_reg_reg[9]_0[0]
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.754 r  vga_unit/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.754    vga_unit/h_count_next_0[1]
    SLICE_X10Y15         FDCE                                         r  vga_unit/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.685%)  route 0.126ns (40.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    vga_unit/CLK
    SLICE_X9Y15          FDCE                                         r  vga_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  vga_unit/h_count_reg_reg[8]/Q
                         net (fo=22, routed)          0.126     1.712    vga_unit/h_count_reg_reg[9]_0[8]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  vga_unit/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.757    vga_unit/h_count_next_0[5]
    SLICE_X8Y15          FDCE                                         r  vga_unit/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.209ns (61.512%)  route 0.131ns (38.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    vga_unit/CLK
    SLICE_X2Y8           FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  vga_unit/v_count_reg_reg[4]/Q
                         net (fo=24, routed)          0.131     1.772    vga_unit/v_count_reg_reg[9]_0[4]
    SLICE_X3Y8           LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  vga_unit/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga_unit/v_count_next[4]_i_1_n_0
    SLICE_X3Y8           FDCE                                         r  vga_unit/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.219%)  route 0.200ns (51.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    vga_unit/CLK
    SLICE_X9Y15          FDCE                                         r  vga_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga_unit/h_count_reg_reg[4]/Q
                         net (fo=34, routed)          0.200     1.786    vga_unit/h_count_reg_reg[9]_0[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  vga_unit/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.831    vga_unit/h_count_next_0[8]
    SLICE_X8Y15          FDCE                                         r  vga_unit/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.209ns (56.273%)  route 0.162ns (43.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.592     1.475    vga_unit/CLK
    SLICE_X6Y9           FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.164     1.639 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=27, routed)          0.162     1.802    vga_unit/v_count_reg_reg[9]_0[5]
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.045     1.847 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.847    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X5Y9           FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.597%)  route 0.174ns (45.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    vga_unit/CLK
    SLICE_X2Y8           FDCE                                         r  vga_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  vga_unit/v_count_reg_reg[7]/Q
                         net (fo=21, routed)          0.174     1.815    vga_unit/v_count_reg_reg[9]_0[7]
    SLICE_X3Y8           LUT4 (Prop_lut4_I0_O)        0.045     1.860 r  vga_unit/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.860    vga_unit/v_count_next[7]_i_1_n_0
    SLICE_X3Y8           FDCE                                         r  vga_unit/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.176%)  route 0.184ns (46.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.592     1.475    vga_unit/CLK
    SLICE_X6Y9           FDCE                                         r  vga_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.164     1.639 r  vga_unit/v_count_reg_reg[3]/Q
                         net (fo=25, routed)          0.184     1.823    vga_unit/v_count_reg_reg[9]_0[3]
    SLICE_X6Y8           LUT6 (Prop_lut6_I2_O)        0.045     1.868 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.868    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X6Y8           FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.289%)  route 0.216ns (53.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.590     1.473    vga_unit/CLK
    SLICE_X4Y12          FDCE                                         r  vga_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_unit/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          0.216     1.830    vga_unit/v_count_reg_reg[9]_0[1]
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.045     1.875 r  vga_unit/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    vga_unit/v_count_next[0]_i_1_n_0
    SLICE_X5Y13          FDCE                                         r  vga_unit/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.189ns (46.687%)  route 0.216ns (53.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.590     1.473    vga_unit/CLK
    SLICE_X4Y12          FDCE                                         r  vga_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_unit/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          0.216     1.830    vga_unit/v_count_reg_reg[9]_0[1]
    SLICE_X5Y13          LUT5 (Prop_lut5_I3_O)        0.048     1.878 r  vga_unit/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    vga_unit/v_count_next[2]_i_1_n_0
    SLICE_X5Y13          FDCE                                         r  vga_unit/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_padr_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.889ns  (logic 3.033ns (51.507%)  route 2.856ns (48.493%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.600     3.052    graph_unit/btn_IBUF[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.176 f  graph_unit/y_padl_next0_carry_i_10/O
                         net (fo=8, routed)           0.957     4.133    graph_unit/y_padl_next0_carry_i_10_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  graph_unit/y_padl_next0_carry_i_12/O
                         net (fo=1, routed)           0.298     4.583    graph_unit/y_padl_next0_carry_i_12_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.326     4.909 r  graph_unit/y_padl_next0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.909    graph_unit/y_padl_next0_carry_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.441 r  graph_unit/y_padl_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.441    graph_unit/y_padl_next0_carry_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.555 r  graph_unit/y_padl_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.555    graph_unit/y_padl_next0_carry__0_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.889 r  graph_unit/y_padl_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.889    graph_unit/y_padl_next[9]
    SLICE_X0Y11          FDCE                                         r  graph_unit/y_padr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.516     4.857    graph_unit/CLK
    SLICE_X0Y11          FDCE                                         r  graph_unit/y_padr_reg_reg[9]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_padr_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.778ns  (logic 2.922ns (50.576%)  route 2.856ns (49.424%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.600     3.052    graph_unit/btn_IBUF[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.176 f  graph_unit/y_padl_next0_carry_i_10/O
                         net (fo=8, routed)           0.957     4.133    graph_unit/y_padl_next0_carry_i_10_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  graph_unit/y_padl_next0_carry_i_12/O
                         net (fo=1, routed)           0.298     4.583    graph_unit/y_padl_next0_carry_i_12_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.326     4.909 r  graph_unit/y_padl_next0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.909    graph_unit/y_padl_next0_carry_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.441 r  graph_unit/y_padl_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.441    graph_unit/y_padl_next0_carry_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.555 r  graph_unit/y_padl_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.555    graph_unit/y_padl_next0_carry__0_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.778 r  graph_unit/y_padl_next0_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.778    graph_unit/y_padl_next[8]
    SLICE_X0Y11          FDCE                                         r  graph_unit/y_padr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.516     4.857    graph_unit/CLK
    SLICE_X0Y11          FDCE                                         r  graph_unit/y_padr_reg_reg[8]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_padr_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.775ns  (logic 2.919ns (50.550%)  route 2.856ns (49.450%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.600     3.052    graph_unit/btn_IBUF[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.176 f  graph_unit/y_padl_next0_carry_i_10/O
                         net (fo=8, routed)           0.957     4.133    graph_unit/y_padl_next0_carry_i_10_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  graph_unit/y_padl_next0_carry_i_12/O
                         net (fo=1, routed)           0.298     4.583    graph_unit/y_padl_next0_carry_i_12_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.326     4.909 r  graph_unit/y_padl_next0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.909    graph_unit/y_padl_next0_carry_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.441 r  graph_unit/y_padl_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.441    graph_unit/y_padl_next0_carry_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.775 r  graph_unit/y_padl_next0_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.775    graph_unit/y_padl_next[5]
    SLICE_X0Y10          FDCE                                         r  graph_unit/y_padr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517     4.858    graph_unit/CLK
    SLICE_X0Y10          FDCE                                         r  graph_unit/y_padr_reg_reg[5]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_padr_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.754ns  (logic 2.898ns (50.370%)  route 2.856ns (49.630%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.600     3.052    graph_unit/btn_IBUF[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.176 f  graph_unit/y_padl_next0_carry_i_10/O
                         net (fo=8, routed)           0.957     4.133    graph_unit/y_padl_next0_carry_i_10_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  graph_unit/y_padl_next0_carry_i_12/O
                         net (fo=1, routed)           0.298     4.583    graph_unit/y_padl_next0_carry_i_12_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.326     4.909 r  graph_unit/y_padl_next0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.909    graph_unit/y_padl_next0_carry_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.441 r  graph_unit/y_padl_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.441    graph_unit/y_padl_next0_carry_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.754 r  graph_unit/y_padl_next0_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.754    graph_unit/y_padl_next[7]
    SLICE_X0Y10          FDPE                                         r  graph_unit/y_padr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517     4.858    graph_unit/CLK
    SLICE_X0Y10          FDPE                                         r  graph_unit/y_padr_reg_reg[7]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_padr_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.680ns  (logic 2.824ns (49.723%)  route 2.856ns (50.277%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.600     3.052    graph_unit/btn_IBUF[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.176 f  graph_unit/y_padl_next0_carry_i_10/O
                         net (fo=8, routed)           0.957     4.133    graph_unit/y_padl_next0_carry_i_10_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  graph_unit/y_padl_next0_carry_i_12/O
                         net (fo=1, routed)           0.298     4.583    graph_unit/y_padl_next0_carry_i_12_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.326     4.909 r  graph_unit/y_padl_next0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.909    graph_unit/y_padl_next0_carry_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.441 r  graph_unit/y_padl_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.441    graph_unit/y_padl_next0_carry_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.680 r  graph_unit/y_padl_next0_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.680    graph_unit/y_padl_next[6]
    SLICE_X0Y10          FDPE                                         r  graph_unit/y_padr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517     4.858    graph_unit/CLK
    SLICE_X0Y10          FDPE                                         r  graph_unit/y_padr_reg_reg[6]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_padr_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.664ns  (logic 2.808ns (49.581%)  route 2.856ns (50.419%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.600     3.052    graph_unit/btn_IBUF[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.176 f  graph_unit/y_padl_next0_carry_i_10/O
                         net (fo=8, routed)           0.957     4.133    graph_unit/y_padl_next0_carry_i_10_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  graph_unit/y_padl_next0_carry_i_12/O
                         net (fo=1, routed)           0.298     4.583    graph_unit/y_padl_next0_carry_i_12_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.326     4.909 r  graph_unit/y_padl_next0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.909    graph_unit/y_padl_next0_carry_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.441 r  graph_unit/y_padl_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.441    graph_unit/y_padl_next0_carry_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.664 r  graph_unit/y_padl_next0_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.664    graph_unit/y_padl_next[4]
    SLICE_X0Y10          FDCE                                         r  graph_unit/y_padr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517     4.858    graph_unit/CLK
    SLICE_X0Y10          FDCE                                         r  graph_unit/y_padr_reg_reg[4]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_padr_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.515ns  (logic 2.659ns (48.219%)  route 2.856ns (51.781%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.600     3.052    graph_unit/btn_IBUF[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.176 f  graph_unit/y_padl_next0_carry_i_10/O
                         net (fo=8, routed)           0.957     4.133    graph_unit/y_padl_next0_carry_i_10_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  graph_unit/y_padl_next0_carry_i_12/O
                         net (fo=1, routed)           0.298     4.583    graph_unit/y_padl_next0_carry_i_12_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.326     4.909 r  graph_unit/y_padl_next0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.909    graph_unit/y_padl_next0_carry_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.515 r  graph_unit/y_padl_next0_carry/O[3]
                         net (fo=1, routed)           0.000     5.515    graph_unit/y_padl_next[3]
    SLICE_X0Y9           FDPE                                         r  graph_unit/y_padr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517     4.858    graph_unit/CLK
    SLICE_X0Y9           FDPE                                         r  graph_unit/y_padr_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_padr_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 2.600ns (47.659%)  route 2.856ns (52.341%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.600     3.052    graph_unit/btn_IBUF[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.176 f  graph_unit/y_padl_next0_carry_i_10/O
                         net (fo=8, routed)           0.957     4.133    graph_unit/y_padl_next0_carry_i_10_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  graph_unit/y_padl_next0_carry_i_12/O
                         net (fo=1, routed)           0.298     4.583    graph_unit/y_padl_next0_carry_i_12_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.326     4.909 r  graph_unit/y_padl_next0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.909    graph_unit/y_padl_next0_carry_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.456 r  graph_unit/y_padl_next0_carry/O[2]
                         net (fo=1, routed)           0.000     5.456    graph_unit/y_padl_next[2]
    SLICE_X0Y9           FDPE                                         r  graph_unit/y_padr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517     4.858    graph_unit/CLK
    SLICE_X0Y9           FDPE                                         r  graph_unit/y_padr_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_padr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.333ns  (logic 2.477ns (46.452%)  route 2.856ns (53.548%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.600     3.052    graph_unit/btn_IBUF[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.176 f  graph_unit/y_padl_next0_carry_i_10/O
                         net (fo=8, routed)           0.957     4.133    graph_unit/y_padl_next0_carry_i_10_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.152     4.285 r  graph_unit/y_padl_next0_carry_i_12/O
                         net (fo=1, routed)           0.298     4.583    graph_unit/y_padl_next0_carry_i_12_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.326     4.909 r  graph_unit/y_padl_next0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.909    graph_unit/y_padl_next0_carry_i_5_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.333 r  graph_unit/y_padl_next0_carry/O[1]
                         net (fo=1, routed)           0.000     5.333    graph_unit/y_padl_next[1]
    SLICE_X0Y9           FDCE                                         r  graph_unit/y_padr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517     4.858    graph_unit/CLK
    SLICE_X0Y9           FDCE                                         r  graph_unit/y_padr_reg_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_padl_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.190ns  (logic 2.679ns (51.628%)  route 2.510ns (48.372%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.600     3.052    graph_unit/btn_IBUF[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.176 r  graph_unit/y_padl_next0_carry_i_10/O
                         net (fo=8, routed)           0.910     4.086    graph_unit/y_padl_next0_carry_i_10_n_0
    SLICE_X1Y9           LUT4 (Prop_lut4_I1_O)        0.124     4.210 r  graph_unit/y_padr_next0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.210    graph_unit/y_padr_next0_carry_i_6_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.742 r  graph_unit/y_padr_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.742    graph_unit/y_padr_next0_carry_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.856 r  graph_unit/y_padr_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.856    graph_unit/y_padr_next0_carry__0_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.190 r  graph_unit/y_padr_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.190    graph_unit/y_padr_next[9]
    SLICE_X1Y11          FDCE                                         r  graph_unit/y_padl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.516     4.857    graph_unit/CLK
    SLICE_X1Y11          FDCE                                         r  graph_unit/y_padl_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[9]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.113     0.254    vga_unit/v_count_next[9]
    SLICE_X5Y8           FDCE                                         r  vga_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     1.990    vga_unit/CLK
    SLICE_X5Y8           FDCE                                         r  vga_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[4]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/v_count_next[4]
    SLICE_X2Y8           FDCE                                         r  vga_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    vga_unit/CLK
    SLICE_X2Y8           FDCE                                         r  vga_unit/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[4]/C
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_unit/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.120     0.268    vga_unit/h_count_next[4]
    SLICE_X9Y15          FDCE                                         r  vga_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    vga_unit/CLK
    SLICE_X9Y15          FDCE                                         r  vga_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[2]/C
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.110     0.274    vga_unit/h_count_next[2]
    SLICE_X8Y13          FDCE                                         r  vga_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    vga_unit/CLK
    SLICE_X8Y13          FDCE                                         r  vga_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[5]/C
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.110     0.274    vga_unit/h_count_next[5]
    SLICE_X8Y16          FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.829     1.956    vga_unit/CLK
    SLICE_X8Y16          FDCE                                         r  vga_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[9]/C
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.274    vga_unit/h_count_next[9]
    SLICE_X8Y13          FDCE                                         r  vga_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    vga_unit/CLK
    SLICE_X8Y13          FDCE                                         r  vga_unit/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[0]/C
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.113     0.277    vga_unit/h_count_next[0]
    SLICE_X11Y15         FDCE                                         r  vga_unit/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    vga_unit/CLK
    SLICE_X11Y15         FDCE                                         r  vga_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[5]/C
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.155     0.296    vga_unit/v_count_next[5]
    SLICE_X6Y9           FDCE                                         r  vga_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     1.990    vga_unit/CLK
    SLICE_X6Y9           FDCE                                         r  vga_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.019%)  route 0.159ns (52.981%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[3]/C
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.159     0.300    vga_unit/v_count_next[3]
    SLICE_X6Y9           FDCE                                         r  vga_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     1.990    vga_unit/CLK
    SLICE_X6Y9           FDCE                                         r  vga_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[8]/C
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.174     0.315    vga_unit/v_count_next[8]
    SLICE_X5Y8           FDCE                                         r  vga_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     1.990    vga_unit/CLK
    SLICE_X5Y8           FDCE                                         r  vga_unit/v_count_reg_reg[8]/C





