# **Analog Devices Intern 2024**

## **Assignments**

### ✅ **Eng.Osama** - PRBS  
- [Report](https://github.com/elsadiq7/Analog_devices_intern_2024/blob/main/assignments/2-eng_osama_PRBS/report/reeport.md)
- [Files](https://github.com/elsadiq7/Analog_devices_intern_2024/tree/main/assignments/2-eng_osama_PRBS/HDL%26TB%26BS) 

### ✅ **Eng.dr_ahmed** - IQ_imbalance  
- [Report](https://github.com/elsadiq7/Analog_devices_intern_2024/blob/main/assignments/3-dr_ahmed_IQ_imbalance/report.pdf)
- [code](https://github.com/elsadiq7/Analog_devices_intern_2024/blob/main/assignments/3-dr_ahmed_IQ_imbalance/code/IQ_IMBALANCE.ipynb) 

### ✅ **Eng.eng-reem** - FIR
- [FIR Modeling](https://github.com/elsadiq7/Analog_devices_intern_2024/tree/main/assignments/4-eng_reem_FIR/FIR_modeling)
- [HDL](https://github.com/elsadiq7/Analog_devices_intern_2024/tree/main/assignments/4-eng_reem_FIR/HDL)

### ✅ **Eng.eng-mohamed** - ALU-verification
- [verification-plan](https://github.com/elsadiq7/Analog_devices_intern_2024/blob/main/assignments/5-eng_moahhmed_ALU_VER_SV/Verification%20PLan/plan.md)
- [System_verliog](https://github.com/elsadiq7/Analog_devices_intern_2024/tree/main/assignments/5-eng_moahhmed_ALU_VER_SV/HDL_TBinSV)
- [Coco_TB](https://github.com/elsadiq7/Analog_devices_intern_2024/tree/main/assignments/5-eng_moahhmed_ALU_VER_SV/COCO_TB)
