Classic Timing Analyzer report for ProjetoCPU
Fri Oct 18 20:38:54 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                           ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.543 ns                        ; Controle:inst4|ALUControl[2]   ; overfloww                      ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 67.17 MHz ( period = 14.888 ns ) ; LS:inst14|LSOut[29]            ; Banco_reg:Reg_Control|Reg3[29] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B_Control|Saida[1] ; SS:inst15|toWriteData[1]       ; clk        ; clk      ; 184          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                ;                                ;            ;          ; 184          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 67.17 MHz ( period = 14.888 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg3[29]  ; clk        ; clk      ; None                        ; None                      ; 2.944 ns                ;
; N/A                                     ; 68.05 MHz ( period = 14.696 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg31[29] ; clk        ; clk      ; None                        ; None                      ; 2.848 ns                ;
; N/A                                     ; 68.05 MHz ( period = 14.694 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg7[29]  ; clk        ; clk      ; None                        ; None                      ; 2.847 ns                ;
; N/A                                     ; 68.34 MHz ( period = 14.632 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg18[29] ; clk        ; clk      ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 68.48 MHz ( period = 14.602 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg14[29] ; clk        ; clk      ; None                        ; None                      ; 2.804 ns                ;
; N/A                                     ; 68.49 MHz ( period = 14.600 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg22[29] ; clk        ; clk      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 68.56 MHz ( period = 14.586 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg2[29]  ; clk        ; clk      ; None                        ; None                      ; 2.788 ns                ;
; N/A                                     ; 68.57 MHz ( period = 14.584 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg28[29] ; clk        ; clk      ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 68.57 MHz ( period = 14.584 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg30[29] ; clk        ; clk      ; None                        ; None                      ; 2.795 ns                ;
; N/A                                     ; 68.60 MHz ( period = 14.578 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg12[29] ; clk        ; clk      ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 68.60 MHz ( period = 14.578 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg0[29]  ; clk        ; clk      ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 68.60 MHz ( period = 14.578 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg24[29] ; clk        ; clk      ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 68.62 MHz ( period = 14.574 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg20[29] ; clk        ; clk      ; None                        ; None                      ; 2.782 ns                ;
; N/A                                     ; 68.63 MHz ( period = 14.570 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg16[29] ; clk        ; clk      ; None                        ; None                      ; 2.783 ns                ;
; N/A                                     ; 68.64 MHz ( period = 14.568 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg4[29]  ; clk        ; clk      ; None                        ; None                      ; 2.781 ns                ;
; N/A                                     ; 68.65 MHz ( period = 14.566 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg26[29] ; clk        ; clk      ; None                        ; None                      ; 2.775 ns                ;
; N/A                                     ; 68.71 MHz ( period = 14.554 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg27[29] ; clk        ; clk      ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; 68.72 MHz ( period = 14.552 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg25[29] ; clk        ; clk      ; None                        ; None                      ; 2.764 ns                ;
; N/A                                     ; 68.84 MHz ( period = 14.526 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg29[29] ; clk        ; clk      ; None                        ; None                      ; 2.751 ns                ;
; N/A                                     ; 68.90 MHz ( period = 14.514 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg6[29]  ; clk        ; clk      ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 69.19 MHz ( period = 14.452 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg27[28] ; clk        ; clk      ; None                        ; None                      ; 2.713 ns                ;
; N/A                                     ; 70.26 MHz ( period = 14.232 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg15[29] ; clk        ; clk      ; None                        ; None                      ; 2.624 ns                ;
; N/A                                     ; 70.41 MHz ( period = 14.202 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg25[28] ; clk        ; clk      ; None                        ; None                      ; 2.602 ns                ;
; N/A                                     ; 70.43 MHz ( period = 14.198 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg29[28] ; clk        ; clk      ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; 70.49 MHz ( period = 14.186 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg15[28] ; clk        ; clk      ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; 70.60 MHz ( period = 14.164 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg17[29] ; clk        ; clk      ; None                        ; None                      ; 2.575 ns                ;
; N/A                                     ; 70.64 MHz ( period = 14.156 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg21[29] ; clk        ; clk      ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg28[28] ; clk        ; clk      ; None                        ; None                      ; 2.565 ns                ;
; N/A                                     ; 70.72 MHz ( period = 14.140 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg16[28] ; clk        ; clk      ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 70.74 MHz ( period = 14.136 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg24[28] ; clk        ; clk      ; None                        ; None                      ; 2.565 ns                ;
; N/A                                     ; 70.78 MHz ( period = 14.128 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg17[28] ; clk        ; clk      ; None                        ; None                      ; 2.556 ns                ;
; N/A                                     ; 70.78 MHz ( period = 14.128 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg8[28]  ; clk        ; clk      ; None                        ; None                      ; 2.555 ns                ;
; N/A                                     ; 70.79 MHz ( period = 14.126 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg0[28]  ; clk        ; clk      ; None                        ; None                      ; 2.554 ns                ;
; N/A                                     ; 70.89 MHz ( period = 14.106 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg8[29]  ; clk        ; clk      ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; 71.10 MHz ( period = 14.064 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg13[29] ; clk        ; clk      ; None                        ; None                      ; 2.522 ns                ;
; N/A                                     ; 71.15 MHz ( period = 14.054 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg9[29]  ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 71.26 MHz ( period = 14.034 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg23[29] ; clk        ; clk      ; None                        ; None                      ; 2.501 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg10[29] ; clk        ; clk      ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg19[29] ; clk        ; clk      ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; 71.54 MHz ( period = 13.978 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg11[29] ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A                                     ; 71.72 MHz ( period = 13.944 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg24[8]  ; clk        ; clk      ; None                        ; None                      ; 2.474 ns                ;
; N/A                                     ; 71.75 MHz ( period = 13.938 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg1[28]  ; clk        ; clk      ; None                        ; None                      ; 2.454 ns                ;
; N/A                                     ; 71.76 MHz ( period = 13.936 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg5[28]  ; clk        ; clk      ; None                        ; None                      ; 2.453 ns                ;
; N/A                                     ; 72.25 MHz ( period = 13.840 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg20[4]  ; clk        ; clk      ; None                        ; None                      ; 2.416 ns                ;
; N/A                                     ; 72.26 MHz ( period = 13.838 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg4[4]   ; clk        ; clk      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; 72.32 MHz ( period = 13.828 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg2[4]   ; clk        ; clk      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; 72.38 MHz ( period = 13.816 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg20[28] ; clk        ; clk      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; 72.39 MHz ( period = 13.814 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg21[28] ; clk        ; clk      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; 72.39 MHz ( period = 13.814 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg26[28] ; clk        ; clk      ; None                        ; None                      ; 2.398 ns                ;
; N/A                                     ; 72.48 MHz ( period = 13.796 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg21[27] ; clk        ; clk      ; None                        ; None                      ; 2.408 ns                ;
; N/A                                     ; 72.50 MHz ( period = 13.794 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg5[27]  ; clk        ; clk      ; None                        ; None                      ; 2.407 ns                ;
; N/A                                     ; 72.52 MHz ( period = 13.790 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg17[27] ; clk        ; clk      ; None                        ; None                      ; 2.374 ns                ;
; N/A                                     ; 72.56 MHz ( period = 13.782 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg14[28] ; clk        ; clk      ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; 72.56 MHz ( period = 13.782 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg12[28] ; clk        ; clk      ; None                        ; None                      ; 2.387 ns                ;
; N/A                                     ; 72.59 MHz ( period = 13.776 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg4[28]  ; clk        ; clk      ; None                        ; None                      ; 2.384 ns                ;
; N/A                                     ; 72.67 MHz ( period = 13.760 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg31[28] ; clk        ; clk      ; None                        ; None                      ; 2.379 ns                ;
; N/A                                     ; 72.71 MHz ( period = 13.754 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg3[28]  ; clk        ; clk      ; None                        ; None                      ; 2.376 ns                ;
; N/A                                     ; 72.72 MHz ( period = 13.752 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg7[28]  ; clk        ; clk      ; None                        ; None                      ; 2.375 ns                ;
; N/A                                     ; 72.80 MHz ( period = 13.736 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg8[4]   ; clk        ; clk      ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; 72.81 MHz ( period = 13.734 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg0[4]   ; clk        ; clk      ; None                        ; None                      ; 2.385 ns                ;
; N/A                                     ; 72.84 MHz ( period = 13.728 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg24[4]  ; clk        ; clk      ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; 72.89 MHz ( period = 13.720 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg26[4]  ; clk        ; clk      ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 72.90 MHz ( period = 13.718 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg10[4]  ; clk        ; clk      ; None                        ; None                      ; 2.377 ns                ;
; N/A                                     ; 72.92 MHz ( period = 13.714 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg2[28]  ; clk        ; clk      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; 72.94 MHz ( period = 13.710 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg18[28] ; clk        ; clk      ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 72.95 MHz ( period = 13.708 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg30[28] ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 72.98 MHz ( period = 13.702 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg6[28]  ; clk        ; clk      ; None                        ; None                      ; 2.342 ns                ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg22[28] ; clk        ; clk      ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; 73.22 MHz ( period = 13.658 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg13[28] ; clk        ; clk      ; None                        ; None                      ; 2.318 ns                ;
; N/A                                     ; 73.22 MHz ( period = 13.658 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg9[28]  ; clk        ; clk      ; None                        ; None                      ; 2.318 ns                ;
; N/A                                     ; 73.22 MHz ( period = 13.658 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg1[27]  ; clk        ; clk      ; None                        ; None                      ; 2.337 ns                ;
; N/A                                     ; 73.27 MHz ( period = 13.648 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg14[4]  ; clk        ; clk      ; None                        ; None                      ; 2.306 ns                ;
; N/A                                     ; 73.28 MHz ( period = 13.646 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg19[4]  ; clk        ; clk      ; None                        ; None                      ; 2.324 ns                ;
; N/A                                     ; 73.56 MHz ( period = 13.594 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg31[4]  ; clk        ; clk      ; None                        ; None                      ; 2.308 ns                ;
; N/A                                     ; 73.58 MHz ( period = 13.590 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg27[4]  ; clk        ; clk      ; None                        ; None                      ; 2.306 ns                ;
; N/A                                     ; 73.59 MHz ( period = 13.588 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg29[4]  ; clk        ; clk      ; None                        ; None                      ; 2.305 ns                ;
; N/A                                     ; 73.79 MHz ( period = 13.552 ns )                    ; LS:inst14|LSOut[12] ; Banco_reg:Reg_Control|Reg24[12] ; clk        ; clk      ; None                        ; None                      ; 2.301 ns                ;
; N/A                                     ; 73.90 MHz ( period = 13.532 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg7[4]   ; clk        ; clk      ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg24[30] ; clk        ; clk      ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; 74.66 MHz ( period = 13.394 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg14[8]  ; clk        ; clk      ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 74.72 MHz ( period = 13.384 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg12[14] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 74.77 MHz ( period = 13.374 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg20[27] ; clk        ; clk      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; 74.82 MHz ( period = 13.366 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg9[27]  ; clk        ; clk      ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 74.83 MHz ( period = 13.364 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg13[27] ; clk        ; clk      ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; 74.87 MHz ( period = 13.356 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg27[1]  ; clk        ; clk      ; None                        ; None                      ; 2.181 ns                ;
; N/A                                     ; 74.87 MHz ( period = 13.356 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg4[27]  ; clk        ; clk      ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 74.97 MHz ( period = 13.338 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg30[1]  ; clk        ; clk      ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 75.04 MHz ( period = 13.326 ns )                    ; LS:inst14|LSOut[29] ; Banco_reg:Reg_Control|Reg5[29]  ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 75.13 MHz ( period = 13.310 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg16[4]  ; clk        ; clk      ; None                        ; None                      ; 2.157 ns                ;
; N/A                                     ; 75.17 MHz ( period = 13.304 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg28[30] ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg29[0]  ; clk        ; clk      ; None                        ; None                      ; 2.138 ns                ;
; N/A                                     ; 75.22 MHz ( period = 13.294 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg17[30] ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 75.22 MHz ( period = 13.294 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg21[30] ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; 75.24 MHz ( period = 13.290 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg25[0]  ; clk        ; clk      ; None                        ; None                      ; 2.133 ns                ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg11[0]  ; clk        ; clk      ; None                        ; None                      ; 2.132 ns                ;
; N/A                                     ; 75.34 MHz ( period = 13.274 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg16[30] ; clk        ; clk      ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 75.36 MHz ( period = 13.270 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg0[30]  ; clk        ; clk      ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; 75.45 MHz ( period = 13.254 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg22[4]  ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A                                     ; 75.45 MHz ( period = 13.254 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg18[4]  ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A                                     ; 75.46 MHz ( period = 13.252 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg6[4]   ; clk        ; clk      ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; 75.56 MHz ( period = 13.234 ns )                    ; LS:inst14|LSOut[2]  ; Banco_reg:Reg_Control|Reg16[2]  ; clk        ; clk      ; None                        ; None                      ; 2.118 ns                ;
; N/A                                     ; 75.57 MHz ( period = 13.232 ns )                    ; LS:inst14|LSOut[2]  ; Banco_reg:Reg_Control|Reg24[2]  ; clk        ; clk      ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; 75.60 MHz ( period = 13.228 ns )                    ; LS:inst14|LSOut[2]  ; Banco_reg:Reg_Control|Reg8[2]   ; clk        ; clk      ; None                        ; None                      ; 2.115 ns                ;
; N/A                                     ; 75.71 MHz ( period = 13.208 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg5[30]  ; clk        ; clk      ; None                        ; None                      ; 2.097 ns                ;
; N/A                                     ; 75.71 MHz ( period = 13.208 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg6[27]  ; clk        ; clk      ; None                        ; None                      ; 2.096 ns                ;
; N/A                                     ; 75.71 MHz ( period = 13.208 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg27[20] ; clk        ; clk      ; None                        ; None                      ; 2.147 ns                ;
; N/A                                     ; 75.75 MHz ( period = 13.202 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg14[27] ; clk        ; clk      ; None                        ; None                      ; 2.093 ns                ;
; N/A                                     ; 75.77 MHz ( period = 13.198 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg22[27] ; clk        ; clk      ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; 75.78 MHz ( period = 13.196 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg17[4]  ; clk        ; clk      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; 75.82 MHz ( period = 13.190 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg21[4]  ; clk        ; clk      ; None                        ; None                      ; 2.096 ns                ;
; N/A                                     ; 75.96 MHz ( period = 13.164 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg13[4]  ; clk        ; clk      ; None                        ; None                      ; 2.077 ns                ;
; N/A                                     ; 75.99 MHz ( period = 13.160 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg15[27] ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A                                     ; 75.99 MHz ( period = 13.160 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg9[13]  ; clk        ; clk      ; None                        ; None                      ; 2.076 ns                ;
; N/A                                     ; 76.00 MHz ( period = 13.158 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg11[28] ; clk        ; clk      ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 76.01 MHz ( period = 13.156 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg9[4]   ; clk        ; clk      ; None                        ; None                      ; 2.073 ns                ;
; N/A                                     ; 76.02 MHz ( period = 13.154 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg23[4]  ; clk        ; clk      ; None                        ; None                      ; 2.072 ns                ;
; N/A                                     ; 76.05 MHz ( period = 13.150 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg21[13] ; clk        ; clk      ; None                        ; None                      ; 2.071 ns                ;
; N/A                                     ; 76.08 MHz ( period = 13.144 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg28[4]  ; clk        ; clk      ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; 76.09 MHz ( period = 13.142 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg11[27] ; clk        ; clk      ; None                        ; None                      ; 2.055 ns                ;
; N/A                                     ; 76.09 MHz ( period = 13.142 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg17[13] ; clk        ; clk      ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; 76.12 MHz ( period = 13.138 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg15[14] ; clk        ; clk      ; None                        ; None                      ; 2.094 ns                ;
; N/A                                     ; 76.15 MHz ( period = 13.132 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg24[27] ; clk        ; clk      ; None                        ; None                      ; 2.066 ns                ;
; N/A                                     ; 76.17 MHz ( period = 13.128 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg9[30]  ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; 76.20 MHz ( period = 13.124 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg13[30] ; clk        ; clk      ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 76.22 MHz ( period = 13.120 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg16[0]  ; clk        ; clk      ; None                        ; None                      ; 2.064 ns                ;
; N/A                                     ; 76.24 MHz ( period = 13.116 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg24[0]  ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; 76.24 MHz ( period = 13.116 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg0[0]   ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; 76.24 MHz ( period = 13.116 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg28[27] ; clk        ; clk      ; None                        ; None                      ; 2.055 ns                ;
; N/A                                     ; 76.31 MHz ( period = 13.104 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg12[4]  ; clk        ; clk      ; None                        ; None                      ; 2.059 ns                ;
; N/A                                     ; 76.34 MHz ( period = 13.100 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg11[16] ; clk        ; clk      ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; 76.39 MHz ( period = 13.090 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg20[24] ; clk        ; clk      ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; 76.44 MHz ( period = 13.082 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg4[24]  ; clk        ; clk      ; None                        ; None                      ; 2.037 ns                ;
; N/A                                     ; 76.57 MHz ( period = 13.060 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg1[14]  ; clk        ; clk      ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; 76.58 MHz ( period = 13.058 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg12[0]  ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; 76.60 MHz ( period = 13.054 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg5[14]  ; clk        ; clk      ; None                        ; None                      ; 2.082 ns                ;
; N/A                                     ; 76.62 MHz ( period = 13.052 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg13[9]  ; clk        ; clk      ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; 76.62 MHz ( period = 13.052 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg13[14] ; clk        ; clk      ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 76.64 MHz ( period = 13.048 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg13[8]  ; clk        ; clk      ; None                        ; None                      ; 2.019 ns                ;
; N/A                                     ; 76.66 MHz ( period = 13.044 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg9[8]   ; clk        ; clk      ; None                        ; None                      ; 2.017 ns                ;
; N/A                                     ; 76.68 MHz ( period = 13.042 ns )                    ; LS:inst14|LSOut[4]  ; Banco_reg:Reg_Control|Reg30[4]  ; clk        ; clk      ; None                        ; None                      ; 2.034 ns                ;
; N/A                                     ; 76.80 MHz ( period = 13.020 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg13[0]  ; clk        ; clk      ; None                        ; None                      ; 2.024 ns                ;
; N/A                                     ; 76.86 MHz ( period = 13.010 ns )                    ; LS:inst14|LSOut[2]  ; Banco_reg:Reg_Control|Reg13[2]  ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; 76.89 MHz ( period = 13.006 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg9[0]   ; clk        ; clk      ; None                        ; None                      ; 2.017 ns                ;
; N/A                                     ; 76.91 MHz ( period = 13.002 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg17[24] ; clk        ; clk      ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; 76.96 MHz ( period = 12.994 ns )                    ; LS:inst14|LSOut[0]  ; Banco_reg:Reg_Control|Reg15[0]  ; clk        ; clk      ; None                        ; None                      ; 2.011 ns                ;
; N/A                                     ; 77.10 MHz ( period = 12.970 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg8[8]   ; clk        ; clk      ; None                        ; None                      ; 1.988 ns                ;
; N/A                                     ; 77.20 MHz ( period = 12.954 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg11[3]  ; clk        ; clk      ; None                        ; None                      ; 1.987 ns                ;
; N/A                                     ; 77.21 MHz ( period = 12.952 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg9[3]   ; clk        ; clk      ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; 77.23 MHz ( period = 12.948 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg13[3]  ; clk        ; clk      ; None                        ; None                      ; 1.984 ns                ;
; N/A                                     ; 77.23 MHz ( period = 12.948 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg6[25]  ; clk        ; clk      ; None                        ; None                      ; 2.009 ns                ;
; N/A                                     ; 77.24 MHz ( period = 12.946 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg22[25] ; clk        ; clk      ; None                        ; None                      ; 2.008 ns                ;
; N/A                                     ; 77.24 MHz ( period = 12.946 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg16[9]  ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A                                     ; 77.28 MHz ( period = 12.940 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg31[24] ; clk        ; clk      ; None                        ; None                      ; 1.975 ns                ;
; N/A                                     ; 77.29 MHz ( period = 12.938 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg29[25] ; clk        ; clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A                                     ; 77.29 MHz ( period = 12.938 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg0[9]   ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 77.29 MHz ( period = 12.938 ns )                    ; LS:inst14|LSOut[19] ; Banco_reg:Reg_Control|Reg16[19] ; clk        ; clk      ; None                        ; None                      ; 1.987 ns                ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg11[14] ; clk        ; clk      ; None                        ; None                      ; 1.998 ns                ;
; N/A                                     ; 77.32 MHz ( period = 12.934 ns )                    ; LS:inst14|LSOut[14] ; Banco_reg:Reg_Control|Reg25[14] ; clk        ; clk      ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; 77.33 MHz ( period = 12.932 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg8[9]   ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; 77.34 MHz ( period = 12.930 ns )                    ; LS:inst14|LSOut[23] ; Banco_reg:Reg_Control|Reg17[23] ; clk        ; clk      ; None                        ; None                      ; 1.960 ns                ;
; N/A                                     ; 77.35 MHz ( period = 12.928 ns )                    ; LS:inst14|LSOut[25] ; Banco_reg:Reg_Control|Reg25[25] ; clk        ; clk      ; None                        ; None                      ; 1.987 ns                ;
; N/A                                     ; 77.39 MHz ( period = 12.922 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg25[24] ; clk        ; clk      ; None                        ; None                      ; 1.966 ns                ;
; N/A                                     ; 77.44 MHz ( period = 12.914 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg21[3]  ; clk        ; clk      ; None                        ; None                      ; 1.973 ns                ;
; N/A                                     ; 77.46 MHz ( period = 12.910 ns )                    ; LS:inst14|LSOut[24] ; Banco_reg:Reg_Control|Reg29[24] ; clk        ; clk      ; None                        ; None                      ; 1.960 ns                ;
; N/A                                     ; 77.47 MHz ( period = 12.908 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg17[3]  ; clk        ; clk      ; None                        ; None                      ; 1.970 ns                ;
; N/A                                     ; 77.47 MHz ( period = 12.908 ns )                    ; LS:inst14|LSOut[3]  ; Banco_reg:Reg_Control|Reg23[3]  ; clk        ; clk      ; None                        ; None                      ; 1.970 ns                ;
; N/A                                     ; 77.48 MHz ( period = 12.906 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg25[27] ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A                                     ; 77.51 MHz ( period = 12.902 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg18[27] ; clk        ; clk      ; None                        ; None                      ; 1.945 ns                ;
; N/A                                     ; 77.51 MHz ( period = 12.902 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg2[27]  ; clk        ; clk      ; None                        ; None                      ; 1.945 ns                ;
; N/A                                     ; 77.51 MHz ( period = 12.902 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg29[27] ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A                                     ; 77.53 MHz ( period = 12.898 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg23[13] ; clk        ; clk      ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 77.56 MHz ( period = 12.894 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg5[8]   ; clk        ; clk      ; None                        ; None                      ; 1.937 ns                ;
; N/A                                     ; 77.58 MHz ( period = 12.890 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg3[30]  ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; 77.58 MHz ( period = 12.890 ns )                    ; LS:inst14|LSOut[26] ; Banco_reg:Reg_Control|Reg22[26] ; clk        ; clk      ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 77.59 MHz ( period = 12.888 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg31[30] ; clk        ; clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A                                     ; 77.59 MHz ( period = 12.888 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg7[30]  ; clk        ; clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A                                     ; 77.59 MHz ( period = 12.888 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg19[28] ; clk        ; clk      ; None                        ; None                      ; 1.927 ns                ;
; N/A                                     ; 77.62 MHz ( period = 12.884 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg17[8]  ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 77.63 MHz ( period = 12.882 ns )                    ; LS:inst14|LSOut[28] ; Banco_reg:Reg_Control|Reg23[28] ; clk        ; clk      ; None                        ; None                      ; 1.924 ns                ;
; N/A                                     ; 77.68 MHz ( period = 12.874 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg29[9]  ; clk        ; clk      ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.872 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg30[27] ; clk        ; clk      ; None                        ; None                      ; 1.930 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.872 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg19[16] ; clk        ; clk      ; None                        ; None                      ; 1.974 ns                ;
; N/A                                     ; 77.72 MHz ( period = 12.866 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg28[20] ; clk        ; clk      ; None                        ; None                      ; 1.977 ns                ;
; N/A                                     ; 77.78 MHz ( period = 12.856 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg17[9]  ; clk        ; clk      ; None                        ; None                      ; 1.915 ns                ;
; N/A                                     ; 77.78 MHz ( period = 12.856 ns )                    ; LS:inst14|LSOut[9]  ; Banco_reg:Reg_Control|Reg9[9]   ; clk        ; clk      ; None                        ; None                      ; 1.915 ns                ;
; N/A                                     ; 77.82 MHz ( period = 12.850 ns )                    ; LS:inst14|LSOut[10] ; Banco_reg:Reg_Control|Reg24[10] ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; 77.82 MHz ( period = 12.850 ns )                    ; LS:inst14|LSOut[19] ; Banco_reg:Reg_Control|Reg30[19] ; clk        ; clk      ; None                        ; None                      ; 1.930 ns                ;
; N/A                                     ; 77.86 MHz ( period = 12.844 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg13[16] ; clk        ; clk      ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 77.89 MHz ( period = 12.838 ns )                    ; LS:inst14|LSOut[10] ; Banco_reg:Reg_Control|Reg7[10]  ; clk        ; clk      ; None                        ; None                      ; 1.913 ns                ;
; N/A                                     ; 77.92 MHz ( period = 12.834 ns )                    ; LS:inst14|LSOut[30] ; Banco_reg:Reg_Control|Reg26[30] ; clk        ; clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A                                     ; 77.92 MHz ( period = 12.834 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg16[8]  ; clk        ; clk      ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 77.94 MHz ( period = 12.830 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg9[16]  ; clk        ; clk      ; None                        ; None                      ; 1.947 ns                ;
; N/A                                     ; 77.95 MHz ( period = 12.828 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg13[20] ; clk        ; clk      ; None                        ; None                      ; 1.942 ns                ;
; N/A                                     ; 77.95 MHz ( period = 12.828 ns )                    ; LS:inst14|LSOut[16] ; Banco_reg:Reg_Control|Reg23[16] ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; 77.99 MHz ( period = 12.822 ns )                    ; LS:inst14|LSOut[8]  ; Banco_reg:Reg_Control|Reg29[8]  ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 77.99 MHz ( period = 12.822 ns )                    ; LS:inst14|LSOut[20] ; Banco_reg:Reg_Control|Reg7[20]  ; clk        ; clk      ; None                        ; None                      ; 1.945 ns                ;
; N/A                                     ; 78.00 MHz ( period = 12.820 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg7[27]  ; clk        ; clk      ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; 78.02 MHz ( period = 12.818 ns )                    ; LS:inst14|LSOut[1]  ; Banco_reg:Reg_Control|Reg2[1]   ; clk        ; clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A                                     ; 78.02 MHz ( period = 12.818 ns )                    ; LS:inst14|LSOut[27] ; Banco_reg:Reg_Control|Reg31[27] ; clk        ; clk      ; None                        ; None                      ; 1.911 ns                ;
; N/A                                     ; 78.02 MHz ( period = 12.818 ns )                    ; LS:inst14|LSOut[13] ; Banco_reg:Reg_Control|Reg10[13] ; clk        ; clk      ; None                        ; None                      ; 1.908 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                   ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                            ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[1]  ; SS:inst15|toWriteData[1]  ; clk        ; clk      ; None                       ; None                       ; 0.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[2]  ; SS:inst15|toWriteData[2]  ; clk        ; clk      ; None                       ; None                       ; 0.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[0]     ; LS:inst14|LSOut[0]        ; clk        ; clk      ; None                       ; None                       ; 0.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[4]     ; LS:inst14|LSOut[4]        ; clk        ; clk      ; None                       ; None                       ; 0.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 0.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 0.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[5]  ; SS:inst15|toWriteData[5]  ; clk        ; clk      ; None                       ; None                       ; 1.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[0]  ; SS:inst15|toWriteData[0]  ; clk        ; clk      ; None                       ; None                       ; 1.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 0.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[3]  ; SS:inst15|toWriteData[3]  ; clk        ; clk      ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[7]  ; SS:inst15|toWriteData[7]  ; clk        ; clk      ; None                       ; None                       ; 1.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[29] ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[28] ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 1.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 1.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[1]     ; LS:inst14|LSOut[1]        ; clk        ; clk      ; None                       ; None                       ; 1.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 1.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[30] ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 1.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 1.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[8]  ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[4]  ; SS:inst15|toWriteData[4]  ; clk        ; clk      ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[31] ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[2]     ; LS:inst14|LSOut[2]        ; clk        ; clk      ; None                       ; None                       ; 1.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[7]     ; LS:inst14|LSOut[7]        ; clk        ; clk      ; None                       ; None                       ; 1.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[18] ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 1.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[6]  ; SS:inst15|toWriteData[6]  ; clk        ; clk      ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[6]     ; LS:inst14|LSOut[6]        ; clk        ; clk      ; None                       ; None                       ; 1.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 1.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[27] ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 1.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[14] ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[5]     ; LS:inst14|LSOut[5]        ; clk        ; clk      ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 1.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 1.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 1.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 1.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[17] ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 2.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 2.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[3]     ; LS:inst14|LSOut[3]        ; clk        ; clk      ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 2.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 2.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[15] ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 2.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[16] ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 2.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 2.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[9]  ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 2.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 2.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 1.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 1.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 2.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[10] ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 2.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 2.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 2.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 2.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 2.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 2.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[26] ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[20] ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 2.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 2.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[22] ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 2.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[23] ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 2.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[21] ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 3.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[25] ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[13] ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 3.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 2.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 3.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 3.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 2.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 2.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[19] ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 3.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 2.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 2.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 2.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 3.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 2.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 2.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[11] ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 3.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[12] ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 3.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 3.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 3.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 3.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 3.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 3.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 3.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 3.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 3.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 3.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 3.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[24] ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 3.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 3.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 3.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 3.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 3.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 3.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 3.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 3.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 3.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 3.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 3.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 3.348 ns                 ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                  ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 16.543 ns  ; Controle:inst4|ALUControl[2]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.529 ns  ; Controle:inst4|ALUSrcB[0]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.426 ns  ; Controle:inst4|ALUSrcB[1]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.411 ns  ; Controle:inst4|ALUControl[0]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.392 ns  ; Controle:inst4|ALUControl[1]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.370 ns  ; Registrador:B_Control|Saida[2]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.280 ns  ; Instr_Reg:IRWrite|Instr15_0[8]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.252 ns  ; Controle:inst4|ALUSrcA[0]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.251 ns  ; Controle:inst4|ALUSrcA[1]             ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.197 ns  ; Registrador:PCWrite|Saida[0]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.156 ns  ; Registrador:B_Control|Saida[4]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.143 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.122 ns  ; Registrador:B_Control|Saida[5]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.119 ns  ; Registrador:B_Control|Saida[3]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.079 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.063 ns  ; Registrador:A_Control|Saida[5]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.006 ns  ; Registrador:B_Control|Saida[8]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.005 ns  ; Registrador:B_Control|Saida[6]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.995 ns  ; Registrador:A_Control|Saida[1]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.982 ns  ; Registrador:B_Control|Saida[10]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.978 ns  ; Registrador:A_Control|Saida[0]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.956 ns  ; Registrador:B_Control|Saida[7]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.953 ns  ; Registrador:MDRReg|Saida[0]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.947 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.929 ns  ; Registrador:A_Control|Saida[2]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.908 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.900 ns  ; Registrador:A_Control|Saida[8]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.893 ns  ; Registrador:B_Control|Saida[0]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.889 ns  ; Registrador:A_Control|Saida[7]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.853 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.835 ns  ; Instr_Reg:IRWrite|Instr15_0[7]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.830 ns  ; Registrador:B_Control|Saida[1]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.830 ns  ; Registrador:PCWrite|Saida[8]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.807 ns  ; Instr_Reg:IRWrite|Instr15_0[10]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.795 ns  ; Registrador:PCWrite|Saida[4]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.789 ns  ; Registrador:PCWrite|Saida[6]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.753 ns  ; Instr_Reg:IRWrite|Instr15_0[0]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.735 ns  ; Registrador:PCWrite|Saida[7]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.721 ns  ; Registrador:PCWrite|Saida[3]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.719 ns  ; Instr_Reg:IRWrite|Instr15_0[9]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.678 ns  ; Registrador:PCWrite|Saida[5]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.658 ns  ; Registrador:B_Control|Saida[9]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.646 ns  ; Registrador:PCWrite|Saida[2]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.627 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.583 ns  ; Registrador:B_Control|Saida[13]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.569 ns  ; Registrador:MDRReg|Saida[1]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.568 ns  ; Registrador:A_Control|Saida[6]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.540 ns  ; Registrador:A_Control|Saida[3]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.516 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.471 ns  ; Instr_Reg:IRWrite|Instr15_0[1]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.391 ns  ; Registrador:A_Control|Saida[4]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.346 ns  ; Instr_Reg:IRWrite|Instr15_0[6]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.341 ns  ; ShiftLeft2de32pra32:inst|outputSL[9]  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.317 ns  ; Registrador:PCWrite|Saida[1]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.314 ns  ; Registrador:MDRReg|Saida[2]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.285 ns  ; Registrador:MDRReg|Saida[5]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.282 ns  ; Controle:inst4|ALUControl[2]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.268 ns  ; Controle:inst4|ALUSrcB[0]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.264 ns  ; Registrador:B_Control|Saida[11]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.249 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.249 ns  ; Registrador:MDRReg|Saida[7]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.227 ns  ; Registrador:MDRReg|Saida[4]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.190 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.165 ns  ; Controle:inst4|ALUSrcB[1]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.150 ns  ; Controle:inst4|ALUControl[2]          ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.150 ns  ; Controle:inst4|ALUControl[0]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.136 ns  ; Controle:inst4|ALUSrcB[0]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.131 ns  ; Controle:inst4|ALUControl[1]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.113 ns  ; Controle:inst4|ALUControl[2]          ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.109 ns  ; Registrador:B_Control|Saida[2]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.099 ns  ; Controle:inst4|ALUSrcB[0]             ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.097 ns  ; Controle:inst4|ALUControl[2]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.083 ns  ; Controle:inst4|ALUSrcB[0]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.072 ns  ; Registrador:MDRReg|Saida[3]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.054 ns  ; ShiftLeft2de32pra32:inst|outputSL[6]  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.043 ns  ; Registrador:MDRReg|Saida[8]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.035 ns  ; Registrador:MDRReg|Saida[6]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.033 ns  ; Controle:inst4|ALUSrcB[1]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.032 ns  ; ShiftLeft2de32pra32:inst|outputSL[8]  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.019 ns  ; Instr_Reg:IRWrite|Instr15_0[8]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.018 ns  ; Controle:inst4|ALUControl[0]          ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.999 ns  ; Controle:inst4|ALUControl[1]          ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.996 ns  ; Controle:inst4|ALUSrcB[1]             ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.991 ns  ; Controle:inst4|ALUSrcA[0]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.990 ns  ; Controle:inst4|ALUSrcA[1]             ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.981 ns  ; Controle:inst4|ALUControl[0]          ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.980 ns  ; Controle:inst4|ALUSrcB[1]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.977 ns  ; Registrador:B_Control|Saida[2]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.965 ns  ; Controle:inst4|ALUControl[0]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.962 ns  ; Controle:inst4|ALUControl[1]          ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.949 ns  ; Controle:inst4|ALUControl[2]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.946 ns  ; Controle:inst4|ALUControl[1]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.940 ns  ; Registrador:B_Control|Saida[2]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.936 ns  ; Registrador:PCWrite|Saida[0]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.935 ns  ; Controle:inst4|ALUSrcB[0]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.924 ns  ; Registrador:B_Control|Saida[2]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.910 ns  ; Controle:inst4|ALUControl[2]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.896 ns  ; Controle:inst4|ALUSrcB[0]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.895 ns  ; Registrador:B_Control|Saida[4]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.887 ns  ; Instr_Reg:IRWrite|Instr15_0[8]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.882 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.870 ns  ; ShiftLeft2de32pra32:inst|outputSL[10] ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.861 ns  ; Registrador:B_Control|Saida[5]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.859 ns  ; Controle:inst4|ALUSrcA[0]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.858 ns  ; Controle:inst4|ALUSrcA[1]             ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.858 ns  ; Registrador:B_Control|Saida[3]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.854 ns  ; Registrador:A_Control|Saida[10]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.850 ns  ; Instr_Reg:IRWrite|Instr15_0[8]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.834 ns  ; Instr_Reg:IRWrite|Instr15_0[8]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.832 ns  ; Controle:inst4|ALUSrcB[1]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.822 ns  ; Controle:inst4|ALUSrcA[0]             ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.821 ns  ; Controle:inst4|ALUSrcA[1]             ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.818 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.817 ns  ; Controle:inst4|ALUControl[0]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.806 ns  ; Controle:inst4|ALUSrcA[0]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.805 ns  ; Controle:inst4|ALUSrcA[1]             ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.804 ns  ; Registrador:PCWrite|Saida[0]          ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.802 ns  ; Registrador:A_Control|Saida[5]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.798 ns  ; Controle:inst4|ALUControl[1]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.793 ns  ; Controle:inst4|ALUSrcB[1]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.780 ns  ; Instr_Reg:IRWrite|Instr15_0[15]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.778 ns  ; Controle:inst4|ALUControl[0]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.776 ns  ; Registrador:B_Control|Saida[2]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.767 ns  ; Registrador:PCWrite|Saida[0]          ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.764 ns  ; Registrador:MDRReg|Saida[9]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.763 ns  ; Registrador:B_Control|Saida[4]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.761 ns  ; Registrador:PCWrite|Saida[9]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.759 ns  ; Controle:inst4|ALUControl[1]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.751 ns  ; Registrador:PCWrite|Saida[0]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.750 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.745 ns  ; Registrador:B_Control|Saida[8]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.744 ns  ; Registrador:B_Control|Saida[6]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.737 ns  ; Registrador:B_Control|Saida[2]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.734 ns  ; Registrador:A_Control|Saida[1]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.729 ns  ; Registrador:B_Control|Saida[5]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.726 ns  ; Registrador:B_Control|Saida[3]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.726 ns  ; Registrador:B_Control|Saida[4]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.722 ns  ; Controle:inst4|ALUControl[2]          ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.721 ns  ; Registrador:B_Control|Saida[10]       ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.717 ns  ; Registrador:A_Control|Saida[0]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.713 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.710 ns  ; Registrador:B_Control|Saida[4]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.708 ns  ; Controle:inst4|ALUSrcB[0]             ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.701 ns  ; Registrador:B_Control|Saida[17]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.697 ns  ; Instr_Reg:IRWrite|Instr15_0[4]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.697 ns  ; Registrador:PCWrite|Saida[19]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.695 ns  ; Registrador:B_Control|Saida[7]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.692 ns  ; Registrador:B_Control|Saida[5]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.692 ns  ; Registrador:MDRReg|Saida[0]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.689 ns  ; Registrador:B_Control|Saida[3]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.686 ns  ; Instr_Reg:IRWrite|Instr15_0[8]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.686 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.686 ns  ; Instr_Reg:IRWrite|Instr15_0[3]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.676 ns  ; Registrador:B_Control|Saida[5]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.673 ns  ; Registrador:B_Control|Saida[3]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.670 ns  ; Registrador:A_Control|Saida[5]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.668 ns  ; Registrador:A_Control|Saida[2]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.658 ns  ; Controle:inst4|ALUSrcA[0]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.657 ns  ; Controle:inst4|ALUSrcA[1]             ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.649 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.647 ns  ; Instr_Reg:IRWrite|Instr15_0[2]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.647 ns  ; Instr_Reg:IRWrite|Instr15_0[8]        ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.642 ns  ; Registrador:A_Control|Saida[14]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.639 ns  ; Registrador:A_Control|Saida[8]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.633 ns  ; Instr_Reg:IRWrite|Instr15_0[5]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.633 ns  ; Registrador:A_Control|Saida[5]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.632 ns  ; Registrador:B_Control|Saida[0]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.630 ns  ; Controle:inst4|ALUControl[2]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.628 ns  ; Registrador:A_Control|Saida[7]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.619 ns  ; Controle:inst4|ALUSrcA[0]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.619 ns  ; Registrador:PCWrite|Saida[11]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.618 ns  ; Controle:inst4|ALUSrcA[1]             ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.617 ns  ; Registrador:A_Control|Saida[5]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.616 ns  ; Controle:inst4|ALUSrcB[0]             ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.613 ns  ; Registrador:B_Control|Saida[8]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.612 ns  ; Registrador:B_Control|Saida[6]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.605 ns  ; Controle:inst4|ALUSrcB[1]             ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.603 ns  ; Registrador:PCWrite|Saida[0]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.602 ns  ; Registrador:A_Control|Saida[1]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.592 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]  ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.591 ns  ; Registrador:PCWrite|Saida[13]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.590 ns  ; Controle:inst4|ALUControl[0]          ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.589 ns  ; Registrador:B_Control|Saida[10]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.585 ns  ; Registrador:A_Control|Saida[0]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.576 ns  ; Registrador:B_Control|Saida[8]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.576 ns  ; Registrador:A_Control|Saida[9]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.575 ns  ; Registrador:B_Control|Saida[6]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.574 ns  ; Instr_Reg:IRWrite|Instr15_0[7]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.571 ns  ; Controle:inst4|ALUControl[1]          ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.569 ns  ; Registrador:B_Control|Saida[1]        ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.569 ns  ; Registrador:PCWrite|Saida[8]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.566 ns  ; Registrador:PCWrite|Saida[10]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.565 ns  ; Registrador:A_Control|Saida[1]        ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.565 ns  ; Registrador:B_Control|Saida[12]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.564 ns  ; Registrador:PCWrite|Saida[0]          ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.563 ns  ; Registrador:B_Control|Saida[7]        ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.562 ns  ; Registrador:B_Control|Saida[4]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.560 ns  ; Registrador:MDRReg|Saida[0]           ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.560 ns  ; Registrador:B_Control|Saida[8]        ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.559 ns  ; Registrador:B_Control|Saida[6]        ; S[27]     ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                       ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 18 20:38:53 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SS:inst15|toWriteData[0]" is a latch
    Warning: Node "SS:inst15|toWriteData[1]" is a latch
    Warning: Node "SS:inst15|toWriteData[2]" is a latch
    Warning: Node "SS:inst15|toWriteData[3]" is a latch
    Warning: Node "SS:inst15|toWriteData[4]" is a latch
    Warning: Node "SS:inst15|toWriteData[5]" is a latch
    Warning: Node "SS:inst15|toWriteData[6]" is a latch
    Warning: Node "SS:inst15|toWriteData[7]" is a latch
    Warning: Node "SS:inst15|toWriteData[24]" is a latch
    Warning: Node "SS:inst15|toWriteData[25]" is a latch
    Warning: Node "SS:inst15|toWriteData[26]" is a latch
    Warning: Node "SS:inst15|toWriteData[27]" is a latch
    Warning: Node "SS:inst15|toWriteData[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[29]" is a latch
    Warning: Node "SS:inst15|toWriteData[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[31]" is a latch
    Warning: Node "LS:inst14|LSOut[30]" is a latch
    Warning: Node "LS:inst14|LSOut[31]" is a latch
    Warning: Node "LS:inst14|LSOut[0]" is a latch
    Warning: Node "LS:inst14|LSOut[1]" is a latch
    Warning: Node "LS:inst14|LSOut[2]" is a latch
    Warning: Node "LS:inst14|LSOut[3]" is a latch
    Warning: Node "LS:inst14|LSOut[4]" is a latch
    Warning: Node "LS:inst14|LSOut[5]" is a latch
    Warning: Node "LS:inst14|LSOut[7]" is a latch
    Warning: Node "SS:inst15|toWriteData[8]" is a latch
    Warning: Node "SS:inst15|toWriteData[9]" is a latch
    Warning: Node "SS:inst15|toWriteData[10]" is a latch
    Warning: Node "SS:inst15|toWriteData[11]" is a latch
    Warning: Node "SS:inst15|toWriteData[12]" is a latch
    Warning: Node "SS:inst15|toWriteData[13]" is a latch
    Warning: Node "SS:inst15|toWriteData[14]" is a latch
    Warning: Node "SS:inst15|toWriteData[15]" is a latch
    Warning: Node "LS:inst14|LSOut[28]" is a latch
    Warning: Node "LS:inst14|LSOut[29]" is a latch
    Warning: Node "LS:inst14|LSOut[6]" is a latch
    Warning: Node "SS:inst15|toWriteData[16]" is a latch
    Warning: Node "SS:inst15|toWriteData[17]" is a latch
    Warning: Node "SS:inst15|toWriteData[18]" is a latch
    Warning: Node "SS:inst15|toWriteData[19]" is a latch
    Warning: Node "SS:inst15|toWriteData[20]" is a latch
    Warning: Node "SS:inst15|toWriteData[21]" is a latch
    Warning: Node "SS:inst15|toWriteData[22]" is a latch
    Warning: Node "SS:inst15|toWriteData[23]" is a latch
    Warning: Node "LS:inst14|LSOut[27]" is a latch
    Warning: Node "LS:inst14|LSOut[26]" is a latch
    Warning: Node "LS:inst14|LSOut[24]" is a latch
    Warning: Node "LS:inst14|LSOut[25]" is a latch
    Warning: Node "LS:inst14|LSOut[23]" is a latch
    Warning: Node "LS:inst14|LSOut[22]" is a latch
    Warning: Node "LS:inst14|LSOut[20]" is a latch
    Warning: Node "LS:inst14|LSOut[21]" is a latch
    Warning: Node "LS:inst14|LSOut[19]" is a latch
    Warning: Node "LS:inst14|LSOut[18]" is a latch
    Warning: Node "LS:inst14|LSOut[17]" is a latch
    Warning: Node "LS:inst14|LSOut[16]" is a latch
    Warning: Node "LS:inst14|LSOut[15]" is a latch
    Warning: Node "LS:inst14|LSOut[14]" is a latch
    Warning: Node "LS:inst14|LSOut[13]" is a latch
    Warning: Node "LS:inst14|LSOut[12]" is a latch
    Warning: Node "LS:inst14|LSOut[8]" is a latch
    Warning: Node "LS:inst14|LSOut[9]" is a latch
    Warning: Node "LS:inst14|LSOut[10]" is a latch
    Warning: Node "LS:inst14|LSOut[11]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LS:inst14|LSOut[31]~1" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[1]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[1]" as buffer
    Info: Detected gated clock "SS:inst15|toWriteData[31]~0" as buffer
Info: Clock "clk" has Internal fmax of 67.17 MHz between source register "LS:inst14|LSOut[29]" and destination register "Banco_reg:Reg_Control|Reg3[29]" (period= 14.888 ns)
    Info: + Longest register to register delay is 2.944 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y20_N24; Fanout = 2; REG Node = 'LS:inst14|LSOut[29]'
        Info: 2: + IC(0.578 ns) + CELL(0.053 ns) = 0.631 ns; Loc. = LCCOMB_X24_Y18_N22; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux2~1'
        Info: 3: + IC(0.937 ns) + CELL(0.053 ns) = 1.621 ns; Loc. = LCCOMB_X25_Y25_N2; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux2~2'
        Info: 4: + IC(1.014 ns) + CELL(0.309 ns) = 2.944 ns; Loc. = LCFF_X24_Y28_N9; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg3[29]'
        Info: Total cell delay = 0.415 ns ( 14.10 % )
        Info: Total interconnect delay = 2.529 ns ( 85.90 % )
    Info: - Smallest clock skew is -4.410 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.621 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1802; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.816 ns) + CELL(0.618 ns) = 2.621 ns; Loc. = LCFF_X24_Y28_N9; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg3[29]'
            Info: Total cell delay = 1.462 ns ( 55.78 % )
            Info: Total interconnect delay = 1.159 ns ( 44.22 % )
        Info: - Longest clock path from clock "clk" to source register is 7.031 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.215 ns) + CELL(0.712 ns) = 2.771 ns; Loc. = LCFF_X17_Y17_N21; Fanout = 25; REG Node = 'Controle:inst4|LSControl[0]'
            Info: 3: + IC(1.057 ns) + CELL(0.225 ns) = 4.053 ns; Loc. = LCCOMB_X24_Y21_N26; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.885 ns) + CELL(0.000 ns) = 5.938 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(1.040 ns) + CELL(0.053 ns) = 7.031 ns; Loc. = LCCOMB_X24_Y20_N24; Fanout = 2; REG Node = 'LS:inst14|LSOut[29]'
            Info: Total cell delay = 1.834 ns ( 26.08 % )
            Info: Total interconnect delay = 5.197 ns ( 73.92 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 184 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B_Control|Saida[1]" and destination pin or register "SS:inst15|toWriteData[1]" for clock "clk" (Hold time is 4.211 ns)
    Info: + Largest clock skew is 4.753 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.385 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.466 ns) + CELL(0.712 ns) = 3.022 ns; Loc. = LCFF_X25_Y17_N29; Fanout = 25; REG Node = 'Controle:inst4|SSControl[1]'
            Info: 3: + IC(1.168 ns) + CELL(0.346 ns) = 4.536 ns; Loc. = LCCOMB_X26_Y23_N4; Fanout = 1; COMB Node = 'SS:inst15|toWriteData[31]~0'
            Info: 4: + IC(1.747 ns) + CELL(0.000 ns) = 6.283 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'SS:inst15|toWriteData[31]~0clkctrl'
            Info: 5: + IC(1.049 ns) + CELL(0.053 ns) = 7.385 ns; Loc. = LCCOMB_X26_Y17_N10; Fanout = 1; REG Node = 'SS:inst15|toWriteData[1]'
            Info: Total cell delay = 1.955 ns ( 26.47 % )
            Info: Total interconnect delay = 5.430 ns ( 73.53 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.632 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1802; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.827 ns) + CELL(0.618 ns) = 2.632 ns; Loc. = LCFF_X26_Y17_N7; Fanout = 11; REG Node = 'Registrador:B_Control|Saida[1]'
            Info: Total cell delay = 1.462 ns ( 55.55 % )
            Info: Total interconnect delay = 1.170 ns ( 44.45 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.448 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N7; Fanout = 11; REG Node = 'Registrador:B_Control|Saida[1]'
        Info: 2: + IC(0.223 ns) + CELL(0.225 ns) = 0.448 ns; Loc. = LCCOMB_X26_Y17_N10; Fanout = 1; REG Node = 'SS:inst15|toWriteData[1]'
        Info: Total cell delay = 0.225 ns ( 50.22 % )
        Info: Total interconnect delay = 0.223 ns ( 49.78 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "overfloww" through register "Controle:inst4|ALUControl[2]" is 16.543 ns
    Info: + Longest clock path from clock "clk" to source register is 2.619 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1802; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.814 ns) + CELL(0.618 ns) = 2.619 ns; Loc. = LCFF_X21_Y15_N13; Fanout = 38; REG Node = 'Controle:inst4|ALUControl[2]'
        Info: Total cell delay = 1.462 ns ( 55.82 % )
        Info: Total interconnect delay = 1.157 ns ( 44.18 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 13.830 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y15_N13; Fanout = 38; REG Node = 'Controle:inst4|ALUControl[2]'
        Info: 2: + IC(0.810 ns) + CELL(0.225 ns) = 1.035 ns; Loc. = LCCOMB_X21_Y17_N14; Fanout = 48; COMB Node = 'Ula32:ALUControl|Mux47~0'
        Info: 3: + IC(0.353 ns) + CELL(0.225 ns) = 1.613 ns; Loc. = LCCOMB_X21_Y17_N2; Fanout = 5; COMB Node = 'Ula32:ALUControl|Mux61~0'
        Info: 4: + IC(0.360 ns) + CELL(0.272 ns) = 2.245 ns; Loc. = LCCOMB_X20_Y17_N8; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[2]~4'
        Info: 5: + IC(0.318 ns) + CELL(0.225 ns) = 2.788 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[4]~6'
        Info: 6: + IC(0.216 ns) + CELL(0.154 ns) = 3.158 ns; Loc. = LCCOMB_X21_Y17_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~9'
        Info: 7: + IC(0.259 ns) + CELL(0.228 ns) = 3.645 ns; Loc. = LCCOMB_X21_Y17_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~10'
        Info: 8: + IC(0.251 ns) + CELL(0.228 ns) = 4.124 ns; Loc. = LCCOMB_X21_Y17_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~11'
        Info: 9: + IC(0.215 ns) + CELL(0.053 ns) = 4.392 ns; Loc. = LCCOMB_X21_Y17_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~12'
        Info: 10: + IC(0.613 ns) + CELL(0.053 ns) = 5.058 ns; Loc. = LCCOMB_X21_Y20_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~13'
        Info: 11: + IC(0.232 ns) + CELL(0.053 ns) = 5.343 ns; Loc. = LCCOMB_X21_Y20_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~14'
        Info: 12: + IC(0.224 ns) + CELL(0.053 ns) = 5.620 ns; Loc. = LCCOMB_X21_Y20_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~15'
        Info: 13: + IC(0.218 ns) + CELL(0.053 ns) = 5.891 ns; Loc. = LCCOMB_X21_Y20_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[21]~16'
        Info: 14: + IC(0.232 ns) + CELL(0.053 ns) = 6.176 ns; Loc. = LCCOMB_X21_Y20_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~17'
        Info: 15: + IC(0.837 ns) + CELL(0.053 ns) = 7.066 ns; Loc. = LCCOMB_X24_Y16_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~18'
        Info: 16: + IC(0.208 ns) + CELL(0.053 ns) = 7.327 ns; Loc. = LCCOMB_X24_Y16_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[27]~19'
        Info: 17: + IC(0.211 ns) + CELL(0.053 ns) = 7.591 ns; Loc. = LCCOMB_X24_Y16_N0; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[29]~20'
        Info: 18: + IC(0.655 ns) + CELL(0.053 ns) = 8.299 ns; Loc. = LCCOMB_X24_Y19_N14; Fanout = 15; COMB Node = 'Ula32:ALUControl|carry_temp[31]~21'
        Info: 19: + IC(0.666 ns) + CELL(0.053 ns) = 9.018 ns; Loc. = LCCOMB_X24_Y16_N12; Fanout = 2; COMB Node = 'Ula32:ALUControl|Overflow'
        Info: 20: + IC(2.688 ns) + CELL(2.124 ns) = 13.830 ns; Loc. = PIN_Y20; Fanout = 0; PIN Node = 'overfloww'
        Info: Total cell delay = 4.264 ns ( 30.83 % )
        Info: Total interconnect delay = 9.566 ns ( 69.17 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4406 megabytes
    Info: Processing ended: Fri Oct 18 20:38:54 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


