
;; Function void endianCheck_system(Endian_Check*, bool) (_Z18endianCheck_systemP12Endian_Checkb, funcdef_no=2, decl_uid=5488, cgraph_uid=2, symbol_order=2)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=32, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=16, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 4:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 8:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) q {*cmpqi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 15:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 16:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 17:  (0) ?mq {*cmpqi_ccno_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 20:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 26:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 27:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 28:  (0) ?mq {*cmpqi_ccno_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 31:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (1) rBwBz {*call_value}

********** Pseudo live ranges #1: **********

  BB 7
  BB 8
   Insn 43: point = 0
  BB 6
   Insn 32: point = 0
   Insn 31: point = 0
  BB 5
   Insn 29: point = 0
   Insn 28: point = 0
   Insn 27: point = 0
   Insn 26: point = 1
  BB 4
   Insn 37: point = 2
   Insn 21: point = 2
   Insn 20: point = 2
  BB 3
   Insn 18: point = 2
   Insn 17: point = 2
   Insn 16: point = 2
   Insn 15: point = 3
  BB 2
   Insn 13: point = 4
   Insn 12: point = 4
   Insn 11: point = 5
   Insn 10: point = 6
   Insn 9: point = 7
   Insn 8: point = 8
   Insn 4: point = 8
   Insn 3: point = 9
   Insn 2: point = 10
Compressing live ranges: from 10 to 0 - 0%
Ranges after the compression:
New elimination table:
Can't eliminate 16 to 7 (offset=32, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=16, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 9
changing reg in insn 10
changing reg in insn 11
changing reg in insn 12
changing reg in insn 3
changing reg in insn 15
changing reg in insn 16
changing reg in insn 26
changing reg in insn 27
deleting insn with uid = 9.
starting the processing of deferred insns
ending the processing of deferred insns


void endianCheck_system(Endian_Check*, bool)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={8d,5u} r1={4d} r2={4d} r4={4d,1u} r5={6d,3u} r6={1d,14u} r7={1d,11u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r17={7d,4u} r18={3d} r19={3d} r20={1d,1u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} 
;;    total ref usage 283{244d,39u,0e} in 22{19 regular + 3 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 endian_check+0 S8 A64])
        (reg:DI 5 di [ endian_check ])) sim2fitman_sup.cpp:21 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (reg:SI 0 ax [89])
        (reg:SI 4 si [ verbose ])) sim2fitman_sup.cpp:21 90 {*movsi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 verbose+0 S1 A32])
        (reg:QI 0 ax [89])) sim2fitman_sup.cpp:21 93 {*movqi_internal}
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 8 5 10 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z11isBigEndianv") [flags 0x3]  <function_decl 0x7f2bf2972af8 isBigEndian>) [0 isBigEndian S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:24 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 10 8 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:87 D.6485 ] [87])
            (const_int 0 [0]))) sim2fitman_sup.cpp:24 3 {*cmpsi_ccno_1}
     (nil))
(insn 11 10 12 2 (set (reg:QI 0 ax [orig:88 D.6486 ] [88])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) sim2fitman_sup.cpp:24 607 {*setcc_qi}
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:88 D.6486 ] [88])
            (const_int 0 [0]))) sim2fitman_sup.cpp:24 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) sim2fitman_sup.cpp:24 612 {*jcc_1}
     (nil)
 -> 24)
;;  succ:       3 (FALLTHRU)
;;              5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 90
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (set (reg/f:DI 0 ax [90])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 endian_check+0 S8 A64])) sim2fitman_sup.cpp:25 89 {*movdi_internal}
     (nil))
(insn 16 15 17 3 (set (mem/j:SI (reg/f:DI 0 ax [90]) [0 endian_check_6(D)->systemStruct+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_sup.cpp:25 90 {*movsi_internal}
     (nil))
(insn 17 16 18 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -12 [0xfffffffffffffff4])) [0 verbose+0 S1 A32])
            (const_int 0 [0]))) sim2fitman_sup.cpp:26 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 18 17 19 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 42)
            (pc))) sim2fitman_sup.cpp:26 612 {*jcc_1}
     (nil)
 -> 42)
;;  succ:       4 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7f2bf25561b0 *.LC0>)) sim2fitman_sup.cpp:27 89 {*movdi_internal}
     (nil))
(call_insn 21 20 37 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:27 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 37 21 38 4 (set (pc)
        (label_ref:DI 42)) sim2fitman_sup.cpp:36 654 {jump}
     (nil)
 -> 42)
;;  succ:       8 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 38 37 24)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91
(code_label 24 38 25 5 2 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg/f:DI 0 ax [91])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 endian_check+0 S8 A64])) sim2fitman_sup.cpp:31 89 {*movdi_internal}
     (nil))
(insn 27 26 28 5 (set (mem/j:SI (reg/f:DI 0 ax [91]) [0 endian_check_6(D)->systemStruct+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:31 90 {*movsi_internal}
     (nil))
(insn 28 27 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -12 [0xfffffffffffffff4])) [0 verbose+0 S1 A32])
            (const_int 0 [0]))) sim2fitman_sup.cpp:32 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 42)
            (pc))) sim2fitman_sup.cpp:32 612 {*jcc_1}
     (nil)
 -> 42)
;;  succ:       6 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f2bf2556240 *.LC1>)) sim2fitman_sup.cpp:33 89 {*movdi_internal}
     (nil))
(call_insn 32 31 42 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:33 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 7, flags: (NEW, RTL, MODIFIED)
;;  pred:       3
;;              4 [100.0%] 
;;              6 [100.0%]  (FALLTHRU)
;;              5
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 42 32 41 8 4 "" [3 uses])
(note 41 42 43 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 43 41 35 8 (const_int 0 [0]) sim2fitman_sup.cpp:36 684 {nop}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 35 43 36 7 1 "" [0 uses])
(note 36 35 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 44 36 0 NOTE_INSN_DELETED)

;; Function int endianCheck_file(FILE*, Endian_Check*, bool*, char*, bool) (_Z16endianCheck_fileP8_IO_FILEP12Endian_CheckPbPcb, funcdef_no=3, decl_uid=5494, cgraph_uid=3, symbol_order=3)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=64, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=48, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 3:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 4:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 5:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 7:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 11:  (0) ?mq {*cmpqi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 14:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 16:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 17:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 19:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 23:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 24:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 25:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 26:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) rm  (1) re {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 30:  (0) ?mq {*cmpqi_ccno_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 33:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 34:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 37:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 38:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) ?mq {*cmpqi_ccno_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 46:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 47:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 50:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 51:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 54:  (0) =r  (1) g {*movsi_internal}

********** Pseudo live ranges #1: **********

  BB 11
   Insn 62: point = 0
   Insn 61: point = 0
   Insn 57: point = 1
   Insn 54: point = 3
  BB 7
   Insn 64: point = 4
   Insn 38: point = 4
   Insn 37: point = 5
  BB 6
   Insn 34: point = 6
   Insn 33: point = 6
  BB 5
   Insn 31: point = 6
   Insn 30: point = 6
  BB 10
   Insn 51: point = 6
   Insn 50: point = 7
  BB 9
   Insn 47: point = 8
   Insn 46: point = 8
  BB 8
   Insn 44: point = 8
   Insn 43: point = 8
  BB 4
   Insn 28: point = 8
   Insn 27: point = 8
   Insn 26: point = 9
   Insn 25: point = 11
   Insn 24: point = 12
   Insn 23: point = 13
  BB 3
   Insn 20: point = 14
   Insn 19: point = 14
   Insn 18: point = 14
   Insn 17: point = 14
   Insn 16: point = 14
   Insn 15: point = 14
   Insn 14: point = 15
  BB 2
   Insn 12: point = 16
   Insn 11: point = 16
   Insn 7: point = 16
   Insn 6: point = 17
   Insn 5: point = 18
   Insn 4: point = 18
   Insn 3: point = 18
   Insn 2: point = 18
Compressing live ranges: from 18 to 0 - 0%
Ranges after the compression:
New elimination table:
Can't eliminate 16 to 7 (offset=64, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=48, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 26
changing reg in insn 27
changing reg in insn 54
changing reg in insn 57
changing reg in insn 57
changing reg in insn 61
changing reg in insn 6
changing reg in insn 14
changing reg in insn 15
changing reg in insn 23
changing reg in insn 24
changing reg in insn 25
changing reg in insn 26
changing reg in insn 37
changing reg in insn 38
changing reg in insn 50
changing reg in insn 51
starting the processing of deferred insns
ending the processing of deferred insns


int endianCheck_file(FILE*, Endian_Check*, bool*, char*, bool)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={16d,12u} r1={5d,1u} r2={5d,1u} r4={6d,2u} r5={9d,5u} r6={1d,24u} r7={1d,15u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r17={8d,4u} r18={4d} r19={4d} r20={1d,1u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d,1u} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} 
;;    total ref usage 392{326d,66u,0e} in 38{34 regular + 4 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 17 [flags] 90
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 in_file+0 S8 A64])
        (reg:DI 5 di [ in_file ])) sim2fitman_sup.cpp:44 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 endian_check+0 S8 A64])
        (reg:DI 4 si [ endian_check ])) sim2fitman_sup.cpp:44 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 swap_bytes+0 S8 A64])
        (reg:DI 1 dx [ swap_bytes ])) sim2fitman_sup.cpp:44 89 {*movdi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 filename+0 S8 A64])
        (reg:DI 2 cx [ filename ])) sim2fitman_sup.cpp:44 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:SI 0 ax [90])
        (reg:SI 37 r8 [ verbose ])) sim2fitman_sup.cpp:44 90 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 verbose+0 S1 A32])
        (reg:QI 0 ax [90])) sim2fitman_sup.cpp:44 93 {*movqi_internal}
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [0 verbose+0 S1 A32])
            (const_int 0 [0]))) sim2fitman_sup.cpp:53 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) sim2fitman_sup.cpp:53 612 {*jcc_1}
     (nil)
 -> 21)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 91
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg:DI 0 ax [91])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 filename+0 S8 A64])) sim2fitman_sup.cpp:54 89 {*movdi_internal}
     (nil))
(insn 15 14 16 3 (set (reg:DI 4 si)
        (reg:DI 0 ax [91])) sim2fitman_sup.cpp:54 89 {*movdi_internal}
     (nil))
(insn 16 15 17 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f2bf2556900 *.LC2>)) sim2fitman_sup.cpp:54 89 {*movdi_internal}
     (nil))
(insn 17 16 18 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:54 93 {*movqi_internal}
     (nil))
(call_insn 18 17 19 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:54 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 19 18 20 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f2bf2556990 *.LC3>)) sim2fitman_sup.cpp:55 89 {*movdi_internal}
     (nil))
(call_insn 20 19 21 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:55 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 92 93
(code_label 21 20 22 4 6 "" [1 uses])
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 4 (set (reg/f:DI 0 ax [92])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 endian_check+0 S8 A64])) sim2fitman_sup.cpp:57 89 {*movdi_internal}
     (nil))
(insn 24 23 25 4 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [92])
                (const_int 4 [0x4])) [0 endian_check_10(D)->fileStruct+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:57 90 {*movsi_internal}
     (nil))
(insn 25 24 26 4 (set (reg/f:DI 0 ax [93])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 endian_check+0 S8 A64])) sim2fitman_sup.cpp:59 89 {*movdi_internal}
     (nil))
(insn 26 25 27 4 (set (reg:SI 0 ax [orig:87 D.6489 ] [87])
        (mem/j:SI (reg/f:DI 0 ax [93]) [0 endian_check_10(D)->systemStruct+0 S4 A32])) sim2fitman_sup.cpp:59 90 {*movsi_internal}
     (nil))
(insn 27 26 28 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:87 D.6489 ] [87])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:59 7 {*cmpsi_1}
     (nil))
(jump_insn 28 27 29 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) sim2fitman_sup.cpp:59 612 {*jcc_1}
     (nil)
 -> 41)
;;  succ:       5 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [0 verbose+0 S1 A32])
            (const_int 0 [0]))) sim2fitman_sup.cpp:61 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 31 30 32 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) sim2fitman_sup.cpp:61 612 {*jcc_1}
     (nil)
 -> 35)
;;  succ:       6 (FALLTHRU)
;;              7
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7f2bf2556a20 *.LC4>)) sim2fitman_sup.cpp:62 89 {*movdi_internal}
     (nil))
(call_insn 34 33 35 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:62 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;;              6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 94
(code_label 35 34 36 7 8 "" [1 uses])
(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 7 (set (reg/f:DI 0 ax [94])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 swap_bytes+0 S8 A64])) sim2fitman_sup.cpp:64 89 {*movdi_internal}
     (nil))
(insn 38 37 64 7 (set (mem:QI (reg/f:DI 0 ax [94]) [0 *swap_bytes_14(D)+0 S1 A8])
        (const_int 1 [0x1])) sim2fitman_sup.cpp:64 93 {*movqi_internal}
     (nil))
(jump_insn 64 38 65 7 (set (pc)
        (label_ref 52)) 654 {jump}
     (nil)
 -> 52)
;;  succ:       11 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 65 64 41)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 41 65 42 8 7 "" [1 uses])
(note 42 41 43 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [0 verbose+0 S1 A32])
            (const_int 0 [0]))) sim2fitman_sup.cpp:67 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 44 43 45 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) sim2fitman_sup.cpp:67 612 {*jcc_1}
     (nil)
 -> 48)
;;  succ:       9 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 45 44 46 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 9 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7f2bf2556ab0 *.LC5>)) sim2fitman_sup.cpp:68 89 {*movdi_internal}
     (nil))
(call_insn 47 46 48 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:68 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       10 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8
;;              9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 95
(code_label 48 47 49 10 10 "" [1 uses])
(note 49 48 50 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 10 (set (reg/f:DI 0 ax [95])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 swap_bytes+0 S8 A64])) sim2fitman_sup.cpp:70 89 {*movdi_internal}
     (nil))
(insn 51 50 52 10 (set (mem:QI (reg/f:DI 0 ax [95]) [0 *swap_bytes_14(D)+0 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:70 93 {*movqi_internal}
     (nil))
;;  succ:       11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;;              7 [100.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 88 89
(code_label 52 51 53 11 9 "" [1 uses])
(note 53 52 54 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 57 11 (set (reg:SI 0 ax [orig:88 D.6489 ] [88])
        (const_int 0 [0])) sim2fitman_sup.cpp:74 90 {*movsi_internal}
     (nil))
(insn 57 54 61 11 (set (reg:SI 0 ax [orig:89 <retval> ] [89])
        (reg:SI 0 ax [orig:88 D.6489 ] [88])) sim2fitman_sup.cpp:74 90 {*movsi_internal}
     (nil))
(insn 61 57 62 11 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:89 <retval> ] [89])) sim2fitman_sup.cpp:75 90 {*movsi_internal}
     (nil))
(insn 62 61 66 11 (use (reg/i:SI 0 ax)) sim2fitman_sup.cpp:75 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 66 62 0 NOTE_INSN_DELETED)

;; Function int isBigEndian() (_Z11isBigEndianv, funcdef_no=4, decl_uid=5485, cgraph_uid=4, symbol_order=4)

      Creating newreg=92
Removing SCRATCH in insn #3 (nop 2)
rescanning insn with uid = 3.
      Creating newreg=93
Removing SCRATCH in insn #27 (nop 3)
rescanning insn with uid = 27.

********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=32, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=16, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            2 Scratch win: reject+=2
          alt=0,overall=2,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 3:  (0) =m  (1) i  (2) =&r {stack_tls_protect_set_di}
      Change to class INDEX_REGS for r92
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 6:  (0) m  (1) rn {*movhi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 7:  (0) r  (1) r  (2) le {*adddi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 8:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 9:  (0) qm  (1) qn {*cmpqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) g {*movsi_internal}
            3 Scratch win: reject+=2
          alt=0,overall=2,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (1) m  (2) i  (3) =r {stack_tls_protect_test_di}
      Change to class INDEX_REGS for r93
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 29:  (0) rBwBz {*call}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7

********** Pseudo live ranges #1: **********

  BB 6
   Insn 29: point = 0
  BB 7
   Insn 32: point = 0
  BB 5
   Insn 28: point = 0
   Insn 27: point = 0
   Insn 26: point = 1
   Insn 22: point = 2
  BB 3
   Insn 36: point = 5
   Insn 12: point = 5
  BB 4
   Insn 17: point = 6
  BB 2
   Insn 10: point = 7
   Insn 9: point = 7
   Insn 8: point = 8
   Insn 7: point = 10
   Insn 6: point = 11
   Insn 3: point = 11
 r87: [3..6]
 r88: [9..10]
 r89: [7..8]
 r90: [1..2]
 r92: [11..12]
 r93: [0..0]
Compressing live ranges: from 13 to 11 - 84%
Ranges after the compression:
 r87: [3..4]
 r88: [7..8]
 r89: [5..6]
 r90: [1..2]
 r92: [9..10]
 r93: [0..0]

********** Assignment #1: **********

	 Assigning to 92 (cl=INDEX_REGS, orig=92, freq=1, tfirst=92, tfreq=1)...
	   Assign 0 to reload r92 (freq=1)
	 Assigning to 93 (cl=INDEX_REGS, orig=93, freq=1, tfirst=93, tfreq=1)...
	   Assign 1 to reload r93 (freq=1)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=32, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=16, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 17
changing reg in insn 12
changing reg in insn 22
changing reg in insn 7
changing reg in insn 8
changing reg in insn 8
changing reg in insn 9
changing reg in insn 22
changing reg in insn 26
changing reg in insn 3
changing reg in insn 27
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 29.


int isBigEndian()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={9d,6u} r1={3d} r2={2d} r4={2d} r5={2d} r6={1d,11u} r7={1d,8u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={5d,2u} r18={1d} r19={1d} r20={1d,1u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} 
;;    total ref usage 130{102d,28u,0e} in 15{14 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 88 89
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_FUNCTION_BEG)
(insn 3 2 6 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.6497+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (reg:DI 0 ax [92])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:82 986 {stack_tls_protect_set_di}
     (nil))
(insn 6 3 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 6 bp)
                (const_int -10 [0xfffffffffffffff6])) [0 word+0 S2 A16])
        (const_int 17185 [0x4321])) sim2fitman_sup.cpp:83 92 {*movhi_internal}
     (nil))
(insn 7 6 8 2 (parallel [
            (set (reg/f:DI 0 ax [orig:88 D.6495 ] [88])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -10 [0xfffffffffffffff6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:84 218 {*adddi_1}
     (nil))
(insn 8 7 9 2 (set (reg:QI 0 ax [orig:89 D.6496 ] [89])
        (mem:QI (reg/f:DI 0 ax [orig:88 D.6495 ] [88]) [0 MEM[(char *)_4]+0 S1 A8])) sim2fitman_sup.cpp:84 93 {*movqi_internal}
     (nil))
(insn 9 8 10 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:89 D.6496 ] [89])
            (const_int 33 [0x21]))) sim2fitman_sup.cpp:84 5 {*cmpqi_1}
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 15)
            (pc))) sim2fitman_sup.cpp:84 612 {*jcc_1}
     (nil)
 -> 15)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 12 11 36 3 (set (reg:SI 0 ax [orig:87 D.6494 ] [87])
        (const_int 1 [0x1])) sim2fitman_sup.cpp:85 90 {*movsi_internal}
     (nil))
(jump_insn 36 12 37 3 (set (pc)
        (label_ref 20)) sim2fitman_sup.cpp:85 654 {jump}
     (nil)
 -> 20)
;;  succ:       5 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

(barrier 37 36 15)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(code_label 15 37 16 4 13 "" [1 uses])
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 20 4 (set (reg:SI 0 ax [orig:87 D.6494 ] [87])
        (const_int 0 [0])) sim2fitman_sup.cpp:87 90 {*movsi_internal}
     (nil))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax] 17 [flags] 90
(code_label 20 17 21 5 15 "" [1 uses])
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 26 5 (set (reg:SI 0 ax [orig:90 <retval> ] [90])
        (reg:SI 0 ax [orig:87 D.6494 ] [87])) 90 {*movsi_internal}
     (nil))
(insn 26 22 27 5 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:90 <retval> ] [90])) sim2fitman_sup.cpp:89 90 {*movsi_internal}
     (nil))
(insn 27 26 28 5 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.6497+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (reg:DI 1 dx [93]))
        ]) sim2fitman_sup.cpp:89 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 28 27 34 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) sim2fitman_sup.cpp:89 612 {*jcc_1}
     (nil)
 -> 31)
;;  succ:       7
;;              6 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 34 28 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(call_insn 29 34 30 6 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f2bf2981e58 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:89 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

(barrier 30 29 31)
;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 31 30 35 7 16 "" [1 uses])
(note 35 31 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 35 38 7 (use (reg/i:SI 0 ax)) sim2fitman_sup.cpp:89 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 38 32 0 NOTE_INSN_DELETED)

;; Function bool isNumber(char*) (_Z8isNumberPc, funcdef_no=5, decl_uid=5484, cgraph_uid=5, symbol_order=5)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=0, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) ?mr {*cmpdi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 11:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 12:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 13
	 Choosing alt 0 in insn 13:  (0) =r  (1) %0  (2) rme {*adddi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 14:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) q {*cmpqi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 19:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 20:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 21
	 Choosing alt 0 in insn 21:  (0) =r  (1) %0  (2) rme {*adddi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 22:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) qm  (1) qn {*cmpqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 26:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 27:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 28:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 29
	 Choosing alt 0 in insn 29:  (0) =r  (1) %0  (2) rme {*adddi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 30:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 31:  (0) qm  (1) qn {*cmpqi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 34:  (0) ?mr {*cmpsi_ccno_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 37:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 44:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 45
	 Choosing alt 0 in insn 45:  (0) =r  (1) %0  (2) rme {*adddi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 46:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 47:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 48:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 49:  (0) rm  (1) re {*cmpsi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 52:  (0) q  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 57:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 63:  (0) rm  (1) re {*cmpsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 66:  (0) r  (1) rem {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 67:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 68:  (0) qm  (1) qn {*cmpqi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 71:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 76:  (0) rm  (1) re {*cmpsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 79:  (0) r  (1) rem {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 80:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 81:  (0) qm  (1) qn {*cmpqi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 84:  (0) q  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 89:  (0) q  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 94:  (0) q  (1) qn {*movqi_internal}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14
EBB 15
EBB 16
EBB 17
EBB 18
EBB 19

********** Pseudo live ranges #1: **********

  BB 19
   Insn 102: point = 0
   Insn 101: point = 0
   Insn 97: point = 1
  BB 17
   Insn 114: point = 4
   Insn 89: point = 4
  BB 16
   Insn 112: point = 5
   Insn 84: point = 5
  BB 15
   Insn 82: point = 6
   Insn 81: point = 6
   Insn 80: point = 7
   Insn 79: point = 9
  BB 14
   Insn 77: point = 10
   Insn 76: point = 10
  BB 13
   Insn 110: point = 10
   Insn 71: point = 10
  BB 12
   Insn 69: point = 11
   Insn 68: point = 11
   Insn 67: point = 12
   Insn 66: point = 14
  BB 11
   Insn 64: point = 15
   Insn 63: point = 15
  BB 9
   Insn 106: point = 15
   Insn 52: point = 15
  BB 7
   Insn 104: point = 16
   Insn 37: point = 16
  BB 6
   Insn 35: point = 17
   Insn 34: point = 17
  BB 5
   Insn 32: point = 17
   Insn 31: point = 17
   Insn 30: point = 18
   Insn 29: point = 20
   Insn 28: point = 22
   Insn 27: point = 23
   Insn 26: point = 25
  BB 4
   Insn 24: point = 26
   Insn 23: point = 26
   Insn 22: point = 27
   Insn 21: point = 29
   Insn 20: point = 31
   Insn 19: point = 32
   Insn 18: point = 34
  BB 3
   Insn 16: point = 35
   Insn 15: point = 35
   Insn 14: point = 36
   Insn 13: point = 38
   Insn 12: point = 40
   Insn 11: point = 41
   Insn 10: point = 43
  BB 10
   Insn 108: point = 44
   Insn 57: point = 44
  BB 8
   Insn 50: point = 44
   Insn 49: point = 44
   Insn 48: point = 45
   Insn 47: point = 47
   Insn 46: point = 49
   Insn 45: point = 51
   Insn 44: point = 53
   Insn 43: point = 54
   Insn 42: point = 56
  BB 18
   Insn 94: point = 57
  BB 2
   Insn 8: point = 58
   Insn 7: point = 58
   Insn 6: point = 58
   Insn 2: point = 58
 r87: [57..57] [15..16] [10..10] [2..5]
 r88: [39..41]
 r89: [37..38]
 r90: [35..36]
 r91: [30..32]
 r92: [28..29]
 r93: [26..27]
 r94: [21..23]
 r95: [19..20]
 r96: [17..18]
 r97: [52..54]
 r98: [50..51]
 r99: [48..49]
 r100: [46..47]
 r101: [44..45]
 r102: [11..12]
 r103: [6..7]
 r104: [0..1]
 r105: [42..43]
 r106: [39..40]
 r107: [33..34]
 r108: [30..31]
 r109: [24..25]
 r110: [21..22]
 r111: [55..56]
 r112: [52..53]
 r113: [13..14]
 r114: [8..9]
Compressing live ranges: from 58 to 52 - 89%
Ranges after the compression:
 r87: [51..51] [13..14] [8..8] [2..3]
 r88: [35..36]
 r89: [33..34]
 r90: [31..32]
 r91: [27..28]
 r92: [25..26]
 r93: [23..24]
 r94: [19..20]
 r95: [17..18]
 r96: [15..16]
 r97: [47..48]
 r98: [45..46]
 r99: [43..44]
 r100: [41..42]
 r101: [39..40]
 r102: [9..10]
 r103: [4..5]
 r104: [0..1]
 r105: [37..38]
 r106: [35..36]
 r107: [29..30]
 r108: [27..28]
 r109: [21..22]
 r110: [19..20]
 r111: [49..50]
 r112: [47..48]
 r113: [11..12]
 r114: [6..7]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=0, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 94
changing reg in insn 89
changing reg in insn 84
changing reg in insn 71
changing reg in insn 52
changing reg in insn 37
changing reg in insn 97
changing reg in insn 11
changing reg in insn 13
changing reg in insn 13
changing reg in insn 14
changing reg in insn 14
changing reg in insn 15
changing reg in insn 19
changing reg in insn 21
changing reg in insn 21
changing reg in insn 22
changing reg in insn 22
changing reg in insn 23
changing reg in insn 27
changing reg in insn 29
changing reg in insn 29
changing reg in insn 30
changing reg in insn 30
changing reg in insn 31
changing reg in insn 43
changing reg in insn 45
changing reg in insn 45
changing reg in insn 46
changing reg in insn 46
changing reg in insn 47
changing reg in insn 47
changing reg in insn 48
changing reg in insn 48
changing reg in insn 49
changing reg in insn 67
changing reg in insn 68
changing reg in insn 80
changing reg in insn 81
changing reg in insn 97
changing reg in insn 101
changing reg in insn 10
changing reg in insn 11
changing reg in insn 12
changing reg in insn 18
changing reg in insn 19
changing reg in insn 20
changing reg in insn 26
changing reg in insn 27
changing reg in insn 28
changing reg in insn 42
changing reg in insn 43
changing reg in insn 44
changing reg in insn 66
changing reg in insn 67
changing reg in insn 79
changing reg in insn 80
starting the processing of deferred insns
ending the processing of deferred insns


bool isNumber(char*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 5[di] 6[bp] 17[flags]
;;  ref usage 	r0={31d,26u} r1={5d,4u,4e} r2={1d} r4={1d} r5={1d,1u} r6={1d,37u} r7={1d,19u} r17={16d,10u} r20={1d,1u,4e} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 174{68d,98u,8e} in 64{64 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 string+0 S8 A64])
        (reg:DI 5 di [ string ])) sim2fitman_sup.cpp:94 89 {*movdi_internal}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:95 90 {*movsi_internal}
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 string+0 S8 A64])
            (const_int 0 [0]))) sim2fitman_sup.cpp:97 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 8 7 58 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) sim2fitman_sup.cpp:97 612 {*jcc_1}
     (nil)
 -> 92)
;;  succ:       3 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;;              10 [100.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 88 89 90 105 106
(code_label 58 8 9 3 23 "" [1 uses])
(note 9 58 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 3 (set (reg:SI 0 ax [105])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:98 90 {*movsi_internal}
     (nil))
(insn 11 10 12 3 (set (reg:DI 1 dx [orig:88 D.6501 ] [88])
        (sign_extend:DI (reg:SI 0 ax [105]))) sim2fitman_sup.cpp:98 142 {*extendsidi2_rex64}
     (nil))
(insn 12 11 13 3 (set (reg/f:DI 0 ax [106])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 string+0 S8 A64])) sim2fitman_sup.cpp:98 89 {*movdi_internal}
     (nil))
(insn 13 12 14 3 (parallel [
            (set (reg/f:DI 0 ax [orig:89 D.6502 ] [89])
                (plus:DI (reg/f:DI 0 ax [106])
                    (reg:DI 1 dx [orig:88 D.6501 ] [88])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:98 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 string+0 S8 A64])
            (reg:DI 1 dx [orig:88 D.6501 ] [88]))
        (nil)))
(insn 14 13 15 3 (set (reg:QI 0 ax [orig:90 D.6503 ] [90])
        (mem:QI (reg/f:DI 0 ax [orig:89 D.6502 ] [89]) [0 *_6+0 S1 A8])) sim2fitman_sup.cpp:98 93 {*movqi_internal}
     (nil))
(insn 15 14 16 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:90 D.6503 ] [90])
            (const_int 0 [0]))) sim2fitman_sup.cpp:98 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 16 15 17 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) sim2fitman_sup.cpp:98 612 {*jcc_1}
     (nil)
 -> 61)
;;  succ:       11
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91 92 93 107 108
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg:SI 0 ax [107])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:99 90 {*movsi_internal}
     (nil))
(insn 19 18 20 4 (set (reg:DI 1 dx [orig:91 D.6501 ] [91])
        (sign_extend:DI (reg:SI 0 ax [107]))) sim2fitman_sup.cpp:99 142 {*extendsidi2_rex64}
     (nil))
(insn 20 19 21 4 (set (reg/f:DI 0 ax [108])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 string+0 S8 A64])) sim2fitman_sup.cpp:99 89 {*movdi_internal}
     (nil))
(insn 21 20 22 4 (parallel [
            (set (reg/f:DI 0 ax [orig:92 D.6502 ] [92])
                (plus:DI (reg/f:DI 0 ax [108])
                    (reg:DI 1 dx [orig:91 D.6501 ] [91])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:99 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 string+0 S8 A64])
            (reg:DI 1 dx [orig:91 D.6501 ] [91]))
        (nil)))
(insn 22 21 23 4 (set (reg:QI 0 ax [orig:93 D.6503 ] [93])
        (mem:QI (reg/f:DI 0 ax [orig:92 D.6502 ] [92]) [0 *_10+0 S1 A8])) sim2fitman_sup.cpp:99 93 {*movqi_internal}
     (nil))
(insn 23 22 24 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:93 D.6503 ] [93])
            (const_int 46 [0x2e]))) sim2fitman_sup.cpp:99 5 {*cmpqi_1}
     (nil))
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) sim2fitman_sup.cpp:99 612 {*jcc_1}
     (nil)
 -> 55)
;;  succ:       10
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 94 95 96 109 110
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:SI 0 ax [109])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:101 90 {*movsi_internal}
     (nil))
(insn 27 26 28 5 (set (reg:DI 1 dx [orig:94 D.6501 ] [94])
        (sign_extend:DI (reg:SI 0 ax [109]))) sim2fitman_sup.cpp:101 142 {*extendsidi2_rex64}
     (nil))
(insn 28 27 29 5 (set (reg/f:DI 0 ax [110])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 string+0 S8 A64])) sim2fitman_sup.cpp:101 89 {*movdi_internal}
     (nil))
(insn 29 28 30 5 (parallel [
            (set (reg/f:DI 0 ax [orig:95 D.6502 ] [95])
                (plus:DI (reg/f:DI 0 ax [110])
                    (reg:DI 1 dx [orig:94 D.6501 ] [94])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:101 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 string+0 S8 A64])
            (reg:DI 1 dx [orig:94 D.6501 ] [94]))
        (nil)))
(insn 30 29 31 5 (set (reg:QI 0 ax [orig:96 D.6503 ] [96])
        (mem:QI (reg/f:DI 0 ax [orig:95 D.6502 ] [95]) [0 *_14+0 S1 A8])) sim2fitman_sup.cpp:101 93 {*movqi_internal}
     (nil))
(insn 31 30 32 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:96 D.6503 ] [96])
            (const_int 45 [0x2d]))) sim2fitman_sup.cpp:101 5 {*cmpqi_1}
     (nil))
(jump_insn 32 31 33 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) sim2fitman_sup.cpp:101 612 {*jcc_1}
     (nil)
 -> 40)
;;  succ:       6 (FALLTHRU)
;;              8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
            (const_int 0 [0]))) sim2fitman_sup.cpp:102 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 35 34 36 6 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) sim2fitman_sup.cpp:102 612 {*jcc_1}
     (nil)
 -> 55)
;;  succ:       7 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 104 7 (set (reg:QI 0 ax [orig:87 D.6500 ] [87])
        (const_int 0 [0])) sim2fitman_sup.cpp:103 93 {*movqi_internal}
     (nil))
(jump_insn 104 37 105 7 (set (pc)
        (label_ref 95)) sim2fitman_sup.cpp:103 654 {jump}
     (nil)
 -> 95)
;;  succ:       19 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

(barrier 105 104 40)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 97 98 99 100 101 111 112
(code_label 40 105 41 8 21 "" [1 uses])
(note 41 40 42 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 8 (set (reg:SI 0 ax [111])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:105 90 {*movsi_internal}
     (nil))
(insn 43 42 44 8 (set (reg:DI 1 dx [orig:97 D.6501 ] [97])
        (sign_extend:DI (reg:SI 0 ax [111]))) sim2fitman_sup.cpp:105 142 {*extendsidi2_rex64}
     (nil))
(insn 44 43 45 8 (set (reg/f:DI 0 ax [112])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 string+0 S8 A64])) sim2fitman_sup.cpp:105 89 {*movdi_internal}
     (nil))
(insn 45 44 46 8 (parallel [
            (set (reg/f:DI 0 ax [orig:98 D.6502 ] [98])
                (plus:DI (reg/f:DI 0 ax [112])
                    (reg:DI 1 dx [orig:97 D.6501 ] [97])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:105 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 string+0 S8 A64])
            (reg:DI 1 dx [orig:97 D.6501 ] [97]))
        (nil)))
(insn 46 45 47 8 (set (reg:QI 0 ax [orig:99 D.6503 ] [99])
        (mem:QI (reg/f:DI 0 ax [orig:98 D.6502 ] [98]) [0 *_17+0 S1 A8])) sim2fitman_sup.cpp:105 93 {*movqi_internal}
     (nil))
(insn 47 46 48 8 (set (reg:SI 0 ax [orig:100 D.6504 ] [100])
        (sign_extend:SI (reg:QI 0 ax [orig:99 D.6503 ] [99]))) sim2fitman_sup.cpp:105 148 {extendqisi2}
     (nil))
(insn 48 47 49 8 (parallel [
            (set (reg:SI 0 ax [orig:101 D.6504 ] [101])
                (plus:SI (reg:SI 0 ax [orig:100 D.6504 ] [100])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:105 217 {*addsi_1}
     (nil))
(insn 49 48 50 8 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 0 ax [orig:101 D.6504 ] [101])
            (const_int 9 [0x9]))) sim2fitman_sup.cpp:105 7 {*cmpsi_1}
     (nil))
(jump_insn 50 49 51 8 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) sim2fitman_sup.cpp:105 612 {*jcc_1}
     (nil)
 -> 55)
;;  succ:       9 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(note 51 50 52 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 106 9 (set (reg:QI 0 ax [orig:87 D.6500 ] [87])
        (const_int 0 [0])) sim2fitman_sup.cpp:106 93 {*movqi_internal}
     (nil))
(jump_insn 106 52 107 9 (set (pc)
        (label_ref 95)) sim2fitman_sup.cpp:106 654 {jump}
     (nil)
 -> 95)
;;  succ:       19 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

(barrier 107 106 55)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;;              6
;;              8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 55 107 56 10 20 "" [3 uses])
(note 56 55 57 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 108 10 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:108 217 {*addsi_1}
     (nil))
(jump_insn 108 57 109 10 (set (pc)
        (label_ref 58)) sim2fitman_sup.cpp:98 654 {jump}
     (nil)
 -> 58)
;;  succ:       3 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 109 108 61)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 61 109 62 11 19 "" [1 uses])
(note 62 61 63 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:110 7 {*cmpsi_1}
     (nil))
(jump_insn 64 63 65 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) sim2fitman_sup.cpp:110 612 {*jcc_1}
     (nil)
 -> 74)
;;  succ:       12 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 102 113
(note 65 64 66 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 12 (set (reg/f:DI 0 ax [113])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 string+0 S8 A64])) sim2fitman_sup.cpp:110 89 {*movdi_internal}
     (nil))
(insn 67 66 68 12 (set (reg:QI 0 ax [orig:102 D.6503 ] [102])
        (mem:QI (reg/f:DI 0 ax [113]) [0 *string_4(D)+0 S1 A8])) sim2fitman_sup.cpp:110 93 {*movqi_internal}
     (nil))
(insn 68 67 69 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:102 D.6503 ] [102])
            (const_int 45 [0x2d]))) sim2fitman_sup.cpp:110 5 {*cmpqi_1}
     (nil))
(jump_insn 69 68 70 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) sim2fitman_sup.cpp:110 612 {*jcc_1}
     (nil)
 -> 74)
;;  succ:       13 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(note 70 69 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 110 13 (set (reg:QI 0 ax [orig:87 D.6500 ] [87])
        (const_int 0 [0])) sim2fitman_sup.cpp:111 93 {*movqi_internal}
     (nil))
(jump_insn 110 71 111 13 (set (pc)
        (label_ref 95)) sim2fitman_sup.cpp:111 654 {jump}
     (nil)
 -> 95)
;;  succ:       19 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

(barrier 111 110 74)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11
;;              12
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 74 111 75 14 24 "" [2 uses])
(note 75 74 76 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:112 7 {*cmpsi_1}
     (nil))
(jump_insn 77 76 78 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) sim2fitman_sup.cpp:112 612 {*jcc_1}
     (nil)
 -> 87)
;;  succ:       15 (FALLTHRU)
;;              17
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 103 114
(note 78 77 79 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 15 (set (reg/f:DI 0 ax [114])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 string+0 S8 A64])) sim2fitman_sup.cpp:112 89 {*movdi_internal}
     (nil))
(insn 80 79 81 15 (set (reg:QI 0 ax [orig:103 D.6503 ] [103])
        (mem:QI (reg/f:DI 0 ax [114]) [0 *string_4(D)+0 S1 A8])) sim2fitman_sup.cpp:112 93 {*movqi_internal}
     (nil))
(insn 81 80 82 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:103 D.6503 ] [103])
            (const_int 46 [0x2e]))) sim2fitman_sup.cpp:112 5 {*cmpqi_1}
     (nil))
(jump_insn 82 81 83 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) sim2fitman_sup.cpp:112 612 {*jcc_1}
     (nil)
 -> 87)
;;  succ:       16 (FALLTHRU)
;;              17
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(note 83 82 84 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 112 16 (set (reg:QI 0 ax [orig:87 D.6500 ] [87])
        (const_int 0 [0])) sim2fitman_sup.cpp:113 93 {*movqi_internal}
     (nil))
(jump_insn 112 84 113 16 (set (pc)
        (label_ref 95)) sim2fitman_sup.cpp:113 654 {jump}
     (nil)
 -> 95)
;;  succ:       19 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

(barrier 113 112 87)
;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14
;;              15
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(code_label 87 113 88 17 25 "" [2 uses])
(note 88 87 89 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 89 88 114 17 (set (reg:QI 0 ax [orig:87 D.6500 ] [87])
        (const_int 1 [0x1])) sim2fitman_sup.cpp:115 93 {*movqi_internal}
     (nil))
(jump_insn 114 89 115 17 (set (pc)
        (label_ref 95)) sim2fitman_sup.cpp:115 654 {jump}
     (nil)
 -> 95)
;;  succ:       19 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

(barrier 115 114 92)
;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(code_label 92 115 93 18 18 "" [1 uses])
(note 93 92 94 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 18 (set (reg:QI 0 ax [orig:87 D.6500 ] [87])
        (const_int 0 [0])) sim2fitman_sup.cpp:118 93 {*movqi_internal}
     (nil))
;;  succ:       19 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;;              7 [100.0%] 
;;              9 [100.0%] 
;;              13 [100.0%] 
;;              16 [100.0%] 
;;              17 [100.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax] 104
(code_label 95 94 96 19 22 "" [5 uses])
(note 96 95 97 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 101 19 (set (reg:QI 0 ax [orig:104 <retval> ] [104])
        (reg:QI 0 ax [orig:87 D.6500 ] [87])) 93 {*movqi_internal}
     (nil))
(insn 101 97 102 19 (set (reg/i:QI 0 ax)
        (reg:QI 0 ax [orig:104 <retval> ] [104])) sim2fitman_sup.cpp:121 93 {*movqi_internal}
     (nil))
(insn 102 101 116 19 (use (reg/i:QI 0 ax)) sim2fitman_sup.cpp:121 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 116 102 0 NOTE_INSN_DELETED)

;; Function int isNAN(float) (_Z5isNANf, funcdef_no=6, decl_uid=5501, cgraph_uid=6, symbol_order=6)

      Creating newreg=100
Removing SCRATCH in insn #4 (nop 2)
rescanning insn with uid = 4.
      Creating newreg=101
Removing SCRATCH in insn #62 (nop 3)
rescanning insn with uid = 62.

********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=64, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=48, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
          alt=0,overall=1225,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
          alt=1,overall=615,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            alt=3,overall=1223,losers=2 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
          alt=4,overall=614,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=20,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 2:  (0) m  (1) v {*movsf_internal}
            2 Scratch win: reject+=2
          alt=0,overall=2,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 4:  (0) =m  (1) i  (2) =&r {stack_tls_protect_set_di}
      Change to class INDEX_REGS for r100
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (0) =x  (1) xm {*extendsfdf2_sse}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 8:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 10:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 12:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 13:  (1) rBwBz {*call_value}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 14:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 15:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) r {*cmpsi_ccno_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 22:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 23:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) r {*cmpsi_ccno_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 30:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 31:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (0) r {*cmpsi_ccno_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 38:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 39:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 41:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 47:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 52:  (0) =r  (1) g {*movsi_internal}
            3 Scratch win: reject+=2
          alt=0,overall=2,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 62:  (1) m  (2) i  (3) =r {stack_tls_protect_test_di}
      Change to class INDEX_REGS for r101
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) rBwBz {*call}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10

********** Pseudo live ranges #1: **********

  BB 9
   Insn 64: point = 0
  BB 10
   Insn 67: point = 0
  BB 8
   Insn 63: point = 0
   Insn 62: point = 0
   Insn 61: point = 1
   Insn 57: point = 2
  BB 6
   Insn 71: point = 5
   Insn 47: point = 5
  BB 7
   Insn 52: point = 6
  BB 5
   Insn 44: point = 7
   Insn 43: point = 7
   Insn 42: point = 8
   Insn 41: point = 9
   Insn 40: point = 9
   Insn 39: point = 10
   Insn 38: point = 10
  BB 4
   Insn 36: point = 11
   Insn 35: point = 11
   Insn 34: point = 12
   Insn 33: point = 13
   Insn 32: point = 13
   Insn 31: point = 14
   Insn 30: point = 14
  BB 3
   Insn 28: point = 15
   Insn 27: point = 15
   Insn 26: point = 16
   Insn 25: point = 17
   Insn 24: point = 17
   Insn 23: point = 18
   Insn 22: point = 18
  BB 2
   Insn 20: point = 19
   Insn 19: point = 19
   Insn 18: point = 20
   Insn 17: point = 21
   Insn 16: point = 21
   Insn 15: point = 22
   Insn 14: point = 22
   Insn 13: point = 23
   Insn 12: point = 23
   Insn 11: point = 23
   Insn 10: point = 24
   Insn 9: point = 24
   Insn 8: point = 25
   Insn 7: point = 26
   Insn 4: point = 27
   Insn 2: point = 29
 r87: [3..6]
 r88: [24..26]
 r89: [19..20]
 r90: [15..16]
 r91: [11..12]
 r92: [7..8]
 r93: [1..2]
 r94: [23..25]
 r95: [21..22]
 r96: [17..18]
 r97: [13..14]
 r98: [9..10]
 r100: [27..28]
 r101: [0..0]
Compressing live ranges: from 29 to 25 - 86%
Ranges after the compression:
 r87: [3..4]
 r88: [21..22]
 r89: [17..18]
 r90: [13..14]
 r91: [9..10]
 r92: [5..6]
 r93: [1..2]
 r94: [21..22]
 r95: [19..20]
 r96: [15..16]
 r97: [11..12]
 r98: [7..8]
 r100: [23..24]
 r101: [0..0]

********** Assignment #1: **********

	 Assigning to 100 (cl=INDEX_REGS, orig=100, freq=1, tfirst=100, tfreq=1)...
	   Assign 0 to reload r100 (freq=1)
	 Assigning to 101 (cl=INDEX_REGS, orig=101, freq=1, tfirst=101, tfreq=1)...
	   Assign 1 to reload r101 (freq=1)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=64, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=48, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 52
changing reg in insn 47
changing reg in insn 57
changing reg in insn 7
changing reg in insn 9
changing reg in insn 18
changing reg in insn 19
changing reg in insn 26
changing reg in insn 27
changing reg in insn 34
changing reg in insn 35
changing reg in insn 42
changing reg in insn 43
changing reg in insn 57
changing reg in insn 61
changing reg in insn 8
changing reg in insn 11
changing reg in insn 14
changing reg in insn 16
changing reg in insn 22
changing reg in insn 24
changing reg in insn 30
changing reg in insn 32
changing reg in insn 38
changing reg in insn 40
changing reg in insn 4
changing reg in insn 62
deleting insn with uid = 9.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 13.
verify found no changes in insn with uid = 17.
verify found no changes in insn with uid = 25.
verify found no changes in insn with uid = 33.
verify found no changes in insn with uid = 41.
verify found no changes in insn with uid = 64.


int isNAN(float)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 6[bp] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={22d,18u} r1={8d} r2={7d} r4={12d,5u} r5={12d,5u} r6={1d,19u} r7={1d,16u} r8={6d} r9={6d} r10={6d} r11={6d} r12={6d} r13={6d} r14={6d} r15={6d} r17={17d,5u} r18={6d} r19={6d} r20={1d,1u} r21={8d,2u} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={7d} r38={7d} r39={6d} r40={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} 
;;    total ref usage 559{488d,71u,0e} in 45{39 regular + 6 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 89 94 95
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 float_value+0 S4 A32])
        (reg:SF 21 xmm0 [ float_value ])) sim2fitman_sup.cpp:128 129 {*movsf_internal}
     (nil))
(note 3 2 4 2 NOTE_INSN_FUNCTION_BEG)
(insn 4 3 7 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.6507+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (reg:DI 0 ax [100])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:128 986 {stack_tls_protect_set_di}
     (nil))
(insn 7 4 8 2 (set (reg:DF 21 xmm0 [orig:88 D.6506 ] [88])
        (float_extend:DF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [0 float_value+0 S4 A32]))) sim2fitman_sup.cpp:142 152 {*extendsfdf2_sse}
     (nil))
(insn 8 7 10 2 (parallel [
            (set (reg:DI 0 ax [94])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:142 218 {*adddi_1}
     (nil))
(insn 10 8 11 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7f2bf256af30 *.LC6>)) sim2fitman_sup.cpp:142 89 {*movdi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (reg:DI 0 ax [94])) sim2fitman_sup.cpp:142 89 {*movdi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:QI 0 ax)
        (const_int 1 [0x1])) sim2fitman_sup.cpp:142 93 {*movqi_internal}
     (nil))
(call_insn 13 12 14 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sprintf") [flags 0x41]  <function_decl 0x7f2bf2a76af8 sprintf>) [0 __builtin_sprintf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:142 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DF (use (reg:DF 21 xmm0))
                    (nil))))))
(insn 14 13 15 2 (parallel [
            (set (reg:DI 0 ax [95])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:143 218 {*adddi_1}
     (nil))
(insn 15 14 16 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7f2bf2574000 *.LC7>)) sim2fitman_sup.cpp:143 89 {*movdi_internal}
     (nil))
(insn 16 15 17 2 (set (reg:DI 5 di)
        (reg:DI 0 ax [95])) sim2fitman_sup.cpp:143 89 {*movdi_internal}
     (nil))
(call_insn/i 17 16 18 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:143 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 18 17 19 2 (set (reg:SI 0 ax [orig:89 D.6505 ] [89])
        (reg:SI 0 ax)) sim2fitman_sup.cpp:143 90 {*movsi_internal}
     (nil))
(insn 19 18 20 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:89 D.6505 ] [89])
            (const_int 0 [0]))) sim2fitman_sup.cpp:143 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) sim2fitman_sup.cpp:143 612 {*jcc_1}
     (nil)
 -> 45)
;;  succ:       6
;;              3 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 90 96
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 3 (parallel [
            (set (reg:DI 0 ax [96])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:144 218 {*adddi_1}
     (nil))
(insn 23 22 24 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7f2bf2574090 *.LC8>)) sim2fitman_sup.cpp:144 89 {*movdi_internal}
     (nil))
(insn 24 23 25 3 (set (reg:DI 5 di)
        (reg:DI 0 ax [96])) sim2fitman_sup.cpp:144 89 {*movdi_internal}
     (nil))
(call_insn/i 25 24 26 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:144 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 26 25 27 3 (set (reg:SI 0 ax [orig:90 D.6505 ] [90])
        (reg:SI 0 ax)) sim2fitman_sup.cpp:144 90 {*movsi_internal}
     (nil))
(insn 27 26 28 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:90 D.6505 ] [90])
            (const_int 0 [0]))) sim2fitman_sup.cpp:143 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 28 27 29 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) sim2fitman_sup.cpp:143 612 {*jcc_1}
     (nil)
 -> 45)
;;  succ:       6
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 91 97
(note 29 28 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 4 (parallel [
            (set (reg:DI 0 ax [97])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:145 218 {*adddi_1}
     (nil))
(insn 31 30 32 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7f2bf2574120 *.LC9>)) sim2fitman_sup.cpp:145 89 {*movdi_internal}
     (nil))
(insn 32 31 33 4 (set (reg:DI 5 di)
        (reg:DI 0 ax [97])) sim2fitman_sup.cpp:145 89 {*movdi_internal}
     (nil))
(call_insn/i 33 32 34 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:145 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 34 33 35 4 (set (reg:SI 0 ax [orig:91 D.6505 ] [91])
        (reg:SI 0 ax)) sim2fitman_sup.cpp:145 90 {*movsi_internal}
     (nil))
(insn 35 34 36 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:91 D.6505 ] [91])
            (const_int 0 [0]))) sim2fitman_sup.cpp:144 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 36 35 37 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) sim2fitman_sup.cpp:144 612 {*jcc_1}
     (nil)
 -> 45)
;;  succ:       6
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 98
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 5 (parallel [
            (set (reg:DI 0 ax [98])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:146 218 {*adddi_1}
     (nil))
(insn 39 38 40 5 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7f2bf25741b0 *.LC10>)) sim2fitman_sup.cpp:146 89 {*movdi_internal}
     (nil))
(insn 40 39 41 5 (set (reg:DI 5 di)
        (reg:DI 0 ax [98])) sim2fitman_sup.cpp:146 89 {*movdi_internal}
     (nil))
(call_insn/i 41 40 42 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:146 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 42 41 43 5 (set (reg:SI 0 ax [orig:92 D.6505 ] [92])
        (reg:SI 0 ax)) sim2fitman_sup.cpp:146 90 {*movsi_internal}
     (nil))
(insn 43 42 44 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:92 D.6505 ] [92])
            (const_int 0 [0]))) sim2fitman_sup.cpp:145 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 44 43 45 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) sim2fitman_sup.cpp:145 612 {*jcc_1}
     (nil)
 -> 50)
;;  succ:       6 (FALLTHRU)
;;              7
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3
;;              4
;;              5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(code_label 45 44 46 6 27 "" [3 uses])
(note 46 45 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 71 6 (set (reg:SI 0 ax [orig:87 D.6505 ] [87])
        (const_int 1 [0x1])) sim2fitman_sup.cpp:147 90 {*movsi_internal}
     (nil))
(jump_insn 71 47 72 6 (set (pc)
        (label_ref 55)) sim2fitman_sup.cpp:147 654 {jump}
     (nil)
 -> 55)
;;  succ:       8 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

(barrier 72 71 50)
;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(code_label 50 72 51 7 28 "" [1 uses])
(note 51 50 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 55 7 (set (reg:SI 0 ax [orig:87 D.6505 ] [87])
        (const_int 0 [0])) sim2fitman_sup.cpp:149 90 {*movsi_internal}
     (nil))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;;              6 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax] 17 [flags] 93
(code_label 55 52 56 8 30 "" [1 uses])
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 61 8 (set (reg:SI 0 ax [orig:93 <retval> ] [93])
        (reg:SI 0 ax [orig:87 D.6505 ] [87])) 90 {*movsi_internal}
     (nil))
(insn 61 57 62 8 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:93 <retval> ] [93])) sim2fitman_sup.cpp:153 90 {*movsi_internal}
     (nil))
(insn 62 61 63 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.6507+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (reg:DI 1 dx [101]))
        ]) sim2fitman_sup.cpp:153 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 63 62 69 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) sim2fitman_sup.cpp:153 612 {*jcc_1}
     (nil)
 -> 66)
;;  succ:       10
;;              9 (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 69 63 64 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(call_insn 64 69 65 9 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f2bf2981e58 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:153 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

(barrier 65 64 66)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 66 65 70 10 31 "" [1 uses])
(note 70 66 67 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 67 70 73 10 (use (reg/i:SI 0 ax)) sim2fitman_sup.cpp:153 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 73 67 0 NOTE_INSN_DELETED)

;; Function void swapBytes(char*, int) (_Z9swapBytesPci, funcdef_no=7, decl_uid=5497, cgraph_uid=7, symbol_order=7)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=0, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 3:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 9:  (0) =r  (1) g {*movsi_internal}
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 10:  (0) =rm  (1) 0  (2) cI {*lshrsi3_1}
      Creating newreg=115 from oldreg=102, assigning class GENERAL_REGS to r115
   10: {r115:SI=r115:SI 0>>0x1f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
   57: r115:SI=r101:SI
    Inserting insn reload after:
   58: r102:SI=r115:SI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 11
	 Choosing alt 0 in insn 11:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) =rm  (1) 0  (2) cI {*ashrsi3_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 14:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 18:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 19:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 20
	 Choosing alt 0 in insn 20:  (0) =r  (1) %0  (2) rme {*adddi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 21:  (0) q  (1) qm {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 22:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 24:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 25:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 26:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 28:  (0) r  (1) 0  (2) rm {*subsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 29:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 30:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 31:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 32
	 Choosing alt 0 in insn 32:  (0) =r  (1) %0  (2) rme {*adddi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 33:  (0) q  (1) qm {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 34:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 36:  (0) r  (1) 0  (2) rm {*subsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 38:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 39:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =r  (1) %0  (2) rme {*adddi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 41:  (0) q  (1) qm {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 42:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 43:  (0) rm  (1) 0  (2) re {*addsi_1}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 6
EBB 5

********** Pseudo live ranges #1: **********

  BB 5
  BB 6
   Insn 55: point = 0
  BB 3
   Insn 15: point = 0
   Insn 14: point = 0
   Insn 13: point = 1
   Insn 12: point = 3
   Insn 11: point = 5
   Insn 58: point = 7
	Hard reg 1 is preferable by r115 with profit 1
   Insn 10: point = 9
   Insn 57: point = 9
   Insn 9: point = 10
  BB 4
   Insn 51: point = 11
   Insn 43: point = 11
   Insn 42: point = 11
   Insn 41: point = 12
   Insn 40: point = 13
   Insn 39: point = 15
   Insn 38: point = 16
   Insn 37: point = 18
   Insn 36: point = 20
   Insn 35: point = 22
   Insn 34: point = 23
   Insn 33: point = 24
   Insn 32: point = 26
   Insn 31: point = 28
   Insn 30: point = 29
   Insn 29: point = 31
   Insn 28: point = 33
   Insn 27: point = 35
   Insn 26: point = 36
   Insn 25: point = 38
   Insn 24: point = 39
   Insn 23: point = 41
   Insn 22: point = 42
   Insn 21: point = 43
   Insn 20: point = 45
   Insn 19: point = 47
   Insn 18: point = 48
   Insn 17: point = 50
  BB 2
   Insn 7: point = 51
   Insn 3: point = 51
   Insn 2: point = 51
 r87: [0..1]
 r88: [46..48]
 r89: [44..45]
 r90: [37..39]
 r91: [23..36]
 r92: [32..33]
 r93: [30..31]
 r94: [27..29]
 r95: [25..26]
 r96: [23..24]
 r97: [19..20]
 r98: [17..18]
 r99: [14..16]
 r100: [11..13]
 r101: [6..10]
 r102: [6..7]
 r103: [4..5]
 r104: [2..3]
 r105: [49..50]
 r106: [46..47]
 r107: [42..43]
 r108: [40..41]
 r109: [37..38]
 r110: [34..35]
 r111: [27..28]
 r112: [21..22]
 r113: [14..15]
 r114: [11..12]
 r115: [8..9]
Compressing live ranges: from 51 to 44 - 86%
Ranges after the compression:
 r87: [0..1]
 r88: [40..41]
 r89: [38..39]
 r90: [32..33]
 r91: [20..31]
 r92: [28..29]
 r93: [26..27]
 r94: [24..25]
 r95: [22..23]
 r96: [20..21]
 r97: [16..17]
 r98: [14..15]
 r99: [12..13]
 r100: [10..11]
 r101: [6..9]
 r102: [6..7]
 r103: [4..5]
 r104: [2..3]
 r105: [42..43]
 r106: [40..41]
 r107: [36..37]
 r108: [34..35]
 r109: [32..33]
 r110: [30..31]
 r111: [24..25]
 r112: [18..19]
 r113: [12..13]
 r114: [10..11]
 r115: [8..9]

********** Assignment #1: **********

	 Assigning to 115 (cl=GENERAL_REGS, orig=102, freq=3, tfirst=115, tfreq=3)...
	   Assign 1 to reload r115 (freq=3)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=0, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 13
changing reg in insn 14
changing reg in insn 18
changing reg in insn 20
changing reg in insn 20
changing reg in insn 21
changing reg in insn 24
changing reg in insn 26
changing reg in insn 26
changing reg in insn 26
changing reg in insn 34
changing reg in insn 28
changing reg in insn 29
changing reg in insn 29
changing reg in insn 30
changing reg in insn 30
changing reg in insn 32
changing reg in insn 32
changing reg in insn 33
changing reg in insn 33
changing reg in insn 34
changing reg in insn 36
changing reg in insn 37
changing reg in insn 37
changing reg in insn 38
changing reg in insn 38
changing reg in insn 40
changing reg in insn 40
changing reg in insn 40
changing reg in insn 42
changing reg in insn 9
changing reg in insn 11
changing reg in insn 12
changing reg in insn 12
changing reg in insn 13
changing reg in insn 17
changing reg in insn 18
changing reg in insn 19
changing reg in insn 21
changing reg in insn 22
changing reg in insn 23
changing reg in insn 24
changing reg in insn 25
changing reg in insn 26
changing reg in insn 27
changing reg in insn 28
changing reg in insn 31
changing reg in insn 35
changing reg in insn 36
changing reg in insn 39
changing reg in insn 40
changing reg in insn 41
changing reg in insn 42
deleting insn with uid = 58.
deleting insn with uid = 13.
starting the processing of deferred insns
ending the processing of deferred insns


void swapBytes(char*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 17[flags]
;;  ref usage 	r0={21d,21u} r1={8d,7u,3e} r2={2d,1u,1e} r4={1d,1u} r5={1d,1u} r6={1d,25u} r7={1d,6u} r17={13d,1u} r20={1d,1u,8e} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} 
;;    total ref usage 135{59d,64u,12e} in 39{39 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 theVarChar+0 S8 A64])
        (reg:DI 5 di [ theVarChar ])) sim2fitman_sup.cpp:158 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])
        (reg:SI 4 si [ size ])) sim2fitman_sup.cpp:158 90 {*movsi_internal}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 44 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:169 90 {*movsi_internal}
     (nil))
;;  succ:       3 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;;              4 [100.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 101 102 103 104
(code_label 44 7 8 3 34 "" [1 uses])
(note 8 44 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 57 3 (set (reg:SI 0 ax [101])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])) sim2fitman_sup.cpp:169 90 {*movsi_internal}
     (nil))
(insn 57 9 10 3 (set (reg:SI 1 dx [102])
        (reg:SI 0 ax [101])) sim2fitman_sup.cpp:169 90 {*movsi_internal}
     (nil))
(insn 10 57 11 3 (parallel [
            (set (reg:SI 1 dx [102])
                (lshiftrt:SI (reg:SI 1 dx [102])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:169 544 {*lshrsi3_1}
     (nil))
(insn 11 10 12 3 (parallel [
            (set (reg:SI 0 ax [103])
                (plus:SI (reg:SI 0 ax [101])
                    (reg:SI 1 dx [102])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:169 217 {*addsi_1}
     (nil))
(insn 12 11 14 3 (parallel [
            (set (reg:SI 0 ax [104])
                (ashiftrt:SI (reg:SI 0 ax [103])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:169 545 {*ashrsi3_1}
     (nil))
(insn 14 12 15 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:87 D.6513 ] [87])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) sim2fitman_sup.cpp:169 7 {*cmpsi_1}
     (nil))
(jump_insn 15 14 16 3 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 54)
            (pc))) sim2fitman_sup.cpp:169 612 {*jcc_1}
     (nil)
 -> 54)
;;  succ:       6
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 88 89 90 91 92 93 94 95 96 97 98 99 100 105 106 107 108 109 110 111 112 113 114
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:SI 0 ax [105])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:170 90 {*movsi_internal}
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx [orig:88 D.6514 ] [88])
        (sign_extend:DI (reg:SI 0 ax [105]))) sim2fitman_sup.cpp:170 142 {*extendsidi2_rex64}
     (nil))
(insn 19 18 20 4 (set (reg/f:DI 0 ax [106])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 theVarChar+0 S8 A64])) sim2fitman_sup.cpp:170 89 {*movdi_internal}
     (nil))
(insn 20 19 21 4 (parallel [
            (set (reg/f:DI 0 ax [orig:89 D.6515 ] [89])
                (plus:DI (reg/f:DI 0 ax [106])
                    (reg:DI 1 dx [orig:88 D.6514 ] [88])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:170 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 theVarChar+0 S8 A64])
            (reg:DI 1 dx [orig:88 D.6514 ] [88]))
        (nil)))
(insn 21 20 22 4 (set (reg:QI 0 ax [107])
        (mem:QI (reg/f:DI 0 ax [orig:89 D.6515 ] [89]) [0 *_9+0 S1 A8])) sim2fitman_sup.cpp:170 93 {*movqi_internal}
     (nil))
(insn 22 21 23 4 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -5 [0xfffffffffffffffb])) [0 tempChar+0 S1 A8])
        (reg:QI 0 ax [107])) sim2fitman_sup.cpp:170 93 {*movqi_internal}
     (nil))
(insn 23 22 24 4 (set (reg:SI 0 ax [108])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:171 90 {*movsi_internal}
     (nil))
(insn 24 23 25 4 (set (reg:DI 1 dx [orig:90 D.6514 ] [90])
        (sign_extend:DI (reg:SI 0 ax [108]))) sim2fitman_sup.cpp:171 142 {*extendsidi2_rex64}
     (nil))
(insn 25 24 26 4 (set (reg/f:DI 0 ax [109])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 theVarChar+0 S8 A64])) sim2fitman_sup.cpp:171 89 {*movdi_internal}
     (nil))
(insn 26 25 27 4 (parallel [
            (set (reg/f:DI 1 dx [orig:91 D.6515 ] [91])
                (plus:DI (reg:DI 1 dx [orig:90 D.6514 ] [90])
                    (reg/f:DI 0 ax [109])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:171 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 theVarChar+0 S8 A64])
            (reg:DI 1 dx [orig:90 D.6514 ] [90]))
        (nil)))
(insn 27 26 28 4 (set (reg:SI 0 ax [110])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])) sim2fitman_sup.cpp:171 90 {*movsi_internal}
     (nil))
(insn 28 27 29 4 (parallel [
            (set (reg:SI 0 ax [orig:92 D.6513 ] [92])
                (minus:SI (reg:SI 0 ax [110])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:171 260 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))
        (nil)))
(insn 29 28 30 4 (set (reg:DI 0 ax [orig:93 D.6514 ] [93])
        (sign_extend:DI (reg:SI 0 ax [orig:92 D.6513 ] [92]))) sim2fitman_sup.cpp:171 142 {*extendsidi2_rex64}
     (nil))
(insn 30 29 31 4 (parallel [
            (set (reg:DI 2 cx [orig:94 D.6514 ] [94])
                (plus:DI (reg:DI 0 ax [orig:93 D.6514 ] [93])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:171 218 {*adddi_1}
     (nil))
(insn 31 30 32 4 (set (reg/f:DI 0 ax [111])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 theVarChar+0 S8 A64])) sim2fitman_sup.cpp:171 89 {*movdi_internal}
     (nil))
(insn 32 31 33 4 (parallel [
            (set (reg/f:DI 0 ax [orig:95 D.6515 ] [95])
                (plus:DI (reg/f:DI 0 ax [111])
                    (reg:DI 2 cx [orig:94 D.6514 ] [94])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:171 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 theVarChar+0 S8 A64])
            (reg:DI 2 cx [orig:94 D.6514 ] [94]))
        (nil)))
(insn 33 32 34 4 (set (reg:QI 0 ax [orig:96 D.6516 ] [96])
        (mem:QI (reg/f:DI 0 ax [orig:95 D.6515 ] [95]) [0 *_16+0 S1 A8])) sim2fitman_sup.cpp:171 93 {*movqi_internal}
     (nil))
(insn 34 33 35 4 (set (mem:QI (reg/f:DI 1 dx [orig:91 D.6515 ] [91]) [0 *_12+0 S1 A8])
        (reg:QI 0 ax [orig:96 D.6516 ] [96])) sim2fitman_sup.cpp:171 93 {*movqi_internal}
     (nil))
(insn 35 34 36 4 (set (reg:SI 0 ax [112])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])) sim2fitman_sup.cpp:172 90 {*movsi_internal}
     (nil))
(insn 36 35 37 4 (parallel [
            (set (reg:SI 0 ax [orig:97 D.6513 ] [97])
                (minus:SI (reg:SI 0 ax [112])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:172 260 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])
            (mem/c:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))
        (nil)))
(insn 37 36 38 4 (set (reg:DI 0 ax [orig:98 D.6514 ] [98])
        (sign_extend:DI (reg:SI 0 ax [orig:97 D.6513 ] [97]))) sim2fitman_sup.cpp:172 142 {*extendsidi2_rex64}
     (nil))
(insn 38 37 39 4 (parallel [
            (set (reg:DI 1 dx [orig:99 D.6514 ] [99])
                (plus:DI (reg:DI 0 ax [orig:98 D.6514 ] [98])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:172 218 {*adddi_1}
     (nil))
(insn 39 38 40 4 (set (reg/f:DI 0 ax [113])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 theVarChar+0 S8 A64])) sim2fitman_sup.cpp:172 89 {*movdi_internal}
     (nil))
(insn 40 39 41 4 (parallel [
            (set (reg/f:DI 1 dx [orig:100 D.6515 ] [100])
                (plus:DI (reg:DI 1 dx [orig:99 D.6514 ] [99])
                    (reg/f:DI 0 ax [113])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:172 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 theVarChar+0 S8 A64])
            (reg:DI 1 dx [orig:99 D.6514 ] [99]))
        (nil)))
(insn 41 40 42 4 (set (reg:QI 0 ax [114])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -5 [0xfffffffffffffffb])) [0 tempChar+0 S1 A8])) sim2fitman_sup.cpp:172 93 {*movqi_internal}
     (nil))
(insn 42 41 43 4 (set (mem:QI (reg/f:DI 1 dx [orig:100 D.6515 ] [100]) [0 *_22+0 S1 A8])
        (reg:QI 0 ax [114])) sim2fitman_sup.cpp:172 93 {*movqi_internal}
     (nil))
(insn 43 42 51 4 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:169 217 {*addsi_1}
     (nil))
(jump_insn 51 43 52 4 (set (pc)
        (label_ref 44)) sim2fitman_sup.cpp:169 654 {jump}
     (nil)
 -> 44)
;;  succ:       3 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 52 51 54)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 5, flags: (NEW, RTL, MODIFIED)
;;  pred:       3
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 54 52 53 6 35 "" [1 uses])
(note 53 54 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 55 53 49 6 (const_int 0 [0]) sim2fitman_sup.cpp:183 684 {nop}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 49 55 50 5 32 "" [0 uses])
(note 50 49 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 56 50 0 NOTE_INSN_DELETED)

;; Function bool promptYN() (_Z8promptYNv, funcdef_no=8, decl_uid=5498, cgraph_uid=8, symbol_order=8)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=32, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=16, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 5:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 8:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 12:  (0) m  (1) qn {*movqi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 14:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 16:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 18:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) qm  (1) qn {*cmpqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 28:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 30:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) rm  (1) re {*cmpsi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 45:  (0) q  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 50:  (0) q  (1) qn {*movqi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 55:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 56:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 57:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 58:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 59:  (1) rBwBz {*call_value}

********** Pseudo live ranges #1: **********

  BB 16
   Insn 71: point = 0
   Insn 70: point = 0
   Insn 66: point = 1
  BB 13
   Insn 86: point = 4
   Insn 50: point = 4
  BB 12
   Insn 84: point = 5
   Insn 45: point = 5
  BB 6
   Insn 29: point = 6
   Insn 28: point = 6
   Insn 27: point = 6
  BB 4
   Insn 20: point = 7
   Insn 19: point = 7
   Insn 18: point = 7
   Insn 17: point = 8
   Insn 16: point = 9
   Insn 15: point = 9
   Insn 14: point = 10
  BB 5
   Insn 79: point = 11
  BB 3
   Insn 12: point = 11
   Insn 11: point = 12
   Insn 10: point = 13
   Insn 9: point = 13
   Insn 8: point = 14
   Insn 7: point = 15
   Insn 6: point = 15
   Insn 5: point = 15
  BB 15
   Insn 88: point = 15
  BB 17
   Insn 91: point = 15
  BB 14
   Insn 59: point = 15
   Insn 58: point = 15
   Insn 57: point = 15
   Insn 56: point = 15
   Insn 55: point = 15
  BB 9
   Insn 82: point = 15
  BB 8
   Insn 33: point = 15
   Insn 32: point = 15
  BB 11
   Insn 40: point = 17
   Insn 39: point = 17
  BB 10
   Insn 38: point = 19
   Insn 37: point = 19
  BB 7
   Insn 31: point = 20
   Insn 30: point = 20
  BB 2
Compressing live ranges: from 21 to 0 - 0%
Ranges after the compression:
New elimination table:
Can't eliminate 16 to 7 (offset=32, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=16, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 50
changing reg in insn 45
changing reg in insn 66
changing reg in insn 8
changing reg in insn 9
changing reg in insn 11
changing reg in insn 14
changing reg in insn 15
changing reg in insn 17
changing reg in insn 27
changing reg in insn 39
changing reg in insn 37
changing reg in insn 32
changing reg in insn 30
changing reg in insn 28
changing reg in insn 66
changing reg in insn 70
starting the processing of deferred insns
ending the processing of deferred insns


bool promptYN()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={17d,17u} r1={6d} r2={6d} r4={6d} r5={11d,5u} r6={1d,21u} r7={1d,22u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r17={11d,6u} r18={5d} r19={5d} r20={1d,1u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} 
;;    total ref usage 472{400d,72u,0e} in 42{37 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 61 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;;              15 [100.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 89
(code_label 61 2 4 3 44 "" [1 uses])
(note 4 61 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 4 6 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7f2bf25801b0 *.LC11>)) sim2fitman_sup.cpp:192 89 {*movdi_internal}
     (nil))
(insn 6 5 7 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:192 93 {*movqi_internal}
     (nil))
(call_insn 7 6 8 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:192 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (nil))))
(insn 8 7 9 3 (set (reg/f:DI 0 ax [orig:88 D.6518 ] [88])
        (mem/f/c:DI (symbol_ref:DI ("stdin") [flags 0x40]  <var_decl 0x7f2bf2b3fe10 stdin>) [0 stdin+0 S8 A64])) sim2fitman_sup.cpp:193 89 {*movdi_internal}
     (nil))
(insn 9 8 10 3 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:88 D.6518 ] [88])) sim2fitman_sup.cpp:193 89 {*movdi_internal}
     (nil))
(call_insn 10 9 11 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f2bf27ceca8 _IO_getc>) [0 _IO_getc S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:193 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 11 10 12 3 (set (reg:SI 0 ax [orig:89 D.6519 ] [89])
        (reg:SI 0 ax)) sim2fitman_sup.cpp:193 90 {*movsi_internal}
     (nil))
(insn 12 11 22 3 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -2 [0xfffffffffffffffe])) [0 option+0 S1 A8])
        (reg:QI 0 ax [orig:89 D.6519 ] [89])) sim2fitman_sup.cpp:193 93 {*movqi_internal}
     (nil))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;;              5 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 90 91
(code_label 22 12 13 4 38 "" [1 uses])
(note 13 22 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 4 (set (reg/f:DI 0 ax [orig:90 D.6518 ] [90])
        (mem/f/c:DI (symbol_ref:DI ("stdin") [flags 0x40]  <var_decl 0x7f2bf2b3fe10 stdin>) [0 stdin+0 S8 A64])) sim2fitman_sup.cpp:195 89 {*movdi_internal}
     (nil))
(insn 15 14 16 4 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:90 D.6518 ] [90])) sim2fitman_sup.cpp:195 89 {*movdi_internal}
     (nil))
(call_insn 16 15 17 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f2bf27ceca8 _IO_getc>) [0 _IO_getc S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:195 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 17 16 18 4 (set (reg:SI 0 ax [orig:91 D.6519 ] [91])
        (reg:SI 0 ax)) sim2fitman_sup.cpp:195 90 {*movsi_internal}
     (nil))
(insn 18 17 19 4 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -1 [0xffffffffffffffff])) [0 junk+0 S1 A8])
        (reg:QI 0 ax [orig:91 D.6519 ] [91])) sim2fitman_sup.cpp:195 93 {*movqi_internal}
     (nil))
(insn 19 18 20 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -1 [0xffffffffffffffff])) [0 junk+0 S1 A8])
            (const_int 10 [0xa]))) sim2fitman_sup.cpp:196 5 {*cmpqi_1}
     (nil))
(jump_insn 20 19 21 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) sim2fitman_sup.cpp:196 612 {*jcc_1}
     (nil)
 -> 25)
;;  succ:       6
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 21 20 79 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 79 21 80 5 (set (pc)
        (label_ref 22)) sim2fitman_sup.cpp:194 654 {jump}
     (nil)
 -> 22)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 80 79 25)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 92
(code_label 25 80 26 6 37 "" [1 uses])
(note 26 25 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 6 (set (reg:SI 0 ax [orig:92 D.6519 ] [92])
        (sign_extend:SI (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2 [0xfffffffffffffffe])) [0 option+0 S1 A8]))) sim2fitman_sup.cpp:198 148 {extendqisi2}
     (nil))
(insn 28 27 29 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:92 D.6519 ] [92])
            (const_int 89 [0x59]))) sim2fitman_sup.cpp:198 7 {*cmpsi_1}
     (nil))
(jump_insn 29 28 73 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) sim2fitman_sup.cpp:198 612 {*jcc_1}
     (nil)
 -> 43)
;;  succ:       12
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags]
(note 73 29 30 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 30 73 31 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:92 D.6519 ] [92])
            (const_int 89 [0x59]))) sim2fitman_sup.cpp:198 7 {*cmpsi_1}
     (nil))
(jump_insn 31 30 74 7 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) sim2fitman_sup.cpp:198 612 {*jcc_1}
     (nil)
 -> 36)
;;  succ:       10
;;              8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags]
(note 74 31 32 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 32 74 33 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:92 D.6519 ] [92])
            (const_int 78 [0x4e]))) sim2fitman_sup.cpp:198 7 {*cmpsi_1}
     (nil))
(jump_insn 33 32 81 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) sim2fitman_sup.cpp:198 612 {*jcc_1}
     (nil)
 -> 48)
;;  succ:       13
;;              9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 81 33 82 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 82 81 83 9 (set (pc)
        (label_ref 53)) sim2fitman_sup.cpp:198 654 {jump}
     (nil)
 -> 53)
;;  succ:       14 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 83 82 36)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags]
(code_label 36 83 76 10 41 "" [1 uses])
(note 76 36 37 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 37 76 38 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:92 D.6519 ] [92])
            (const_int 110 [0x6e]))) sim2fitman_sup.cpp:198 7 {*cmpsi_1}
     (nil))
(jump_insn 38 37 77 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) sim2fitman_sup.cpp:198 612 {*jcc_1}
     (nil)
 -> 48)
;;  succ:       13
;;              11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags]
(note 77 38 39 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 39 77 40 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:92 D.6519 ] [92])
            (const_int 121 [0x79]))) sim2fitman_sup.cpp:198 7 {*cmpsi_1}
     (nil))
(jump_insn 40 39 43 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 53)
            (pc))) sim2fitman_sup.cpp:198 612 {*jcc_1}
     (nil)
 -> 53)
;;  succ:       12 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;;              11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(code_label 43 40 44 12 40 "" [1 uses])
(note 44 43 45 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 84 12 (set (reg:QI 0 ax [orig:87 D.6517 ] [87])
        (const_int 1 [0x1])) sim2fitman_sup.cpp:201 93 {*movqi_internal}
     (nil))
(jump_insn 84 45 85 12 (set (pc)
        (label_ref 64)) sim2fitman_sup.cpp:201 654 {jump}
     (nil)
 -> 64)
;;  succ:       16 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

(barrier 85 84 48)
;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8
;;              10
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(code_label 48 85 49 13 42 "" [2 uses])
(note 49 48 50 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 86 13 (set (reg:QI 0 ax [orig:87 D.6517 ] [87])
        (const_int 0 [0])) sim2fitman_sup.cpp:205 93 {*movqi_internal}
     (nil))
(jump_insn 86 50 87 13 (set (pc)
        (label_ref 64)) sim2fitman_sup.cpp:205 654 {jump}
     (nil)
 -> 64)
;;  succ:       16 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

(barrier 87 86 53)
;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11
;;              9 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 53 87 54 14 39 "" [2 uses])
(note 54 53 55 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 14 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7f2bf2580240 *.LC12>)) sim2fitman_sup.cpp:208 89 {*movdi_internal}
     (nil))
(insn 56 55 57 14 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:208 93 {*movqi_internal}
     (nil))
(call_insn 57 56 58 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:208 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (nil))))
(insn 58 57 59 14 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC13") [flags 0x2]  <var_decl 0x7f2bf25802d0 *.LC13>)) sim2fitman_sup.cpp:209 89 {*movdi_internal}
     (nil))
(call_insn 59 58 90 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:209 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       17 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 15, flags: (NEW, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 90 59 91 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 60 17 (const_int 0 [0]) sim2fitman_sup.cpp:210 684 {nop}
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 60 91 88 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(jump_insn 88 60 89 15 (set (pc)
        (label_ref 61)) sim2fitman_sup.cpp:191 654 {jump}
     (nil)
 -> 61)
;;  succ:       3 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 89 88 64)
;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [100.0%] 
;;              13 [100.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax] 93
(code_label 64 89 65 16 43 "" [2 uses])
(note 65 64 66 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 70 16 (set (reg:QI 0 ax [orig:93 <retval> ] [93])
        (reg:QI 0 ax [orig:87 D.6517 ] [87])) 93 {*movqi_internal}
     (nil))
(insn 70 66 71 16 (set (reg/i:QI 0 ax)
        (reg:QI 0 ax [orig:93 <retval> ] [93])) sim2fitman_sup.cpp:213 93 {*movqi_internal}
     (nil))
(insn 71 70 92 16 (use (reg/i:QI 0 ax)) sim2fitman_sup.cpp:213 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 92 71 0 NOTE_INSN_DELETED)

;; Function int promptSUBN() (_Z10promptSUBNv, funcdef_no=9, decl_uid=5499, cgraph_uid=9, symbol_order=9)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=32, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=16, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 5:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 8:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 12:  (0) m  (1) qn {*movqi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 14:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 16:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 18:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 19:  (0) qm  (1) qn {*cmpqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 28:  (0) =r  (1) %0  (2) rme {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 29:  (0) rm  (1) re {*cmpsi_1}
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 31:  (0) r  (1) rmWz {*zero_extendsidi2}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 32:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 33:  (0) rBw {*tablejump_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 45:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (0) =r  (1) g {*movsi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 55:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 56:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 57:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 58:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 59:  (1) rBwBz {*call_value}

********** Pseudo live ranges #1: **********

  BB 13
   Insn 71: point = 0
   Insn 70: point = 0
   Insn 66: point = 1
  BB 10
   Insn 80: point = 4
   Insn 50: point = 4
  BB 8
   Insn 76: point = 5
   Insn 40: point = 5
  BB 9
   Insn 78: point = 6
   Insn 45: point = 6
  BB 7
   Insn 33: point = 7
   Insn 32: point = 8
   Insn 31: point = 10
  BB 6
   Insn 30: point = 13
   Insn 29: point = 13
   Insn 28: point = 13
   Insn 27: point = 15
  BB 4
   Insn 20: point = 16
   Insn 19: point = 16
   Insn 18: point = 16
   Insn 17: point = 17
   Insn 16: point = 18
   Insn 15: point = 18
   Insn 14: point = 19
  BB 5
   Insn 74: point = 20
  BB 3
   Insn 12: point = 20
   Insn 11: point = 21
   Insn 10: point = 22
   Insn 9: point = 22
   Insn 8: point = 23
   Insn 7: point = 24
   Insn 6: point = 24
   Insn 5: point = 24
  BB 12
   Insn 82: point = 24
  BB 14
   Insn 85: point = 24
  BB 11
   Insn 59: point = 24
   Insn 58: point = 24
   Insn 57: point = 24
   Insn 56: point = 24
   Insn 55: point = 24
  BB 2
Compressing live ranges: from 24 to 0 - 0%
Ranges after the compression:
New elimination table:
Can't eliminate 16 to 7 (offset=32, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=16, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 50
changing reg in insn 45
changing reg in insn 40
changing reg in insn 66
changing reg in insn 8
changing reg in insn 9
changing reg in insn 11
changing reg in insn 14
changing reg in insn 15
changing reg in insn 17
changing reg in insn 27
changing reg in insn 28
changing reg in insn 66
changing reg in insn 70
changing reg in insn 28
changing reg in insn 31
changing reg in insn 29
changing reg in insn 31
changing reg in insn 32
changing reg in insn 32
changing reg in insn 33
starting the processing of deferred insns
ending the processing of deferred insns


int promptSUBN()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={21d,17u} r1={6d} r2={6d} r4={6d} r5={11d,5u} r6={1d,18u} r7={1d,19u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r17={8d,2u} r18={5d} r19={5d} r20={1d,1u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} 
;;    total ref usage 463{401d,62u,0e} in 39{34 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 61 2 NOTE_INSN_FUNCTION_BEG)
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;;              12 [100.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 89
(code_label 61 2 4 3 54 "" [1 uses])
(note 4 61 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 4 6 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7f2bf2583090 *.LC14>)) sim2fitman_sup.cpp:223 89 {*movdi_internal}
     (nil))
(insn 6 5 7 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:223 93 {*movqi_internal}
     (nil))
(call_insn 7 6 8 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:223 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (nil))))
(insn 8 7 9 3 (set (reg/f:DI 0 ax [orig:88 D.6525 ] [88])
        (mem/f/c:DI (symbol_ref:DI ("stdin") [flags 0x40]  <var_decl 0x7f2bf2b3fe10 stdin>) [0 stdin+0 S8 A64])) sim2fitman_sup.cpp:224 89 {*movdi_internal}
     (nil))
(insn 9 8 10 3 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:88 D.6525 ] [88])) sim2fitman_sup.cpp:224 89 {*movdi_internal}
     (nil))
(call_insn 10 9 11 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f2bf27ceca8 _IO_getc>) [0 _IO_getc S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:224 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 11 10 12 3 (set (reg:SI 0 ax [orig:89 D.6524 ] [89])
        (reg:SI 0 ax)) sim2fitman_sup.cpp:224 90 {*movsi_internal}
     (nil))
(insn 12 11 22 3 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -2 [0xfffffffffffffffe])) [0 option+0 S1 A8])
        (reg:QI 0 ax [orig:89 D.6524 ] [89])) sim2fitman_sup.cpp:224 93 {*movqi_internal}
     (nil))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;;              5 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 90 91
(code_label 22 12 13 4 47 "" [1 uses])
(note 13 22 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 4 (set (reg/f:DI 0 ax [orig:90 D.6525 ] [90])
        (mem/f/c:DI (symbol_ref:DI ("stdin") [flags 0x40]  <var_decl 0x7f2bf2b3fe10 stdin>) [0 stdin+0 S8 A64])) sim2fitman_sup.cpp:226 89 {*movdi_internal}
     (nil))
(insn 15 14 16 4 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:90 D.6525 ] [90])) sim2fitman_sup.cpp:226 89 {*movdi_internal}
     (nil))
(call_insn 16 15 17 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f2bf27ceca8 _IO_getc>) [0 _IO_getc S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:226 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 17 16 18 4 (set (reg:SI 0 ax [orig:91 D.6524 ] [91])
        (reg:SI 0 ax)) sim2fitman_sup.cpp:226 90 {*movsi_internal}
     (nil))
(insn 18 17 19 4 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -1 [0xffffffffffffffff])) [0 junk+0 S1 A8])
        (reg:QI 0 ax [orig:91 D.6524 ] [91])) sim2fitman_sup.cpp:226 93 {*movqi_internal}
     (nil))
(insn 19 18 20 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -1 [0xffffffffffffffff])) [0 junk+0 S1 A8])
            (const_int 10 [0xa]))) sim2fitman_sup.cpp:227 5 {*cmpqi_1}
     (nil))
(jump_insn 20 19 21 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) sim2fitman_sup.cpp:227 612 {*jcc_1}
     (nil)
 -> 25)
;;  succ:       6
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 21 20 74 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 74 21 75 5 (set (pc)
        (label_ref 22)) sim2fitman_sup.cpp:225 654 {jump}
     (nil)
 -> 22)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 75 74 25)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 92 94
(code_label 25 75 26 6 46 "" [1 uses])
(note 26 25 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 6 (set (reg:SI 0 ax [orig:92 D.6524 ] [92])
        (sign_extend:SI (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                    (const_int -2 [0xfffffffffffffffe])) [0 option+0 S1 A8]))) sim2fitman_sup.cpp:229 148 {extendqisi2}
     (nil))
(insn 28 27 29 6 (parallel [
            (set (reg:SI 0 ax [94])
                (plus:SI (reg:SI 0 ax [orig:92 D.6524 ] [92])
                    (const_int -78 [0xffffffffffffffb2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:229 217 {*addsi_1}
     (nil))
(insn 29 28 30 6 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 0 ax [94])
            (const_int 39 [0x27]))) sim2fitman_sup.cpp:229 7 {*cmpsi_1}
     (nil))
(jump_insn 30 29 73 6 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 53)
            (pc))) sim2fitman_sup.cpp:229 612 {*jcc_1}
     (nil)
 -> 53)
;;  succ:       11
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 95 96
(note 73 30 31 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 31 73 32 7 (set (reg:DI 0 ax [95])
        (zero_extend:DI (reg:SI 0 ax [94]))) sim2fitman_sup.cpp:229 133 {*zero_extendsidi2}
     (nil))
(insn 32 31 33 7 (set (reg:DI 0 ax [96])
        (mem/u/c:DI (plus:DI (ashift:DI (reg:DI 0 ax [95])
                    (const_int 3 [0x3]))
                (label_ref:DI 35)) [0  S8 A8])) sim2fitman_sup.cpp:229 89 {*movdi_internal}
     (insn_list:REG_LABEL_OPERAND 35 (nil)))
(jump_insn 33 32 34 7 (parallel [
            (set (pc)
                (reg:DI 0 ax [96]))
            (use (label_ref 35))
        ]) sim2fitman_sup.cpp:229 658 {*tablejump_1}
     (nil)
 -> 35)
;;  succ:       11
;;              10
;;              8
;;              9
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 34 33 35)
;; Insn is not within a basic block
(code_label 35 34 36 50 "" [2 uses])
;; Insn is not within a basic block
(jump_table_data 36 35 37 (addr_vec:DI [
            (label_ref:DI 48)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 38)
            (label_ref:DI 53)
            (label_ref:DI 43)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 48)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 53)
            (label_ref:DI 38)
            (label_ref:DI 53)
            (label_ref:DI 43)
        ]))
(barrier 37 36 38)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(code_label 38 37 39 8 51 "" [2 uses])
(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 76 8 (set (reg:SI 0 ax [orig:87 D.6524 ] [87])
        (const_int 1 [0x1])) sim2fitman_sup.cpp:232 90 {*movsi_internal}
     (nil))
(jump_insn 76 40 77 8 (set (pc)
        (label_ref 64)) sim2fitman_sup.cpp:232 654 {jump}
     (nil)
 -> 64)
;;  succ:       13 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

(barrier 77 76 43)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(code_label 43 77 44 9 52 "" [2 uses])
(note 44 43 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 78 9 (set (reg:SI 0 ax [orig:87 D.6524 ] [87])
        (const_int 2 [0x2])) sim2fitman_sup.cpp:236 90 {*movsi_internal}
     (nil))
(jump_insn 78 45 79 9 (set (pc)
        (label_ref 64)) sim2fitman_sup.cpp:236 654 {jump}
     (nil)
 -> 64)
;;  succ:       13 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

(barrier 79 78 48)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
(code_label 48 79 49 10 49 "" [2 uses])
(note 49 48 50 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 80 10 (set (reg:SI 0 ax [orig:87 D.6524 ] [87])
        (const_int -1 [0xffffffffffffffff])) sim2fitman_sup.cpp:240 90 {*movsi_internal}
     (nil))
(jump_insn 80 50 81 10 (set (pc)
        (label_ref 64)) sim2fitman_sup.cpp:240 654 {jump}
     (nil)
 -> 64)
;;  succ:       13 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

(barrier 81 80 53)
;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7
;;              6
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 53 81 54 11 48 "" [35 uses])
(note 54 53 55 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 11 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7f2bf2580240 *.LC12>)) sim2fitman_sup.cpp:243 89 {*movdi_internal}
     (nil))
(insn 56 55 57 11 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:243 93 {*movqi_internal}
     (nil))
(call_insn 57 56 58 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:243 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (nil))))
(insn 58 57 59 11 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC15") [flags 0x2]  <var_decl 0x7f2bf2583120 *.LC15>)) sim2fitman_sup.cpp:244 89 {*movdi_internal}
     (nil))
(call_insn 59 58 84 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:244 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       14 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 12, flags: (NEW, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 84 59 85 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 60 14 (const_int 0 [0]) sim2fitman_sup.cpp:245 684 {nop}
     (nil))
;;  succ:       12 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 60 85 82 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(jump_insn 82 60 83 12 (set (pc)
        (label_ref 61)) sim2fitman_sup.cpp:222 654 {jump}
     (nil)
 -> 61)
;;  succ:       3 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 83 82 64)
;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [100.0%] 
;;              8 [100.0%] 
;;              10 [100.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax] 93
(code_label 64 83 65 13 53 "" [3 uses])
(note 65 64 66 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 70 13 (set (reg:SI 0 ax [orig:93 <retval> ] [93])
        (reg:SI 0 ax [orig:87 D.6524 ] [87])) 90 {*movsi_internal}
     (nil))
(insn 70 66 71 13 (set (reg/i:SI 0 ax)
        (reg:SI 0 ax [orig:93 <retval> ] [93])) sim2fitman_sup.cpp:248 90 {*movsi_internal}
     (nil))
(insn 71 70 86 13 (use (reg/i:SI 0 ax)) sim2fitman_sup.cpp:248 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 86 71 0 NOTE_INSN_DELETED)

;; Function void init(Data_file_header*, Data_block_header*, Procpar_info*, Preprocess*, IOFiles*, InFile_struct*) (_Z4initP16Data_file_headerP17Data_block_headerP12Procpar_infoP10PreprocessP7IOFilesP13InFile_struct, funcdef_no=10, decl_uid=5510, cgraph_uid=10, symbol_order=10)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=0, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 3:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 4:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 5:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 6:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 7:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 11:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 13:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 16:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 18:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=541 from oldreg=88, assigning class GENERAL_REGS to r541
   18: {r541:DI=r541:DI<<0x9;clobber flags:CC;}
      REG_DEAD r87:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  777: r541:DI=r87:DI
    Inserting insn reload after:
  778: r88:DI=r541:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 19:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 20
	 Choosing alt 0 in insn 20:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 21:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 22:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 25:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=542 from oldreg=91, assigning class GENERAL_REGS to r542
   25: {r542:DI=r542:DI<<0x9;clobber flags:CC;}
      REG_DEAD r90:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  779: r542:DI=r90:DI
    Inserting insn reload after:
  780: r91:DI=r542:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 26:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 27
	 Choosing alt 0 in insn 27:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 28:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 29:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 30:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 31:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 32:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=543 from oldreg=94, assigning class GENERAL_REGS to r543
   32: {r543:DI=r543:DI<<0x9;clobber flags:CC;}
      REG_DEAD r93:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  781: r543:DI=r93:DI
    Inserting insn reload after:
  782: r94:DI=r543:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 33:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 34
	 Choosing alt 0 in insn 34:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 35:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 38:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=544 from oldreg=97, assigning class GENERAL_REGS to r544
   38: {r544:DI=r544:DI<<0x9;clobber flags:CC;}
      REG_DEAD r96:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  783: r544:DI=r96:DI
    Inserting insn reload after:
  784: r97:DI=r544:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 39:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 40
	 Choosing alt 0 in insn 40:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 41:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 44:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=545 from oldreg=100, assigning class GENERAL_REGS to r545
   44: {r545:DI=r545:DI<<0x9;clobber flags:CC;}
      REG_DEAD r99:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  785: r545:DI=r99:DI
    Inserting insn reload after:
  786: r100:DI=r545:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 45:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 46
	 Choosing alt 0 in insn 46:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=625,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=10,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=11,overall=619,losers=2 -- refuse
            alt=12: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=13,overall=609,losers=1,rld_nregs=1
          alt=14,overall=0,losers=0,rld_nregs=0
	 Choosing alt 14 in insn 47:  (0) v  (1) m {*movdf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=9,overall=612,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=615,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=13,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=14,overall=18,losers=2,rld_nregs=1
          alt=15,overall=0,losers=0,rld_nregs=0
	 Choosing alt 15 in insn 48:  (0) m  (1) v {*movdf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 49:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 51:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=546 from oldreg=103, assigning class GENERAL_REGS to r546
   51: {r546:DI=r546:DI<<0x9;clobber flags:CC;}
      REG_DEAD r102:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  787: r546:DI=r102:DI
    Inserting insn reload after:
  788: r103:DI=r546:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 52:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 53
	 Choosing alt 0 in insn 53:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=625,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=10,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=11,overall=619,losers=2 -- refuse
            alt=12: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=13,overall=609,losers=1,rld_nregs=1
          alt=14,overall=0,losers=0,rld_nregs=0
	 Choosing alt 14 in insn 54:  (0) v  (1) m {*movdf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=9,overall=612,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=615,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=13,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=14,overall=18,losers=2,rld_nregs=1
          alt=15,overall=0,losers=0,rld_nregs=0
	 Choosing alt 15 in insn 55:  (0) m  (1) v {*movdf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 57:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 58:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=547 from oldreg=106, assigning class GENERAL_REGS to r547
   58: {r547:DI=r547:DI<<0x9;clobber flags:CC;}
      REG_DEAD r105:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  789: r547:DI=r105:DI
    Inserting insn reload after:
  790: r106:DI=r547:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 59:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 60
	 Choosing alt 0 in insn 60:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 61:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 62:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 63:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 65:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=548 from oldreg=109, assigning class GENERAL_REGS to r548
   65: {r548:DI=r548:DI<<0x9;clobber flags:CC;}
      REG_DEAD r108:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  791: r548:DI=r108:DI
    Inserting insn reload after:
  792: r109:DI=r548:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 66:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 67
	 Choosing alt 0 in insn 67:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 68:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 69:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 71:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 72:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=549 from oldreg=112, assigning class GENERAL_REGS to r549
   72: {r549:DI=r549:DI<<0x9;clobber flags:CC;}
      REG_DEAD r111:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  793: r549:DI=r111:DI
    Inserting insn reload after:
  794: r112:DI=r549:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 73:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 74
	 Choosing alt 0 in insn 74:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 75:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 76:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 77:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 78:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 79:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=550 from oldreg=115, assigning class GENERAL_REGS to r550
   79: {r550:DI=r550:DI<<0x9;clobber flags:CC;}
      REG_DEAD r114:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  795: r550:DI=r114:DI
    Inserting insn reload after:
  796: r115:DI=r550:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 80:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 81
	 Choosing alt 0 in insn 81:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 82:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 83:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 84:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 85:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 86:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=551 from oldreg=118, assigning class GENERAL_REGS to r551
   86: {r551:DI=r551:DI<<0x9;clobber flags:CC;}
      REG_DEAD r117:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  797: r551:DI=r117:DI
    Inserting insn reload after:
  798: r118:DI=r551:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 87:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 88
	 Choosing alt 0 in insn 88:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 89:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 90:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 91:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 92:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 93:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=552 from oldreg=121, assigning class GENERAL_REGS to r552
   93: {r552:DI=r552:DI<<0x9;clobber flags:CC;}
      REG_DEAD r120:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  799: r552:DI=r120:DI
    Inserting insn reload after:
  800: r121:DI=r552:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 94:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 95
	 Choosing alt 0 in insn 95:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 96:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 97:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 98:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 99:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 100:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=553 from oldreg=124, assigning class GENERAL_REGS to r553
  100: {r553:DI=r553:DI<<0x9;clobber flags:CC;}
      REG_DEAD r123:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  801: r553:DI=r123:DI
    Inserting insn reload after:
  802: r124:DI=r553:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 101:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 102
	 Choosing alt 0 in insn 102:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 103:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 104:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 105:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 106:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 107:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=554 from oldreg=127, assigning class GENERAL_REGS to r554
  107: {r554:DI=r554:DI<<0x9;clobber flags:CC;}
      REG_DEAD r126:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  803: r554:DI=r126:DI
    Inserting insn reload after:
  804: r127:DI=r554:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 108:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 109
	 Choosing alt 0 in insn 109:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 110:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 111:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 112:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 113:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 114:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=555 from oldreg=130, assigning class GENERAL_REGS to r555
  114: {r555:DI=r555:DI<<0x9;clobber flags:CC;}
      REG_DEAD r129:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  805: r555:DI=r129:DI
    Inserting insn reload after:
  806: r130:DI=r555:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 115:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 116
	 Choosing alt 0 in insn 116:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 117:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 118:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 119:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 120:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 121:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=556 from oldreg=133, assigning class GENERAL_REGS to r556
  121: {r556:DI=r556:DI<<0x9;clobber flags:CC;}
      REG_DEAD r132:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  807: r556:DI=r132:DI
    Inserting insn reload after:
  808: r133:DI=r556:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 122:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 123
	 Choosing alt 0 in insn 123:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=625,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=10,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=11,overall=619,losers=2 -- refuse
            alt=12: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=13,overall=609,losers=1,rld_nregs=1
          alt=14,overall=0,losers=0,rld_nregs=0
	 Choosing alt 14 in insn 124:  (0) v  (1) m {*movdf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=9,overall=612,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=615,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=13,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=14,overall=18,losers=2,rld_nregs=1
          alt=15,overall=0,losers=0,rld_nregs=0
	 Choosing alt 15 in insn 125:  (0) m  (1) v {*movdf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 126:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 127:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 128:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=557 from oldreg=136, assigning class GENERAL_REGS to r557
  128: {r557:DI=r557:DI<<0x9;clobber flags:CC;}
      REG_DEAD r135:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  809: r557:DI=r135:DI
    Inserting insn reload after:
  810: r136:DI=r557:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 129:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 130
	 Choosing alt 0 in insn 130:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 131:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 132:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 133:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 134:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 135:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=558 from oldreg=139, assigning class GENERAL_REGS to r558
  135: {r558:DI=r558:DI<<0x9;clobber flags:CC;}
      REG_DEAD r138:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  811: r558:DI=r138:DI
    Inserting insn reload after:
  812: r139:DI=r558:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 136:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 137
	 Choosing alt 0 in insn 137:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 138:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 139:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 141:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 142:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 143:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 146:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 147:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 148:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=559 from oldreg=143, assigning class GENERAL_REGS to r559
  148: {r559:DI=r559:DI<<0x9;clobber flags:CC;}
      REG_DEAD r142:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  813: r559:DI=r142:DI
    Inserting insn reload after:
  814: r143:DI=r559:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 149:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 150:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 151:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 152:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 153:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 154:  (0) rm  (1) 0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 160:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 162:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 163:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 164:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 167:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 168:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 169:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=560 from oldreg=147, assigning class GENERAL_REGS to r560
  169: {r560:DI=r560:DI<<0x9;clobber flags:CC;}
      REG_DEAD r146:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  815: r560:DI=r146:DI
    Inserting insn reload after:
  816: r147:DI=r560:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 170:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 171:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 172:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 173:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 174:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 175:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 182:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 183:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=561 from oldreg=150, assigning class GENERAL_REGS to r561
  183: {r561:DI=r561:DI<<0x9;clobber flags:CC;}
      REG_DEAD r149:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  817: r561:DI=r149:DI
    Inserting insn reload after:
  818: r150:DI=r561:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 184:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 185
	 Choosing alt 0 in insn 185:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 186:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 187:  (0) r  (1) i {*movdi_internal}
      Creating newreg=562, assigning class GENERAL_REGS to r562
  187: r562:DI=0x2065746144206f4e
    Inserting insn reload after:
  819: [r152:DI]=r562:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 819:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 188:  (0) r  (1) i {*movdi_internal}
      Creating newreg=563, assigning class GENERAL_REGS to r563
  188: r563:DI=0x6c62616c69617641
    Inserting insn reload after:
  820: [r152:DI+0x8]=r563:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 820:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 189:  (0) m  (1) rn {*movhi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 190:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 192:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 193:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 194:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 197:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 198:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 199:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=564 from oldreg=155, assigning class GENERAL_REGS to r564
  199: {r564:DI=r564:DI<<0x9;clobber flags:CC;}
      REG_DEAD r154:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  821: r564:DI=r154:DI
    Inserting insn reload after:
  822: r155:DI=r564:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 200:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 201:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 202:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 203:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 204:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 205:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 211:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 212:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 213:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=565 from oldreg=158, assigning class GENERAL_REGS to r565
  213: {r565:DI=r565:DI<<0x9;clobber flags:CC;}
      REG_DEAD r157:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  823: r565:DI=r157:DI
    Inserting insn reload after:
  824: r158:DI=r565:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 214:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 215
	 Choosing alt 0 in insn 215:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 216:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 217:  (0) r  (1) i {*movdi_internal}
      Creating newreg=566, assigning class GENERAL_REGS to r566
  217: r566:DI=0x6e656c6946206f4e
    Inserting insn reload after:
  825: [r160:DI]=r566:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 825:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 218:  (0) r  (1) i {*movdi_internal}
      Creating newreg=567, assigning class GENERAL_REGS to r567
  218: r567:DI=0x6961764120656d61
    Inserting insn reload after:
  826: [r160:DI+0x8]=r567:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 826:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 219:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 220:  (0) m  (1) rn {*movhi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 221:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 223:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 224:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 225:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 228:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 229:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 230:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=568 from oldreg=163, assigning class GENERAL_REGS to r568
  230: {r568:DI=r568:DI<<0x9;clobber flags:CC;}
      REG_DEAD r162:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  827: r568:DI=r162:DI
    Inserting insn reload after:
  828: r163:DI=r568:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 231:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 232:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 233:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 234:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 235:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 236:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 242:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 243:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 244:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=569 from oldreg=166, assigning class GENERAL_REGS to r569
  244: {r569:DI=r569:DI<<0x9;clobber flags:CC;}
      REG_DEAD r165:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  829: r569:DI=r165:DI
    Inserting insn reload after:
  830: r166:DI=r569:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 245:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 246
	 Choosing alt 0 in insn 246:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 247:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 248:  (0) r  (1) i {*movdi_internal}
      Creating newreg=570, assigning class GENERAL_REGS to r570
  248: r570:DI=0x6970736f48206f4e
    Inserting insn reload after:
  831: [r168:DI]=r570:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 831:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 249:  (0) r  (1) i {*movdi_internal}
      Creating newreg=571, assigning class GENERAL_REGS to r571
  249: r571:DI=0x656d614e206c6174
    Inserting insn reload after:
  832: [r168:DI+0x8]=r571:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 832:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 250:  (0) r  (1) i {*movdi_internal}
      Creating newreg=572, assigning class GENERAL_REGS to r572
  250: r572:DI=0x62616c6961764120
    Inserting insn reload after:
  833: [r168:DI+0x10]=r572:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 833:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 251:  (0) m  (1) rn {*movhi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 252:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 253:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 255:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 256:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 257:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 260:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 261:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 262:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=573 from oldreg=171, assigning class GENERAL_REGS to r573
  262: {r573:DI=r573:DI<<0x9;clobber flags:CC;}
      REG_DEAD r170:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  834: r573:DI=r170:DI
    Inserting insn reload after:
  835: r171:DI=r573:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 263:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 264:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 265:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 266:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 267:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 268:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 274:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 275:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 276:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=574 from oldreg=174, assigning class GENERAL_REGS to r574
  276: {r574:DI=r574:DI<<0x9;clobber flags:CC;}
      REG_DEAD r173:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  836: r574:DI=r173:DI
    Inserting insn reload after:
  837: r174:DI=r574:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 277:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 278
	 Choosing alt 0 in insn 278:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 279:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 280:  (0) r  (1) i {*movdi_internal}
      Creating newreg=575, assigning class GENERAL_REGS to r575
  280: r575:DI=0x6569746150206f4e
    Inserting insn reload after:
  838: [r176:DI]=r575:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 838:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 281:  (0) r  (1) i {*movdi_internal}
      Creating newreg=576, assigning class GENERAL_REGS to r576
  281: r576:DI=0x20656d614e20746e
    Inserting insn reload after:
  839: [r176:DI+0x8]=r576:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 839:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 282:  (0) r  (1) i {*movdi_internal}
      Creating newreg=577, assigning class GENERAL_REGS to r577
  282: r577:DI=0x6c62616c69617641
    Inserting insn reload after:
  840: [r176:DI+0x10]=r577:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 840:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 283:  (0) m  (1) rn {*movhi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 284:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 286:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 287:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 288:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 291:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 292:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 293:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=578 from oldreg=179, assigning class GENERAL_REGS to r578
  293: {r578:DI=r578:DI<<0x9;clobber flags:CC;}
      REG_DEAD r178:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  841: r578:DI=r178:DI
    Inserting insn reload after:
  842: r179:DI=r578:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 294:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 295:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 296:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 297:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 298:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 299:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 305:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 306:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 307:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=579 from oldreg=182, assigning class GENERAL_REGS to r579
  307: {r579:DI=r579:DI<<0x9;clobber flags:CC;}
      REG_DEAD r181:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  843: r579:DI=r181:DI
    Inserting insn reload after:
  844: r182:DI=r579:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 308:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 309
	 Choosing alt 0 in insn 309:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 310:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 311:  (0) r  (1) i {*movdi_internal}
      Creating newreg=580, assigning class GENERAL_REGS to r580
  311: r580:DI=0x65736c7550206f4e
    Inserting insn reload after:
  845: [r184:DI]=r580:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 845:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 312:  (0) r  (1) i {*movdi_internal}
      Creating newreg=581, assigning class GENERAL_REGS to r581
  312: r581:DI=0x636e657571655320
    Inserting insn reload after:
  846: [r184:DI+0x8]=r581:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 846:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 313:  (0) r  (1) i {*movdi_internal}
      Creating newreg=582, assigning class GENERAL_REGS to r582
  313: r582:DI=0x4120656d614e2065
    Inserting insn reload after:
  847: [r184:DI+0x10]=r582:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 847:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 314:  (0) r  (1) i {*movdi_internal}
      Creating newreg=583, assigning class GENERAL_REGS to r583
  314: r583:DI=0x656c62616c696176
    Inserting insn reload after:
  848: [r184:DI+0x18]=r583:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 848:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 315:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 316:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 317:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 319:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 320:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 321:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 322:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 323:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 326:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 327
	 Choosing alt 0 in insn 327:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 328:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 329:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 330:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 332:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 333:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 334:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 335:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 336:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 339:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 340
	 Choosing alt 0 in insn 340:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 341:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 342:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 343:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 344:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 346:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 347:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 348:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 349:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 350:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 353:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 354
	 Choosing alt 0 in insn 354:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 355:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 356:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 357:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 359:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 360:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 361:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 362:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 363:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 366:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 367
	 Choosing alt 0 in insn 367:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 368:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 369:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 370:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 372:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 373:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 374:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 375:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 376:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 379:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 380
	 Choosing alt 0 in insn 380:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 381:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 382:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 383:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 385:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 386:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 387:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 388:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 389:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 392:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 393
	 Choosing alt 0 in insn 393:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 394:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 395:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 396:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 398:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 399:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 400:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 401:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 402:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 405:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 406
	 Choosing alt 0 in insn 406:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 407:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 408:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 409:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 411:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 412:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 413:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 414:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 415:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 418:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 419
	 Choosing alt 0 in insn 419:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 420:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 421:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 422:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 423:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 425:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 426:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 427:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 428:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 429:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 432:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 433
	 Choosing alt 0 in insn 433:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 434:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 435:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 436:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 438:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 439:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 440:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 441:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 442:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 445:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 446
	 Choosing alt 0 in insn 446:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 447:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 448:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 449:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 451:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 452:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 453:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 454:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 455:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 458:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 459
	 Choosing alt 0 in insn 459:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 460:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 461:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 462:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 464:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 465:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 466:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 467:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 468:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 471:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 472
	 Choosing alt 0 in insn 472:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 473:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 474:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 475:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 477:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 478:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 479:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 480:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 481:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 484:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 485
	 Choosing alt 0 in insn 485:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 486:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 487:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 488:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 489:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 491:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 492:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 493:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 494:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 495:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 498:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 499
	 Choosing alt 0 in insn 499:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 500:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 501:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 502:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 504:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 505:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 506:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 507:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 508:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 511:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 512
	 Choosing alt 0 in insn 512:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 513:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 514:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 515:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 517:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 518:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 519:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 520:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 521:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 524:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 525
	 Choosing alt 0 in insn 525:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 526:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 527:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 528:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 530:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 531:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 532:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 533:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 534:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 537:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 538
	 Choosing alt 0 in insn 538:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 539:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 540:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 541:  (0) r  (1) rm {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 543:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            alt=0,overall=8,losers=1 -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 544:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 545:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 546:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 547:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 550:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 551
	 Choosing alt 0 in insn 551:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 552:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 553:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 554:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 555:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=584 from oldreg=240, assigning class GENERAL_REGS to r584
  555: {r584:DI=r584:DI<<0x6;clobber flags:CC;}
      REG_DEAD r239:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  849: r584:DI=r239:DI
    Inserting insn reload after:
  850: r240:DI=r584:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 556:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 557
	 Choosing alt 0 in insn 557:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 558:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 559:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 560:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 561:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=585 from oldreg=243, assigning class GENERAL_REGS to r585
  561: {r585:DI=r585:DI<<0x6;clobber flags:CC;}
      REG_DEAD r242:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  851: r585:DI=r242:DI
    Inserting insn reload after:
  852: r243:DI=r585:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 562:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 563
	 Choosing alt 0 in insn 563:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 564:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 565:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 566:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 567:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=586 from oldreg=246, assigning class GENERAL_REGS to r586
  567: {r586:DI=r586:DI<<0x6;clobber flags:CC;}
      REG_DEAD r245:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  853: r586:DI=r245:DI
    Inserting insn reload after:
  854: r246:DI=r586:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 568:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 569
	 Choosing alt 0 in insn 569:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 570:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 571:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 572:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 573:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=587 from oldreg=249, assigning class GENERAL_REGS to r587
  573: {r587:DI=r587:DI<<0x6;clobber flags:CC;}
      REG_DEAD r248:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  855: r587:DI=r248:DI
    Inserting insn reload after:
  856: r249:DI=r587:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 574:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 575
	 Choosing alt 0 in insn 575:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 576:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 577:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 578:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 579:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=588 from oldreg=252, assigning class GENERAL_REGS to r588
  579: {r588:DI=r588:DI<<0x6;clobber flags:CC;}
      REG_DEAD r251:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  857: r588:DI=r251:DI
    Inserting insn reload after:
  858: r252:DI=r588:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 580:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 581
	 Choosing alt 0 in insn 581:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 582:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 583:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 584:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 585:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=589 from oldreg=255, assigning class GENERAL_REGS to r589
  585: {r589:DI=r589:DI<<0x6;clobber flags:CC;}
      REG_DEAD r254:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  859: r589:DI=r254:DI
    Inserting insn reload after:
  860: r255:DI=r589:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 586:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 587
	 Choosing alt 0 in insn 587:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 588:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 589:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 590:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 591:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=590 from oldreg=258, assigning class GENERAL_REGS to r590
  591: {r590:DI=r590:DI<<0x6;clobber flags:CC;}
      REG_DEAD r257:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  861: r590:DI=r257:DI
    Inserting insn reload after:
  862: r258:DI=r590:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 592:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 593
	 Choosing alt 0 in insn 593:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 594:  (0) m  (1) rn {*movhi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 595:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 596:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 597:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=591 from oldreg=261, assigning class GENERAL_REGS to r591
  597: {r591:DI=r591:DI<<0x6;clobber flags:CC;}
      REG_DEAD r260:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  863: r591:DI=r260:DI
    Inserting insn reload after:
  864: r261:DI=r591:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 598:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 599
	 Choosing alt 0 in insn 599:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 600:  (0) m  (1) rn {*movhi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 601:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 602:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 603:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=592 from oldreg=264, assigning class GENERAL_REGS to r592
  603: {r592:DI=r592:DI<<0x6;clobber flags:CC;}
      REG_DEAD r263:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  865: r592:DI=r263:DI
    Inserting insn reload after:
  866: r264:DI=r592:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 604:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 605
	 Choosing alt 0 in insn 605:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 606:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 607:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 608:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 609:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=593 from oldreg=267, assigning class GENERAL_REGS to r593
  609: {r593:DI=r593:DI<<0x5;clobber flags:CC;}
      REG_DEAD r266:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  867: r593:DI=r266:DI
    Inserting insn reload after:
  868: r267:DI=r593:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 610:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 611
	 Choosing alt 0 in insn 611:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 612:  (0) m  (1) rn {*movhi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 613:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 614:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 615:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=594 from oldreg=270, assigning class GENERAL_REGS to r594
  615: {r594:DI=r594:DI<<0x5;clobber flags:CC;}
      REG_DEAD r269:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  869: r594:DI=r269:DI
    Inserting insn reload after:
  870: r270:DI=r594:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 616:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 617
	 Choosing alt 0 in insn 617:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 618:  (0) m  (1) rn {*movhi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 619:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 620:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 621:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=595 from oldreg=273, assigning class GENERAL_REGS to r595
  621: {r595:DI=r595:DI<<0x5;clobber flags:CC;}
      REG_DEAD r272:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  871: r595:DI=r272:DI
    Inserting insn reload after:
  872: r273:DI=r595:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 622:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 623
	 Choosing alt 0 in insn 623:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 624:  (0) m  (1) rn {*movhi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 625:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 626:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 627:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=596 from oldreg=276, assigning class GENERAL_REGS to r596
  627: {r596:DI=r596:DI<<0x5;clobber flags:CC;}
      REG_DEAD r275:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  873: r596:DI=r275:DI
    Inserting insn reload after:
  874: r276:DI=r596:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 628:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 629
	 Choosing alt 0 in insn 629:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 630:  (0) m  (1) rn {*movhi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 631:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 632:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 633:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=597 from oldreg=279, assigning class GENERAL_REGS to r597
  633: {r597:DI=r597:DI<<0x5;clobber flags:CC;}
      REG_DEAD r278:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  875: r597:DI=r278:DI
    Inserting insn reload after:
  876: r279:DI=r597:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 634:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 635
	 Choosing alt 0 in insn 635:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 636:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 637:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 638:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 639:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=598 from oldreg=282, assigning class GENERAL_REGS to r598
  639: {r598:DI=r598:DI<<0x5;clobber flags:CC;}
      REG_DEAD r281:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  877: r598:DI=r281:DI
    Inserting insn reload after:
  878: r282:DI=r598:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 640:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 641
	 Choosing alt 0 in insn 641:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 642:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 643:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 644:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 645:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 646:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=599 from oldreg=285, assigning class GENERAL_REGS to r599
  646: {r599:DI=r599:DI<<0x5;clobber flags:CC;}
      REG_DEAD r284:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  879: r599:DI=r284:DI
    Inserting insn reload after:
  880: r285:DI=r599:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 647:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 648
	 Choosing alt 0 in insn 648:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 649:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 650:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 651:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 652:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 653:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=600 from oldreg=288, assigning class GENERAL_REGS to r600
  653: {r600:DI=r600:DI<<0x5;clobber flags:CC;}
      REG_DEAD r287:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  881: r600:DI=r287:DI
    Inserting insn reload after:
  882: r288:DI=r600:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 654:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 655
	 Choosing alt 0 in insn 655:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 656:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 657:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 658:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 659:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 660:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=601 from oldreg=291, assigning class GENERAL_REGS to r601
  660: {r601:DI=r601:DI<<0x5;clobber flags:CC;}
      REG_DEAD r290:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  883: r601:DI=r290:DI
    Inserting insn reload after:
  884: r291:DI=r601:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 661:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 662
	 Choosing alt 0 in insn 662:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
          alt=0,overall=614,losers=2,rld_nregs=1
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=620,losers=2 -- refuse
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non input pseudo reload: reject++
            alt=3,overall=619,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            1 Non-prefered reload: reject+=600
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=625,losers=2 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 663:  (0) v  (1) m {*movsf_internal}
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=0,overall=1223,losers=3,rld_nregs=2
            1 Costly loser: reject++
            1 Non-prefered reload: reject+=600
          alt=1,overall=613,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non-prefered reload: reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=615,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-prefered reload: reject+=600
          alt=4,overall=612,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=6,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
          alt=7,overall=18,losers=2,rld_nregs=1
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 664:  (0) m  (1) v {*movsf_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 665:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 666:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 667:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=602 from oldreg=294, assigning class GENERAL_REGS to r602
  667: {r602:DI=r602:DI<<0x5;clobber flags:CC;}
      REG_DEAD r293:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  885: r602:DI=r293:DI
    Inserting insn reload after:
  886: r294:DI=r602:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 668:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 669
	 Choosing alt 0 in insn 669:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 670:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 671:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 672:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 673:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=603 from oldreg=297, assigning class GENERAL_REGS to r603
  673: {r603:DI=r603:DI<<0x5;clobber flags:CC;}
      REG_DEAD r296:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  887: r603:DI=r296:DI
    Inserting insn reload after:
  888: r297:DI=r603:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 674:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 675
	 Choosing alt 0 in insn 675:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 676:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 677:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 678:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 679:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=604 from oldreg=300, assigning class GENERAL_REGS to r604
  679: {r604:DI=r604:DI<<0x5;clobber flags:CC;}
      REG_DEAD r299:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  889: r604:DI=r299:DI
    Inserting insn reload after:
  890: r300:DI=r604:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 680:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 681
	 Choosing alt 0 in insn 681:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 682:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 683:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 684:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 685:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=605 from oldreg=303, assigning class GENERAL_REGS to r605
  685: {r605:DI=r605:DI<<0x5;clobber flags:CC;}
      REG_DEAD r302:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  891: r605:DI=r302:DI
    Inserting insn reload after:
  892: r303:DI=r605:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 686:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 687
	 Choosing alt 0 in insn 687:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 688:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 689:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 691:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 692:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 693:  (0) rm  (1) re {*cmpdi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 696:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 697:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
	 Choosing alt 0 in insn 698:  (0) =rm  (1) 0  (2) cJ {*ashldi3_1}
      Creating newreg=606 from oldreg=307, assigning class GENERAL_REGS to r606
  698: {r606:DI=r606:DI<<0x5;clobber flags:CC;}
      REG_DEAD r306:DI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  893: r606:DI=r306:DI
    Inserting insn reload after:
  894: r307:DI=r606:DI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 699:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 700:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 701:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 702:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 703:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 704:  (0) rm  (1) 0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 710:  (0) rm  (1) 0  (2) re {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 716:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 717:  (0) r  (1) i {*movdi_internal}
      Creating newreg=607, assigning class GENERAL_REGS to r607
  717: r607:DI=0x6e656c6946206f4e
    Inserting insn reload after:
  895: [r309:DI]=r607:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 895:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 718:  (0) r  (1) i {*movdi_internal}
      Creating newreg=608, assigning class GENERAL_REGS to r608
  718: r608:DI=0x6961764120656d61
    Inserting insn reload after:
  896: [r309:DI+0x8]=r608:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 896:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 719:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 720:  (0) m  (1) rn {*movhi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 721:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 722:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 723:  (0) r  (1) i {*movdi_internal}
      Creating newreg=609, assigning class GENERAL_REGS to r609
  723: r609:DI=0x6e656c6946206f4e
    Inserting insn reload after:
  897: [r310:DI]=r609:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 897:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 724:  (0) r  (1) i {*movdi_internal}
      Creating newreg=610, assigning class GENERAL_REGS to r610
  724: r610:DI=0x6961764120656d61
    Inserting insn reload after:
  898: [r310:DI+0x8]=r610:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 898:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 725:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 726:  (0) m  (1) rn {*movhi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 727:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 728:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 729:  (0) r  (1) i {*movdi_internal}
      Creating newreg=611, assigning class GENERAL_REGS to r611
  729: r611:DI=0x6e656c6946206f4e
    Inserting insn reload after:
  899: [r311:DI]=r611:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 899:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 730:  (0) r  (1) i {*movdi_internal}
      Creating newreg=612, assigning class GENERAL_REGS to r612
  730: r612:DI=0x6961764120656d61
    Inserting insn reload after:
  900: [r311:DI+0x8]=r612:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 900:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 731:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 732:  (0) m  (1) rn {*movhi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 733:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 734:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 735:  (0) r  (1) i {*movdi_internal}
      Creating newreg=613, assigning class GENERAL_REGS to r613
  735: r613:DI=0x6e656c6946206f4e
    Inserting insn reload after:
  901: [r312:DI]=r613:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 901:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 736:  (0) r  (1) i {*movdi_internal}
      Creating newreg=614, assigning class GENERAL_REGS to r614
  736: r614:DI=0x6961764120656d61
    Inserting insn reload after:
  902: [r312:DI+0x8]=r614:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 902:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 737:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 738:  (0) m  (1) rn {*movhi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 739:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 740:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 741:  (0) r  (1) i {*movdi_internal}
      Creating newreg=615, assigning class GENERAL_REGS to r615
  741: r615:DI=0x6e656c6946206f4e
    Inserting insn reload after:
  903: [r313:DI]=r615:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 903:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 742:  (0) r  (1) i {*movdi_internal}
      Creating newreg=616, assigning class GENERAL_REGS to r616
  742: r616:DI=0x6961764120656d61
    Inserting insn reload after:
  904: [r313:DI+0x8]=r616:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 904:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 743:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 744:  (0) m  (1) rn {*movhi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 745:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 746:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 747:  (0) r  (1) i {*movdi_internal}
      Creating newreg=617, assigning class GENERAL_REGS to r617
  747: r617:DI=0x6e656c6946206f4e
    Inserting insn reload after:
  905: [r314:DI]=r617:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 905:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 748:  (0) r  (1) i {*movdi_internal}
      Creating newreg=618, assigning class GENERAL_REGS to r618
  748: r618:DI=0x6961764120656d61
    Inserting insn reload after:
  906: [r314:DI+0x8]=r618:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 906:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 749:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 750:  (0) m  (1) rn {*movhi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 751:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 752:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 753:  (0) r  (1) i {*movdi_internal}
      Creating newreg=619, assigning class GENERAL_REGS to r619
  753: r619:DI=0x6e656c6946206f4e
    Inserting insn reload after:
  907: [r315:DI]=r619:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 907:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 754:  (0) r  (1) i {*movdi_internal}
      Creating newreg=620, assigning class GENERAL_REGS to r620
  754: r620:DI=0x6961764120656d61
    Inserting insn reload after:
  908: [r315:DI+0x8]=r620:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 908:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 755:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 756:  (0) m  (1) rn {*movhi_internal}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14
EBB 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22
EBB 23
EBB 24
EBB 25
EBB 26

********** Pseudo live ranges #1: **********

  BB 26
   Insn 759: point = 0
   Insn 756: point = 0
   Insn 755: point = 1
   Insn 908: point = 1
   Insn 754: point = 2
   Insn 907: point = 3
   Insn 753: point = 4
   Insn 752: point = 5
   Insn 751: point = 7
   Insn 750: point = 8
   Insn 749: point = 9
   Insn 906: point = 9
   Insn 748: point = 10
   Insn 905: point = 11
   Insn 747: point = 12
   Insn 746: point = 13
   Insn 745: point = 15
   Insn 744: point = 16
   Insn 743: point = 17
   Insn 904: point = 17
   Insn 742: point = 18
   Insn 903: point = 19
   Insn 741: point = 20
   Insn 740: point = 21
   Insn 739: point = 23
   Insn 738: point = 24
   Insn 737: point = 25
   Insn 902: point = 25
   Insn 736: point = 26
   Insn 901: point = 27
   Insn 735: point = 28
   Insn 734: point = 29
   Insn 733: point = 31
   Insn 732: point = 32
   Insn 731: point = 33
   Insn 900: point = 33
   Insn 730: point = 34
   Insn 899: point = 35
   Insn 729: point = 36
   Insn 728: point = 37
   Insn 727: point = 39
   Insn 726: point = 40
   Insn 725: point = 41
   Insn 898: point = 41
   Insn 724: point = 42
   Insn 897: point = 43
   Insn 723: point = 44
   Insn 722: point = 45
   Insn 721: point = 47
   Insn 720: point = 48
   Insn 719: point = 49
   Insn 896: point = 49
   Insn 718: point = 50
   Insn 895: point = 51
   Insn 717: point = 52
   Insn 716: point = 53
  BB 3
   Insn 14: point = 54
   Insn 13: point = 54
  BB 25
   Insn 774: point = 54
   Insn 710: point = 54
  BB 23
   Insn 694: point = 54
   Insn 693: point = 54
   Insn 692: point = 55
   Insn 691: point = 57
  BB 24
   Insn 772: point = 58
   Insn 704: point = 58
   Insn 703: point = 58
   Insn 702: point = 59
   Insn 701: point = 61
   Insn 700: point = 62
   Insn 699: point = 64
   Insn 894: point = 65
	Hard reg 1 is preferable by r606 with profit 1
   Insn 698: point = 67
   Insn 893: point = 67
	Hard reg 1 is preferable by r606 with profit 1
	Hard reg 0 is preferable by r606 with profit 1
   Insn 697: point = 69
   Insn 696: point = 71
  BB 22
   Insn 689: point = 72
   Insn 688: point = 72
   Insn 687: point = 73
   Insn 686: point = 75
   Insn 892: point = 76
	Hard reg 1 is preferable by r605 with profit 1
   Insn 685: point = 78
   Insn 891: point = 78
	Hard reg 1 is preferable by r605 with profit 1
	Hard reg 0 is preferable by r605 with profit 1
   Insn 684: point = 80
   Insn 683: point = 82
   Insn 682: point = 83
   Insn 681: point = 84
   Insn 680: point = 86
   Insn 890: point = 87
	Hard reg 1 is preferable by r604 with profit 1
   Insn 679: point = 89
   Insn 889: point = 89
	Hard reg 1 is preferable by r604 with profit 1
	Hard reg 0 is preferable by r604 with profit 1
   Insn 678: point = 91
   Insn 677: point = 93
   Insn 676: point = 94
   Insn 675: point = 95
   Insn 674: point = 97
   Insn 888: point = 98
	Hard reg 1 is preferable by r603 with profit 1
   Insn 673: point = 100
   Insn 887: point = 100
	Hard reg 1 is preferable by r603 with profit 1
	Hard reg 0 is preferable by r603 with profit 1
   Insn 672: point = 102
   Insn 671: point = 104
   Insn 670: point = 105
   Insn 669: point = 106
   Insn 668: point = 108
   Insn 886: point = 109
	Hard reg 1 is preferable by r602 with profit 1
   Insn 667: point = 111
   Insn 885: point = 111
	Hard reg 1 is preferable by r602 with profit 1
	Hard reg 0 is preferable by r602 with profit 1
   Insn 666: point = 113
   Insn 665: point = 115
   Insn 664: point = 116
   Insn 663: point = 117
   Insn 662: point = 118
   Insn 661: point = 120
   Insn 884: point = 121
	Hard reg 1 is preferable by r601 with profit 1
   Insn 660: point = 123
   Insn 883: point = 123
	Hard reg 1 is preferable by r601 with profit 1
	Hard reg 0 is preferable by r601 with profit 1
   Insn 659: point = 125
   Insn 658: point = 127
   Insn 657: point = 128
   Insn 656: point = 129
   Insn 655: point = 130
   Insn 654: point = 132
   Insn 882: point = 133
	Hard reg 1 is preferable by r600 with profit 1
   Insn 653: point = 135
   Insn 881: point = 135
	Hard reg 1 is preferable by r600 with profit 1
	Hard reg 0 is preferable by r600 with profit 1
   Insn 652: point = 137
   Insn 651: point = 139
   Insn 650: point = 140
   Insn 649: point = 141
   Insn 648: point = 142
   Insn 647: point = 144
   Insn 880: point = 145
	Hard reg 1 is preferable by r599 with profit 1
   Insn 646: point = 147
   Insn 879: point = 147
	Hard reg 1 is preferable by r599 with profit 1
	Hard reg 0 is preferable by r599 with profit 1
   Insn 645: point = 149
   Insn 644: point = 151
   Insn 643: point = 152
   Insn 642: point = 153
   Insn 641: point = 154
   Insn 640: point = 156
   Insn 878: point = 157
	Hard reg 1 is preferable by r598 with profit 1
   Insn 639: point = 159
   Insn 877: point = 159
	Hard reg 1 is preferable by r598 with profit 1
	Hard reg 0 is preferable by r598 with profit 1
   Insn 638: point = 161
   Insn 637: point = 163
   Insn 636: point = 164
   Insn 635: point = 165
   Insn 634: point = 167
   Insn 876: point = 168
	Hard reg 1 is preferable by r597 with profit 1
   Insn 633: point = 170
   Insn 875: point = 170
	Hard reg 1 is preferable by r597 with profit 1
	Hard reg 0 is preferable by r597 with profit 1
   Insn 632: point = 172
   Insn 631: point = 174
   Insn 630: point = 175
   Insn 629: point = 176
   Insn 628: point = 178
   Insn 874: point = 179
	Hard reg 1 is preferable by r596 with profit 1
   Insn 627: point = 181
   Insn 873: point = 181
	Hard reg 1 is preferable by r596 with profit 1
	Hard reg 0 is preferable by r596 with profit 1
   Insn 626: point = 183
   Insn 625: point = 185
   Insn 624: point = 186
   Insn 623: point = 187
   Insn 622: point = 189
   Insn 872: point = 190
	Hard reg 1 is preferable by r595 with profit 1
   Insn 621: point = 192
   Insn 871: point = 192
	Hard reg 1 is preferable by r595 with profit 1
	Hard reg 0 is preferable by r595 with profit 1
   Insn 620: point = 194
   Insn 619: point = 196
   Insn 618: point = 197
   Insn 617: point = 198
   Insn 616: point = 200
   Insn 870: point = 201
	Hard reg 1 is preferable by r594 with profit 1
   Insn 615: point = 203
   Insn 869: point = 203
	Hard reg 1 is preferable by r594 with profit 1
	Hard reg 0 is preferable by r594 with profit 1
   Insn 614: point = 205
   Insn 613: point = 207
   Insn 612: point = 208
   Insn 611: point = 209
   Insn 610: point = 211
   Insn 868: point = 212
	Hard reg 1 is preferable by r593 with profit 1
   Insn 609: point = 214
   Insn 867: point = 214
	Hard reg 1 is preferable by r593 with profit 1
	Hard reg 0 is preferable by r593 with profit 1
   Insn 608: point = 216
   Insn 607: point = 218
   Insn 606: point = 219
   Insn 605: point = 220
   Insn 604: point = 222
   Insn 866: point = 223
	Hard reg 1 is preferable by r592 with profit 1
   Insn 603: point = 225
   Insn 865: point = 225
	Hard reg 1 is preferable by r592 with profit 1
	Hard reg 0 is preferable by r592 with profit 1
   Insn 602: point = 227
   Insn 601: point = 229
   Insn 600: point = 230
   Insn 599: point = 231
   Insn 598: point = 233
   Insn 864: point = 234
	Hard reg 1 is preferable by r591 with profit 1
   Insn 597: point = 236
   Insn 863: point = 236
	Hard reg 1 is preferable by r591 with profit 1
	Hard reg 0 is preferable by r591 with profit 1
   Insn 596: point = 238
   Insn 595: point = 240
   Insn 594: point = 241
   Insn 593: point = 242
   Insn 592: point = 244
   Insn 862: point = 245
	Hard reg 1 is preferable by r590 with profit 1
   Insn 591: point = 247
   Insn 861: point = 247
	Hard reg 1 is preferable by r590 with profit 1
	Hard reg 0 is preferable by r590 with profit 1
   Insn 590: point = 249
   Insn 589: point = 251
   Insn 588: point = 252
   Insn 587: point = 253
   Insn 586: point = 255
   Insn 860: point = 256
	Hard reg 1 is preferable by r589 with profit 1
   Insn 585: point = 258
   Insn 859: point = 258
	Hard reg 1 is preferable by r589 with profit 1
	Hard reg 0 is preferable by r589 with profit 1
   Insn 584: point = 260
   Insn 583: point = 262
   Insn 582: point = 263
   Insn 581: point = 264
   Insn 580: point = 266
   Insn 858: point = 267
	Hard reg 1 is preferable by r588 with profit 1
   Insn 579: point = 269
   Insn 857: point = 269
	Hard reg 1 is preferable by r588 with profit 1
	Hard reg 0 is preferable by r588 with profit 1
   Insn 578: point = 271
   Insn 577: point = 273
   Insn 576: point = 274
   Insn 575: point = 275
   Insn 574: point = 277
   Insn 856: point = 278
	Hard reg 1 is preferable by r587 with profit 1
   Insn 573: point = 280
   Insn 855: point = 280
	Hard reg 1 is preferable by r587 with profit 1
	Hard reg 0 is preferable by r587 with profit 1
   Insn 572: point = 282
   Insn 571: point = 284
   Insn 570: point = 285
   Insn 569: point = 286
   Insn 568: point = 288
   Insn 854: point = 289
	Hard reg 1 is preferable by r586 with profit 1
   Insn 567: point = 291
   Insn 853: point = 291
	Hard reg 1 is preferable by r586 with profit 1
	Hard reg 0 is preferable by r586 with profit 1
   Insn 566: point = 293
   Insn 565: point = 295
   Insn 564: point = 296
   Insn 563: point = 297
   Insn 562: point = 299
   Insn 852: point = 300
	Hard reg 1 is preferable by r585 with profit 1
   Insn 561: point = 302
   Insn 851: point = 302
	Hard reg 1 is preferable by r585 with profit 1
	Hard reg 0 is preferable by r585 with profit 1
   Insn 560: point = 304
   Insn 559: point = 306
   Insn 558: point = 307
   Insn 557: point = 308
   Insn 556: point = 310
   Insn 850: point = 311
	Hard reg 1 is preferable by r584 with profit 1
   Insn 555: point = 313
   Insn 849: point = 313
	Hard reg 1 is preferable by r584 with profit 1
	Hard reg 0 is preferable by r584 with profit 1
   Insn 554: point = 315
   Insn 553: point = 317
   Insn 552: point = 318
   Insn 551: point = 319
   Insn 550: point = 321
   Insn 549: point = 322
   Insn 548: point = 324
   Insn 547: point = 326
   Insn 546: point = 328
   Insn 545: point = 329
   Insn 544: point = 329
   Insn 543: point = 329
   Insn 542: point = 329
   Insn 541: point = 330
   Insn 540: point = 332
   Insn 539: point = 333
   Insn 538: point = 334
   Insn 537: point = 336
   Insn 536: point = 337
   Insn 535: point = 339
   Insn 534: point = 341
   Insn 533: point = 343
   Insn 532: point = 344
   Insn 531: point = 344
   Insn 530: point = 344
   Insn 529: point = 344
   Insn 528: point = 345
   Insn 527: point = 347
   Insn 526: point = 348
   Insn 525: point = 349
   Insn 524: point = 351
   Insn 523: point = 352
   Insn 522: point = 354
   Insn 521: point = 356
   Insn 520: point = 358
   Insn 519: point = 359
   Insn 518: point = 359
   Insn 517: point = 359
   Insn 516: point = 359
   Insn 515: point = 360
   Insn 514: point = 362
   Insn 513: point = 363
   Insn 512: point = 364
   Insn 511: point = 366
   Insn 510: point = 367
   Insn 509: point = 369
   Insn 508: point = 371
   Insn 507: point = 373
   Insn 506: point = 374
   Insn 505: point = 374
   Insn 504: point = 374
   Insn 503: point = 374
   Insn 502: point = 375
   Insn 501: point = 377
   Insn 500: point = 378
   Insn 499: point = 379
   Insn 498: point = 381
   Insn 497: point = 382
   Insn 496: point = 384
   Insn 495: point = 386
   Insn 494: point = 388
   Insn 493: point = 389
   Insn 492: point = 389
   Insn 491: point = 389
   Insn 490: point = 389
   Insn 489: point = 390
   Insn 488: point = 392
   Insn 487: point = 393
   Insn 486: point = 394
   Insn 485: point = 395
   Insn 484: point = 397
   Insn 483: point = 398
   Insn 482: point = 400
   Insn 481: point = 402
   Insn 480: point = 404
   Insn 479: point = 405
   Insn 478: point = 405
   Insn 477: point = 405
   Insn 476: point = 405
   Insn 475: point = 406
   Insn 474: point = 408
   Insn 473: point = 409
   Insn 472: point = 410
   Insn 471: point = 412
   Insn 470: point = 413
   Insn 469: point = 415
   Insn 468: point = 417
   Insn 467: point = 419
   Insn 466: point = 420
   Insn 465: point = 420
   Insn 464: point = 420
   Insn 463: point = 420
   Insn 462: point = 421
   Insn 461: point = 423
   Insn 460: point = 424
   Insn 459: point = 425
   Insn 458: point = 427
   Insn 457: point = 428
   Insn 456: point = 430
   Insn 455: point = 432
   Insn 454: point = 434
   Insn 453: point = 435
   Insn 452: point = 435
   Insn 451: point = 435
   Insn 450: point = 435
   Insn 449: point = 436
   Insn 448: point = 438
   Insn 447: point = 439
   Insn 446: point = 440
   Insn 445: point = 442
   Insn 444: point = 443
   Insn 443: point = 445
   Insn 442: point = 447
   Insn 441: point = 449
   Insn 440: point = 450
   Insn 439: point = 450
   Insn 438: point = 450
   Insn 437: point = 450
   Insn 436: point = 451
   Insn 435: point = 453
   Insn 434: point = 454
   Insn 433: point = 455
   Insn 432: point = 457
   Insn 431: point = 458
   Insn 430: point = 460
   Insn 429: point = 462
   Insn 428: point = 464
   Insn 427: point = 465
   Insn 426: point = 465
   Insn 425: point = 465
   Insn 424: point = 465
   Insn 423: point = 466
   Insn 422: point = 468
   Insn 421: point = 469
   Insn 420: point = 470
   Insn 419: point = 471
   Insn 418: point = 473
   Insn 417: point = 474
   Insn 416: point = 476
   Insn 415: point = 478
   Insn 414: point = 480
   Insn 413: point = 481
   Insn 412: point = 481
   Insn 411: point = 481
   Insn 410: point = 481
   Insn 409: point = 482
   Insn 408: point = 484
   Insn 407: point = 485
   Insn 406: point = 486
   Insn 405: point = 488
   Insn 404: point = 489
   Insn 403: point = 491
   Insn 402: point = 493
   Insn 401: point = 495
   Insn 400: point = 496
   Insn 399: point = 496
   Insn 398: point = 496
   Insn 397: point = 496
   Insn 396: point = 497
   Insn 395: point = 499
   Insn 394: point = 500
   Insn 393: point = 501
   Insn 392: point = 503
   Insn 391: point = 504
   Insn 390: point = 506
   Insn 389: point = 508
   Insn 388: point = 510
   Insn 387: point = 511
   Insn 386: point = 511
   Insn 385: point = 511
   Insn 384: point = 511
   Insn 383: point = 512
   Insn 382: point = 514
   Insn 381: point = 515
   Insn 380: point = 516
   Insn 379: point = 518
   Insn 378: point = 519
   Insn 377: point = 521
   Insn 376: point = 523
   Insn 375: point = 525
   Insn 374: point = 526
   Insn 373: point = 526
   Insn 372: point = 526
   Insn 371: point = 526
   Insn 370: point = 527
   Insn 369: point = 529
   Insn 368: point = 530
   Insn 367: point = 531
   Insn 366: point = 533
   Insn 365: point = 534
   Insn 364: point = 536
   Insn 363: point = 538
   Insn 362: point = 540
   Insn 361: point = 541
   Insn 360: point = 541
   Insn 359: point = 541
   Insn 358: point = 541
   Insn 357: point = 542
   Insn 356: point = 544
   Insn 355: point = 545
   Insn 354: point = 546
   Insn 353: point = 548
   Insn 352: point = 549
   Insn 351: point = 551
   Insn 350: point = 553
   Insn 349: point = 555
   Insn 348: point = 556
   Insn 347: point = 556
   Insn 346: point = 556
   Insn 345: point = 556
   Insn 344: point = 557
   Insn 343: point = 559
   Insn 342: point = 560
   Insn 341: point = 561
   Insn 340: point = 562
   Insn 339: point = 564
   Insn 338: point = 565
   Insn 337: point = 567
   Insn 336: point = 569
   Insn 335: point = 571
   Insn 334: point = 572
   Insn 333: point = 572
   Insn 332: point = 572
   Insn 331: point = 572
   Insn 330: point = 573
   Insn 329: point = 575
   Insn 328: point = 576
   Insn 327: point = 577
   Insn 326: point = 579
   Insn 325: point = 580
   Insn 324: point = 582
   Insn 323: point = 584
   Insn 322: point = 586
   Insn 321: point = 587
   Insn 320: point = 587
   Insn 319: point = 587
   Insn 318: point = 587
   Insn 317: point = 588
   Insn 316: point = 590
   Insn 315: point = 591
   Insn 848: point = 592
   Insn 314: point = 593
   Insn 847: point = 594
   Insn 313: point = 595
   Insn 846: point = 596
   Insn 312: point = 597
   Insn 845: point = 598
   Insn 311: point = 599
   Insn 310: point = 600
   Insn 309: point = 602
   Insn 308: point = 604
   Insn 844: point = 605
	Hard reg 1 is preferable by r579 with profit 1
   Insn 307: point = 607
   Insn 843: point = 607
	Hard reg 1 is preferable by r579 with profit 1
	Hard reg 0 is preferable by r579 with profit 1
   Insn 306: point = 609
   Insn 305: point = 611
  BB 20
   Insn 289: point = 612
   Insn 288: point = 612
   Insn 287: point = 613
   Insn 286: point = 615
  BB 21
   Insn 770: point = 616
   Insn 299: point = 616
   Insn 298: point = 616
   Insn 297: point = 617
   Insn 296: point = 619
   Insn 295: point = 620
   Insn 294: point = 622
   Insn 842: point = 623
	Hard reg 1 is preferable by r578 with profit 1
   Insn 293: point = 625
   Insn 841: point = 625
	Hard reg 1 is preferable by r578 with profit 1
	Hard reg 0 is preferable by r578 with profit 1
   Insn 292: point = 627
   Insn 291: point = 629
  BB 19
   Insn 284: point = 630
   Insn 283: point = 630
   Insn 840: point = 631
   Insn 282: point = 632
   Insn 839: point = 633
   Insn 281: point = 634
   Insn 838: point = 635
   Insn 280: point = 636
   Insn 279: point = 637
   Insn 278: point = 639
   Insn 277: point = 641
   Insn 837: point = 642
	Hard reg 1 is preferable by r574 with profit 1
   Insn 276: point = 644
   Insn 836: point = 644
	Hard reg 1 is preferable by r574 with profit 1
	Hard reg 0 is preferable by r574 with profit 1
   Insn 275: point = 646
   Insn 274: point = 648
  BB 17
   Insn 258: point = 649
   Insn 257: point = 649
   Insn 256: point = 650
   Insn 255: point = 652
  BB 18
   Insn 768: point = 653
   Insn 268: point = 653
   Insn 267: point = 653
   Insn 266: point = 654
   Insn 265: point = 656
   Insn 264: point = 657
   Insn 263: point = 659
   Insn 835: point = 660
	Hard reg 1 is preferable by r573 with profit 1
   Insn 262: point = 662
   Insn 834: point = 662
	Hard reg 1 is preferable by r573 with profit 1
	Hard reg 0 is preferable by r573 with profit 1
   Insn 261: point = 664
   Insn 260: point = 666
  BB 16
   Insn 253: point = 667
   Insn 252: point = 667
   Insn 251: point = 668
   Insn 833: point = 668
   Insn 250: point = 669
   Insn 832: point = 670
   Insn 249: point = 671
   Insn 831: point = 672
   Insn 248: point = 673
   Insn 247: point = 674
   Insn 246: point = 676
   Insn 245: point = 678
   Insn 830: point = 679
	Hard reg 1 is preferable by r569 with profit 1
   Insn 244: point = 681
   Insn 829: point = 681
	Hard reg 1 is preferable by r569 with profit 1
	Hard reg 0 is preferable by r569 with profit 1
   Insn 243: point = 683
   Insn 242: point = 685
  BB 14
   Insn 226: point = 686
   Insn 225: point = 686
   Insn 224: point = 687
   Insn 223: point = 689
  BB 15
   Insn 766: point = 690
   Insn 236: point = 690
   Insn 235: point = 690
   Insn 234: point = 691
   Insn 233: point = 693
   Insn 232: point = 694
   Insn 231: point = 696
   Insn 828: point = 697
	Hard reg 1 is preferable by r568 with profit 1
   Insn 230: point = 699
   Insn 827: point = 699
	Hard reg 1 is preferable by r568 with profit 1
	Hard reg 0 is preferable by r568 with profit 1
   Insn 229: point = 701
   Insn 228: point = 703
  BB 13
   Insn 221: point = 704
   Insn 220: point = 704
   Insn 219: point = 705
   Insn 826: point = 705
   Insn 218: point = 706
   Insn 825: point = 707
   Insn 217: point = 708
   Insn 216: point = 709
   Insn 215: point = 711
   Insn 214: point = 713
   Insn 824: point = 714
	Hard reg 1 is preferable by r565 with profit 1
   Insn 213: point = 716
   Insn 823: point = 716
	Hard reg 1 is preferable by r565 with profit 1
	Hard reg 0 is preferable by r565 with profit 1
   Insn 212: point = 718
   Insn 211: point = 720
  BB 11
   Insn 195: point = 721
   Insn 194: point = 721
   Insn 193: point = 722
   Insn 192: point = 724
  BB 12
   Insn 764: point = 725
   Insn 205: point = 725
   Insn 204: point = 725
   Insn 203: point = 726
   Insn 202: point = 728
   Insn 201: point = 729
   Insn 200: point = 731
   Insn 822: point = 732
	Hard reg 1 is preferable by r564 with profit 1
   Insn 199: point = 734
   Insn 821: point = 734
	Hard reg 1 is preferable by r564 with profit 1
	Hard reg 0 is preferable by r564 with profit 1
   Insn 198: point = 736
   Insn 197: point = 738
  BB 10
   Insn 190: point = 739
   Insn 189: point = 739
   Insn 820: point = 740
   Insn 188: point = 741
   Insn 819: point = 742
   Insn 187: point = 743
   Insn 186: point = 744
   Insn 185: point = 746
   Insn 184: point = 748
   Insn 818: point = 749
	Hard reg 1 is preferable by r561 with profit 1
   Insn 183: point = 751
   Insn 817: point = 751
	Hard reg 1 is preferable by r561 with profit 1
	Hard reg 0 is preferable by r561 with profit 1
   Insn 182: point = 753
   Insn 181: point = 755
  BB 8
   Insn 165: point = 756
   Insn 164: point = 756
   Insn 163: point = 757
   Insn 162: point = 759
  BB 9
   Insn 762: point = 760
   Insn 175: point = 760
   Insn 174: point = 760
   Insn 173: point = 761
   Insn 172: point = 763
   Insn 171: point = 764
   Insn 170: point = 766
   Insn 816: point = 767
	Hard reg 1 is preferable by r560 with profit 1
   Insn 169: point = 769
   Insn 815: point = 769
	Hard reg 1 is preferable by r560 with profit 1
	Hard reg 0 is preferable by r560 with profit 1
   Insn 168: point = 771
   Insn 167: point = 773
  BB 7
   Insn 160: point = 774
  BB 5
   Insn 144: point = 774
   Insn 143: point = 774
   Insn 142: point = 775
   Insn 141: point = 777
  BB 6
   Insn 760: point = 778
   Insn 154: point = 778
   Insn 153: point = 778
   Insn 152: point = 779
   Insn 151: point = 781
   Insn 150: point = 782
   Insn 149: point = 784
   Insn 814: point = 785
	Hard reg 1 is preferable by r559 with profit 1
   Insn 148: point = 787
   Insn 813: point = 787
	Hard reg 1 is preferable by r559 with profit 1
	Hard reg 0 is preferable by r559 with profit 1
   Insn 147: point = 789
   Insn 146: point = 791
  BB 4
   Insn 139: point = 792
   Insn 138: point = 792
   Insn 137: point = 793
   Insn 136: point = 795
   Insn 812: point = 796
	Hard reg 1 is preferable by r558 with profit 1
   Insn 135: point = 798
   Insn 811: point = 798
	Hard reg 1 is preferable by r558 with profit 1
	Hard reg 0 is preferable by r558 with profit 1
   Insn 134: point = 800
   Insn 133: point = 802
   Insn 132: point = 803
   Insn 131: point = 804
   Insn 130: point = 805
   Insn 129: point = 807
   Insn 810: point = 808
	Hard reg 1 is preferable by r557 with profit 1
   Insn 128: point = 810
   Insn 809: point = 810
	Hard reg 1 is preferable by r557 with profit 1
	Hard reg 0 is preferable by r557 with profit 1
   Insn 127: point = 812
   Insn 126: point = 814
   Insn 125: point = 815
   Insn 124: point = 816
   Insn 123: point = 817
   Insn 122: point = 819
   Insn 808: point = 820
	Hard reg 1 is preferable by r556 with profit 1
   Insn 121: point = 822
   Insn 807: point = 822
	Hard reg 1 is preferable by r556 with profit 1
	Hard reg 0 is preferable by r556 with profit 1
   Insn 120: point = 824
   Insn 119: point = 826
   Insn 118: point = 827
   Insn 117: point = 828
   Insn 116: point = 829
   Insn 115: point = 831
   Insn 806: point = 832
	Hard reg 1 is preferable by r555 with profit 1
   Insn 114: point = 834
   Insn 805: point = 834
	Hard reg 1 is preferable by r555 with profit 1
	Hard reg 0 is preferable by r555 with profit 1
   Insn 113: point = 836
   Insn 112: point = 838
   Insn 111: point = 839
   Insn 110: point = 840
   Insn 109: point = 841
   Insn 108: point = 843
   Insn 804: point = 844
	Hard reg 1 is preferable by r554 with profit 1
   Insn 107: point = 846
   Insn 803: point = 846
	Hard reg 1 is preferable by r554 with profit 1
	Hard reg 0 is preferable by r554 with profit 1
   Insn 106: point = 848
   Insn 105: point = 850
   Insn 104: point = 851
   Insn 103: point = 852
   Insn 102: point = 853
   Insn 101: point = 855
   Insn 802: point = 856
	Hard reg 1 is preferable by r553 with profit 1
   Insn 100: point = 858
   Insn 801: point = 858
	Hard reg 1 is preferable by r553 with profit 1
	Hard reg 0 is preferable by r553 with profit 1
   Insn 99: point = 860
   Insn 98: point = 862
   Insn 97: point = 863
   Insn 96: point = 864
   Insn 95: point = 865
   Insn 94: point = 867
   Insn 800: point = 868
	Hard reg 1 is preferable by r552 with profit 1
   Insn 93: point = 870
   Insn 799: point = 870
	Hard reg 1 is preferable by r552 with profit 1
	Hard reg 0 is preferable by r552 with profit 1
   Insn 92: point = 872
   Insn 91: point = 874
   Insn 90: point = 875
   Insn 89: point = 876
   Insn 88: point = 877
   Insn 87: point = 879
   Insn 798: point = 880
	Hard reg 1 is preferable by r551 with profit 1
   Insn 86: point = 882
   Insn 797: point = 882
	Hard reg 1 is preferable by r551 with profit 1
	Hard reg 0 is preferable by r551 with profit 1
   Insn 85: point = 884
   Insn 84: point = 886
   Insn 83: point = 887
   Insn 82: point = 888
   Insn 81: point = 889
   Insn 80: point = 891
   Insn 796: point = 892
	Hard reg 1 is preferable by r550 with profit 1
   Insn 79: point = 894
   Insn 795: point = 894
	Hard reg 1 is preferable by r550 with profit 1
	Hard reg 0 is preferable by r550 with profit 1
   Insn 78: point = 896
   Insn 77: point = 898
   Insn 76: point = 899
   Insn 75: point = 900
   Insn 74: point = 901
   Insn 73: point = 903
   Insn 794: point = 904
	Hard reg 1 is preferable by r549 with profit 1
   Insn 72: point = 906
   Insn 793: point = 906
	Hard reg 1 is preferable by r549 with profit 1
	Hard reg 0 is preferable by r549 with profit 1
   Insn 71: point = 908
   Insn 70: point = 910
   Insn 69: point = 911
   Insn 68: point = 912
   Insn 67: point = 913
   Insn 66: point = 915
   Insn 792: point = 916
	Hard reg 1 is preferable by r548 with profit 1
   Insn 65: point = 918
   Insn 791: point = 918
	Hard reg 1 is preferable by r548 with profit 1
	Hard reg 0 is preferable by r548 with profit 1
   Insn 64: point = 920
   Insn 63: point = 922
   Insn 62: point = 923
   Insn 61: point = 924
   Insn 60: point = 925
   Insn 59: point = 927
   Insn 790: point = 928
	Hard reg 1 is preferable by r547 with profit 1
   Insn 58: point = 930
   Insn 789: point = 930
	Hard reg 1 is preferable by r547 with profit 1
	Hard reg 0 is preferable by r547 with profit 1
   Insn 57: point = 932
   Insn 56: point = 934
   Insn 55: point = 935
   Insn 54: point = 936
   Insn 53: point = 937
   Insn 52: point = 939
   Insn 788: point = 940
	Hard reg 1 is preferable by r546 with profit 1
   Insn 51: point = 942
   Insn 787: point = 942
	Hard reg 1 is preferable by r546 with profit 1
	Hard reg 0 is preferable by r546 with profit 1
   Insn 50: point = 944
   Insn 49: point = 946
   Insn 48: point = 947
   Insn 47: point = 948
   Insn 46: point = 949
   Insn 45: point = 951
   Insn 786: point = 952
	Hard reg 1 is preferable by r545 with profit 1
   Insn 44: point = 954
   Insn 785: point = 954
	Hard reg 1 is preferable by r545 with profit 1
	Hard reg 0 is preferable by r545 with profit 1
   Insn 43: point = 956
   Insn 42: point = 958
   Insn 41: point = 959
   Insn 40: point = 960
   Insn 39: point = 962
   Insn 784: point = 963
	Hard reg 1 is preferable by r544 with profit 1
   Insn 38: point = 965
   Insn 783: point = 965
	Hard reg 1 is preferable by r544 with profit 1
	Hard reg 0 is preferable by r544 with profit 1
   Insn 37: point = 967
   Insn 36: point = 969
   Insn 35: point = 970
   Insn 34: point = 971
   Insn 33: point = 973
   Insn 782: point = 974
	Hard reg 1 is preferable by r543 with profit 1
   Insn 32: point = 976
   Insn 781: point = 976
	Hard reg 1 is preferable by r543 with profit 1
	Hard reg 0 is preferable by r543 with profit 1
   Insn 31: point = 978
   Insn 30: point = 980
   Insn 29: point = 981
   Insn 28: point = 982
   Insn 27: point = 983
   Insn 26: point = 985
   Insn 780: point = 986
	Hard reg 1 is preferable by r542 with profit 1
   Insn 25: point = 988
   Insn 779: point = 988
	Hard reg 1 is preferable by r542 with profit 1
	Hard reg 0 is preferable by r542 with profit 1
   Insn 24: point = 990
   Insn 23: point = 992
   Insn 22: point = 993
   Insn 21: point = 994
   Insn 20: point = 995
   Insn 19: point = 997
   Insn 778: point = 998
	Hard reg 1 is preferable by r541 with profit 1
   Insn 18: point = 1000
   Insn 777: point = 1000
	Hard reg 1 is preferable by r541 with profit 1
	Hard reg 0 is preferable by r541 with profit 1
   Insn 17: point = 1002
   Insn 16: point = 1004
  BB 2
   Insn 11: point = 1005
   Insn 7: point = 1005
   Insn 6: point = 1005
   Insn 5: point = 1005
   Insn 4: point = 1005
   Insn 3: point = 1005
   Insn 2: point = 1005
 r87: [1001..1002]
 r88: [996..998]
 r89: [993..995]
 r90: [989..990]
 r91: [984..986]
 r92: [981..983]
 r93: [977..978]
 r94: [972..974]
 r95: [970..971]
 r96: [966..967]
 r97: [961..963]
 r98: [959..960]
 r99: [955..956]
 r100: [950..952]
 r101: [947..949]
 r102: [943..944]
 r103: [938..940]
 r104: [935..937]
 r105: [931..932]
 r106: [926..928]
 r107: [923..925]
 r108: [919..920]
 r109: [914..916]
 r110: [911..913]
 r111: [907..908]
 r112: [902..904]
 r113: [899..901]
 r114: [895..896]
 r115: [890..892]
 r116: [887..889]
 r117: [883..884]
 r118: [878..880]
 r119: [875..877]
 r120: [871..872]
 r121: [866..868]
 r122: [863..865]
 r123: [859..860]
 r124: [854..856]
 r125: [851..853]
 r126: [847..848]
 r127: [842..844]
 r128: [839..841]
 r129: [835..836]
 r130: [830..832]
 r131: [827..829]
 r132: [823..824]
 r133: [818..820]
 r134: [815..817]
 r135: [811..812]
 r136: [806..808]
 r137: [803..805]
 r138: [799..800]
 r139: [794..796]
 r140: [792..793]
 r141: [774..775]
 r142: [788..789]
 r143: [783..785]
 r144: [778..782]
 r145: [756..757]
 r146: [770..771]
 r147: [765..767]
 r148: [760..764]
 r149: [752..753]
 r150: [747..749]
 r151: [745..746]
 r152: [739..744]
 r153: [721..722]
 r154: [735..736]
 r155: [730..732]
 r156: [725..729]
 r157: [717..718]
 r158: [712..714]
 r159: [710..711]
 r160: [704..709]
 r161: [686..687]
 r162: [700..701]
 r163: [695..697]
 r164: [690..694]
 r165: [682..683]
 r166: [677..679]
 r167: [675..676]
 r168: [667..674]
 r169: [649..650]
 r170: [663..664]
 r171: [658..660]
 r172: [653..657]
 r173: [645..646]
 r174: [640..642]
 r175: [638..639]
 r176: [630..637]
 r177: [612..613]
 r178: [626..627]
 r179: [621..623]
 r180: [616..620]
 r181: [608..609]
 r182: [603..605]
 r183: [601..602]
 r184: [591..600]
 r185: [586..588]
 r186: [578..580]
 r187: [576..577]
 r188: [571..573]
 r189: [563..565]
 r190: [560..562]
 r191: [555..557]
 r192: [547..549]
 r193: [545..546]
 r194: [540..542]
 r195: [532..534]
 r196: [530..531]
 r197: [525..527]
 r198: [517..519]
 r199: [515..516]
 r200: [510..512]
 r201: [502..504]
 r202: [500..501]
 r203: [495..497]
 r204: [487..489]
 r205: [485..486]
 r206: [480..482]
 r207: [472..474]
 r208: [469..471]
 r209: [464..466]
 r210: [456..458]
 r211: [454..455]
 r212: [449..451]
 r213: [441..443]
 r214: [439..440]
 r215: [434..436]
 r216: [426..428]
 r217: [424..425]
 r218: [419..421]
 r219: [411..413]
 r220: [409..410]
 r221: [404..406]
 r222: [396..398]
 r223: [393..395]
 r224: [388..390]
 r225: [380..382]
 r226: [378..379]
 r227: [373..375]
 r228: [365..367]
 r229: [363..364]
 r230: [358..360]
 r231: [350..352]
 r232: [348..349]
 r233: [343..345]
 r234: [335..337]
 r235: [333..334]
 r236: [328..330]
 r237: [320..322]
 r238: [318..319]
 r239: [314..315]
 r240: [309..311]
 r241: [307..308]
 r242: [303..304]
 r243: [298..300]
 r244: [296..297]
 r245: [292..293]
 r246: [287..289]
 r247: [285..286]
 r248: [281..282]
 r249: [276..278]
 r250: [274..275]
 r251: [270..271]
 r252: [265..267]
 r253: [263..264]
 r254: [259..260]
 r255: [254..256]
 r256: [252..253]
 r257: [248..249]
 r258: [243..245]
 r259: [241..242]
 r260: [237..238]
 r261: [232..234]
 r262: [230..231]
 r263: [226..227]
 r264: [221..223]
 r265: [219..220]
 r266: [215..216]
 r267: [210..212]
 r268: [208..209]
 r269: [204..205]
 r270: [199..201]
 r271: [197..198]
 r272: [193..194]
 r273: [188..190]
 r274: [186..187]
 r275: [182..183]
 r276: [177..179]
 r277: [175..176]
 r278: [171..172]
 r279: [166..168]
 r280: [164..165]
 r281: [160..161]
 r282: [155..157]
 r283: [152..154]
 r284: [148..149]
 r285: [143..145]
 r286: [140..142]
 r287: [136..137]
 r288: [131..133]
 r289: [128..130]
 r290: [124..125]
 r291: [119..121]
 r292: [116..118]
 r293: [112..113]
 r294: [107..109]
 r295: [105..106]
 r296: [101..102]
 r297: [96..98]
 r298: [94..95]
 r299: [90..91]
 r300: [85..87]
 r301: [83..84]
 r302: [79..80]
 r303: [74..76]
 r304: [72..73]
 r305: [54..55]
 r306: [68..69]
 r307: [63..65]
 r308: [58..62]
 r309: [48..53]
 r310: [40..45]
 r311: [32..37]
 r312: [24..29]
 r313: [16..21]
 r314: [8..13]
 r315: [0..5]
 r316: [1003..1004]
 r317: [996..997]
 r318: [993..994]
 r319: [991..992]
 r320: [984..985]
 r321: [981..982]
 r322: [979..980]
 r323: [972..973]
 r324: [968..969]
 r325: [961..962]
 r326: [957..958]
 r327: [950..951]
 r328: [947..948]
 r329: [945..946]
 r330: [938..939]
 r331: [935..936]
 r332: [933..934]
 r333: [926..927]
 r334: [923..924]
 r335: [921..922]
 r336: [914..915]
 r337: [911..912]
 r338: [909..910]
 r339: [902..903]
 r340: [899..900]
 r341: [897..898]
 r342: [890..891]
 r343: [887..888]
 r344: [885..886]
 r345: [878..879]
 r346: [875..876]
 r347: [873..874]
 r348: [866..867]
 r349: [863..864]
 r350: [861..862]
 r351: [854..855]
 r352: [851..852]
 r353: [849..850]
 r354: [842..843]
 r355: [839..840]
 r356: [837..838]
 r357: [830..831]
 r358: [827..828]
 r359: [825..826]
 r360: [818..819]
 r361: [815..816]
 r362: [813..814]
 r363: [806..807]
 r364: [803..804]
 r365: [801..802]
 r366: [794..795]
 r367: [776..777]
 r368: [790..791]
 r369: [783..784]
 r370: [778..779]
 r371: [780..781]
 r372: [758..759]
 r373: [772..773]
 r374: [765..766]
 r375: [760..761]
 r376: [762..763]
 r377: [754..755]
 r378: [747..748]
 r379: [723..724]
 r380: [737..738]
 r381: [730..731]
 r382: [725..726]
 r383: [727..728]
 r384: [719..720]
 r385: [712..713]
 r386: [688..689]
 r387: [702..703]
 r388: [695..696]
 r389: [690..691]
 r390: [692..693]
 r391: [684..685]
 r392: [677..678]
 r393: [651..652]
 r394: [665..666]
 r395: [658..659]
 r396: [653..654]
 r397: [655..656]
 r398: [647..648]
 r399: [640..641]
 r400: [614..615]
 r401: [628..629]
 r402: [621..622]
 r403: [616..617]
 r404: [618..619]
 r405: [610..611]
 r406: [603..604]
 r407: [589..590]
 r408: [585..587] [581..582]
 r409: [583..584]
 r410: [578..579]
 r411: [574..575]
 r412: [570..572] [566..567]
 r413: [568..569]
 r414: [563..564]
 r415: [560..561]
 r416: [558..559]
 r417: [554..556] [550..551]
 r418: [552..553]
 r419: [547..548]
 r420: [543..544]
 r421: [539..541] [535..536]
 r422: [537..538]
 r423: [532..533]
 r424: [528..529]
 r425: [524..526] [520..521]
 r426: [522..523]
 r427: [517..518]
 r428: [513..514]
 r429: [509..511] [505..506]
 r430: [507..508]
 r431: [502..503]
 r432: [498..499]
 r433: [494..496] [490..491]
 r434: [492..493]
 r435: [487..488]
 r436: [483..484]
 r437: [479..481] [475..476]
 r438: [477..478]
 r439: [472..473]
 r440: [469..470]
 r441: [467..468]
 r442: [463..465] [459..460]
 r443: [461..462]
 r444: [456..457]
 r445: [452..453]
 r446: [448..450] [444..445]
 r447: [446..447]
 r448: [441..442]
 r449: [437..438]
 r450: [433..435] [429..430]
 r451: [431..432]
 r452: [426..427]
 r453: [422..423]
 r454: [418..420] [414..415]
 r455: [416..417]
 r456: [411..412]
 r457: [407..408]
 r458: [403..405] [399..400]
 r459: [401..402]
 r460: [396..397]
 r461: [393..394]
 r462: [391..392]
 r463: [387..389] [383..384]
 r464: [385..386]
 r465: [380..381]
 r466: [376..377]
 r467: [372..374] [368..369]
 r468: [370..371]
 r469: [365..366]
 r470: [361..362]
 r471: [357..359] [353..354]
 r472: [355..356]
 r473: [350..351]
 r474: [346..347]
 r475: [342..344] [338..339]
 r476: [340..341]
 r477: [335..336]
 r478: [331..332]
 r479: [327..329] [323..324]
 r480: [325..326]
 r481: [320..321]
 r482: [316..317]
 r483: [309..310]
 r484: [305..306]
 r485: [298..299]
 r486: [294..295]
 r487: [287..288]
 r488: [283..284]
 r489: [276..277]
 r490: [272..273]
 r491: [265..266]
 r492: [261..262]
 r493: [254..255]
 r494: [250..251]
 r495: [243..244]
 r496: [239..240]
 r497: [232..233]
 r498: [228..229]
 r499: [221..222]
 r500: [217..218]
 r501: [210..211]
 r502: [206..207]
 r503: [199..200]
 r504: [195..196]
 r505: [188..189]
 r506: [184..185]
 r507: [177..178]
 r508: [173..174]
 r509: [166..167]
 r510: [162..163]
 r511: [155..156]
 r512: [152..153]
 r513: [150..151]
 r514: [143..144]
 r515: [140..141]
 r516: [138..139]
 r517: [131..132]
 r518: [128..129]
 r519: [126..127]
 r520: [119..120]
 r521: [116..117]
 r522: [114..115]
 r523: [107..108]
 r524: [103..104]
 r525: [96..97]
 r526: [92..93]
 r527: [85..86]
 r528: [81..82]
 r529: [74..75]
 r530: [56..57]
 r531: [70..71]
 r532: [63..64]
 r533: [58..59]
 r534: [60..61]
 r535: [46..47]
 r536: [38..39]
 r537: [30..31]
 r538: [22..23]
 r539: [14..15]
 r540: [6..7]
 r541: [999..1000]
 r542: [987..988]
 r543: [975..976]
 r544: [964..965]
 r545: [953..954]
 r546: [941..942]
 r547: [929..930]
 r548: [917..918]
 r549: [905..906]
 r550: [893..894]
 r551: [881..882]
 r552: [869..870]
 r553: [857..858]
 r554: [845..846]
 r555: [833..834]
 r556: [821..822]
 r557: [809..810]
 r558: [797..798]
 r559: [786..787]
 r560: [768..769]
 r561: [750..751]
 r562: [742..743]
 r563: [740..741]
 r564: [733..734]
 r565: [715..716]
 r566: [707..708]
 r567: [705..706]
 r568: [698..699]
 r569: [680..681]
 r570: [672..673]
 r571: [670..671]
 r572: [668..669]
 r573: [661..662]
 r574: [643..644]
 r575: [635..636]
 r576: [633..634]
 r577: [631..632]
 r578: [624..625]
 r579: [606..607]
 r580: [598..599]
 r581: [596..597]
 r582: [594..595]
 r583: [592..593]
 r584: [312..313]
 r585: [301..302]
 r586: [290..291]
 r587: [279..280]
 r588: [268..269]
 r589: [257..258]
 r590: [246..247]
 r591: [235..236]
 r592: [224..225]
 r593: [213..214]
 r594: [202..203]
 r595: [191..192]
 r596: [180..181]
 r597: [169..170]
 r598: [158..159]
 r599: [146..147]
 r600: [134..135]
 r601: [122..123]
 r602: [110..111]
 r603: [99..100]
 r604: [88..89]
 r605: [77..78]
 r606: [66..67]
 r607: [51..52]
 r608: [49..50]
 r609: [43..44]
 r610: [41..42]
 r611: [35..36]
 r612: [33..34]
 r613: [27..28]
 r614: [25..26]
 r615: [19..20]
 r616: [17..18]
 r617: [11..12]
 r618: [9..10]
 r619: [3..4]
 r620: [1..2]
Compressing live ranges: from 1005 to 846 - 84%
Ranges after the compression:
 r87: [842..843]
 r88: [838..839]
 r89: [836..837]
 r90: [832..833]
 r91: [828..829]
 r92: [826..827]
 r93: [822..823]
 r94: [818..819]
 r95: [816..817]
 r96: [812..813]
 r97: [808..809]
 r98: [806..807]
 r99: [802..803]
 r100: [798..799]
 r101: [796..797]
 r102: [792..793]
 r103: [788..789]
 r104: [786..787]
 r105: [782..783]
 r106: [778..779]
 r107: [776..777]
 r108: [772..773]
 r109: [768..769]
 r110: [766..767]
 r111: [762..763]
 r112: [758..759]
 r113: [756..757]
 r114: [752..753]
 r115: [748..749]
 r116: [746..747]
 r117: [742..743]
 r118: [738..739]
 r119: [736..737]
 r120: [732..733]
 r121: [728..729]
 r122: [726..727]
 r123: [722..723]
 r124: [718..719]
 r125: [716..717]
 r126: [712..713]
 r127: [708..709]
 r128: [706..707]
 r129: [702..703]
 r130: [698..699]
 r131: [696..697]
 r132: [692..693]
 r133: [688..689]
 r134: [686..687]
 r135: [682..683]
 r136: [678..679]
 r137: [676..677]
 r138: [672..673]
 r139: [668..669]
 r140: [666..667]
 r141: [650..651]
 r142: [662..663]
 r143: [658..659]
 r144: [654..657]
 r145: [634..635]
 r146: [646..647]
 r147: [642..643]
 r148: [638..641]
 r149: [630..631]
 r150: [626..627]
 r151: [624..625]
 r152: [620..623]
 r153: [604..605]
 r154: [616..617]
 r155: [612..613]
 r156: [608..611]
 r157: [600..601]
 r158: [596..597]
 r159: [594..595]
 r160: [590..593]
 r161: [574..575]
 r162: [586..587]
 r163: [582..583]
 r164: [578..581]
 r165: [570..571]
 r166: [566..567]
 r167: [564..565]
 r168: [558..563]
 r169: [542..543]
 r170: [554..555]
 r171: [550..551]
 r172: [546..549]
 r173: [538..539]
 r174: [534..535]
 r175: [532..533]
 r176: [526..531]
 r177: [510..511]
 r178: [522..523]
 r179: [518..519]
 r180: [514..517]
 r181: [506..507]
 r182: [502..503]
 r183: [500..501]
 r184: [492..499]
 r185: [488..489]
 r186: [482..483]
 r187: [480..481]
 r188: [476..477]
 r189: [470..471]
 r190: [468..469]
 r191: [464..465]
 r192: [458..459]
 r193: [456..457]
 r194: [452..453]
 r195: [446..447]
 r196: [444..445]
 r197: [440..441]
 r198: [434..435]
 r199: [432..433]
 r200: [428..429]
 r201: [422..423]
 r202: [420..421]
 r203: [416..417]
 r204: [410..411]
 r205: [408..409]
 r206: [404..405]
 r207: [398..399]
 r208: [396..397]
 r209: [392..393]
 r210: [386..387]
 r211: [384..385]
 r212: [380..381]
 r213: [374..375]
 r214: [372..373]
 r215: [368..369]
 r216: [362..363]
 r217: [360..361]
 r218: [356..357]
 r219: [350..351]
 r220: [348..349]
 r221: [344..345]
 r222: [338..339]
 r223: [336..337]
 r224: [332..333]
 r225: [326..327]
 r226: [324..325]
 r227: [320..321]
 r228: [314..315]
 r229: [312..313]
 r230: [308..309]
 r231: [302..303]
 r232: [300..301]
 r233: [296..297]
 r234: [290..291]
 r235: [288..289]
 r236: [284..285]
 r237: [278..279]
 r238: [276..277]
 r239: [272..273]
 r240: [268..269]
 r241: [266..267]
 r242: [262..263]
 r243: [258..259]
 r244: [256..257]
 r245: [252..253]
 r246: [248..249]
 r247: [246..247]
 r248: [242..243]
 r249: [238..239]
 r250: [236..237]
 r251: [232..233]
 r252: [228..229]
 r253: [226..227]
 r254: [222..223]
 r255: [218..219]
 r256: [216..217]
 r257: [212..213]
 r258: [208..209]
 r259: [206..207]
 r260: [202..203]
 r261: [198..199]
 r262: [196..197]
 r263: [192..193]
 r264: [188..189]
 r265: [186..187]
 r266: [182..183]
 r267: [178..179]
 r268: [176..177]
 r269: [172..173]
 r270: [168..169]
 r271: [166..167]
 r272: [162..163]
 r273: [158..159]
 r274: [156..157]
 r275: [152..153]
 r276: [148..149]
 r277: [146..147]
 r278: [142..143]
 r279: [138..139]
 r280: [136..137]
 r281: [132..133]
 r282: [128..129]
 r283: [126..127]
 r284: [122..123]
 r285: [118..119]
 r286: [116..117]
 r287: [112..113]
 r288: [108..109]
 r289: [106..107]
 r290: [102..103]
 r291: [98..99]
 r292: [96..97]
 r293: [92..93]
 r294: [88..89]
 r295: [86..87]
 r296: [82..83]
 r297: [78..79]
 r298: [76..77]
 r299: [72..73]
 r300: [68..69]
 r301: [66..67]
 r302: [62..63]
 r303: [58..59]
 r304: [56..57]
 r305: [40..41]
 r306: [52..53]
 r307: [48..49]
 r308: [44..47]
 r309: [36..39]
 r310: [30..33]
 r311: [24..27]
 r312: [18..21]
 r313: [12..15]
 r314: [6..9]
 r315: [0..3]
 r316: [844..845]
 r317: [838..839]
 r318: [836..837]
 r319: [834..835]
 r320: [828..829]
 r321: [826..827]
 r322: [824..825]
 r323: [818..819]
 r324: [814..815]
 r325: [808..809]
 r326: [804..805]
 r327: [798..799]
 r328: [796..797]
 r329: [794..795]
 r330: [788..789]
 r331: [786..787]
 r332: [784..785]
 r333: [778..779]
 r334: [776..777]
 r335: [774..775]
 r336: [768..769]
 r337: [766..767]
 r338: [764..765]
 r339: [758..759]
 r340: [756..757]
 r341: [754..755]
 r342: [748..749]
 r343: [746..747]
 r344: [744..745]
 r345: [738..739]
 r346: [736..737]
 r347: [734..735]
 r348: [728..729]
 r349: [726..727]
 r350: [724..725]
 r351: [718..719]
 r352: [716..717]
 r353: [714..715]
 r354: [708..709]
 r355: [706..707]
 r356: [704..705]
 r357: [698..699]
 r358: [696..697]
 r359: [694..695]
 r360: [688..689]
 r361: [686..687]
 r362: [684..685]
 r363: [678..679]
 r364: [676..677]
 r365: [674..675]
 r366: [668..669]
 r367: [652..653]
 r368: [664..665]
 r369: [658..659]
 r370: [654..655]
 r371: [656..657]
 r372: [636..637]
 r373: [648..649]
 r374: [642..643]
 r375: [638..639]
 r376: [640..641]
 r377: [632..633]
 r378: [626..627]
 r379: [606..607]
 r380: [618..619]
 r381: [612..613]
 r382: [608..609]
 r383: [610..611]
 r384: [602..603]
 r385: [596..597]
 r386: [576..577]
 r387: [588..589]
 r388: [582..583]
 r389: [578..579]
 r390: [580..581]
 r391: [572..573]
 r392: [566..567]
 r393: [544..545]
 r394: [556..557]
 r395: [550..551]
 r396: [546..547]
 r397: [548..549]
 r398: [540..541]
 r399: [534..535]
 r400: [512..513]
 r401: [524..525]
 r402: [518..519]
 r403: [514..515]
 r404: [516..517]
 r405: [508..509]
 r406: [502..503]
 r407: [490..491]
 r408: [488..489] [484..485]
 r409: [486..487]
 r410: [482..483]
 r411: [478..479]
 r412: [476..477] [472..473]
 r413: [474..475]
 r414: [470..471]
 r415: [468..469]
 r416: [466..467]
 r417: [464..465] [460..461]
 r418: [462..463]
 r419: [458..459]
 r420: [454..455]
 r421: [452..453] [448..449]
 r422: [450..451]
 r423: [446..447]
 r424: [442..443]
 r425: [440..441] [436..437]
 r426: [438..439]
 r427: [434..435]
 r428: [430..431]
 r429: [428..429] [424..425]
 r430: [426..427]
 r431: [422..423]
 r432: [418..419]
 r433: [416..417] [412..413]
 r434: [414..415]
 r435: [410..411]
 r436: [406..407]
 r437: [404..405] [400..401]
 r438: [402..403]
 r439: [398..399]
 r440: [396..397]
 r441: [394..395]
 r442: [392..393] [388..389]
 r443: [390..391]
 r444: [386..387]
 r445: [382..383]
 r446: [380..381] [376..377]
 r447: [378..379]
 r448: [374..375]
 r449: [370..371]
 r450: [368..369] [364..365]
 r451: [366..367]
 r452: [362..363]
 r453: [358..359]
 r454: [356..357] [352..353]
 r455: [354..355]
 r456: [350..351]
 r457: [346..347]
 r458: [344..345] [340..341]
 r459: [342..343]
 r460: [338..339]
 r461: [336..337]
 r462: [334..335]
 r463: [332..333] [328..329]
 r464: [330..331]
 r465: [326..327]
 r466: [322..323]
 r467: [320..321] [316..317]
 r468: [318..319]
 r469: [314..315]
 r470: [310..311]
 r471: [308..309] [304..305]
 r472: [306..307]
 r473: [302..303]
 r474: [298..299]
 r475: [296..297] [292..293]
 r476: [294..295]
 r477: [290..291]
 r478: [286..287]
 r479: [284..285] [280..281]
 r480: [282..283]
 r481: [278..279]
 r482: [274..275]
 r483: [268..269]
 r484: [264..265]
 r485: [258..259]
 r486: [254..255]
 r487: [248..249]
 r488: [244..245]
 r489: [238..239]
 r490: [234..235]
 r491: [228..229]
 r492: [224..225]
 r493: [218..219]
 r494: [214..215]
 r495: [208..209]
 r496: [204..205]
 r497: [198..199]
 r498: [194..195]
 r499: [188..189]
 r500: [184..185]
 r501: [178..179]
 r502: [174..175]
 r503: [168..169]
 r504: [164..165]
 r505: [158..159]
 r506: [154..155]
 r507: [148..149]
 r508: [144..145]
 r509: [138..139]
 r510: [134..135]
 r511: [128..129]
 r512: [126..127]
 r513: [124..125]
 r514: [118..119]
 r515: [116..117]
 r516: [114..115]
 r517: [108..109]
 r518: [106..107]
 r519: [104..105]
 r520: [98..99]
 r521: [96..97]
 r522: [94..95]
 r523: [88..89]
 r524: [84..85]
 r525: [78..79]
 r526: [74..75]
 r527: [68..69]
 r528: [64..65]
 r529: [58..59]
 r530: [42..43]
 r531: [54..55]
 r532: [48..49]
 r533: [44..45]
 r534: [46..47]
 r535: [34..35]
 r536: [28..29]
 r537: [22..23]
 r538: [16..17]
 r539: [10..11]
 r540: [4..5]
 r541: [840..841]
 r542: [830..831]
 r543: [820..821]
 r544: [810..811]
 r545: [800..801]
 r546: [790..791]
 r547: [780..781]
 r548: [770..771]
 r549: [760..761]
 r550: [750..751]
 r551: [740..741]
 r552: [730..731]
 r553: [720..721]
 r554: [710..711]
 r555: [700..701]
 r556: [690..691]
 r557: [680..681]
 r558: [670..671]
 r559: [660..661]
 r560: [644..645]
 r561: [628..629]
 r562: [622..623]
 r563: [620..621]
 r564: [614..615]
 r565: [598..599]
 r566: [592..593]
 r567: [590..591]
 r568: [584..585]
 r569: [568..569]
 r570: [562..563]
 r571: [560..561]
 r572: [558..559]
 r573: [552..553]
 r574: [536..537]
 r575: [530..531]
 r576: [528..529]
 r577: [526..527]
 r578: [520..521]
 r579: [504..505]
 r580: [498..499]
 r581: [496..497]
 r582: [494..495]
 r583: [492..493]
 r584: [270..271]
 r585: [260..261]
 r586: [250..251]
 r587: [240..241]
 r588: [230..231]
 r589: [220..221]
 r590: [210..211]
 r591: [200..201]
 r592: [190..191]
 r593: [180..181]
 r594: [170..171]
 r595: [160..161]
 r596: [150..151]
 r597: [140..141]
 r598: [130..131]
 r599: [120..121]
 r600: [110..111]
 r601: [100..101]
 r602: [90..91]
 r603: [80..81]
 r604: [70..71]
 r605: [60..61]
 r606: [50..51]
 r607: [38..39]
 r608: [36..37]
 r609: [32..33]
 r610: [30..31]
 r611: [26..27]
 r612: [24..25]
 r613: [20..21]
 r614: [18..19]
 r615: [14..15]
 r616: [12..13]
 r617: [8..9]
 r618: [6..7]
 r619: [2..3]
 r620: [0..1]

********** Assignment #1: **********

	 Assigning to 541 (cl=GENERAL_REGS, orig=88, freq=3, tfirst=541, tfreq=3)...
	   Assign 0 to reload r541 (freq=3)
	 Assigning to 542 (cl=GENERAL_REGS, orig=91, freq=3, tfirst=542, tfreq=3)...
	   Assign 0 to reload r542 (freq=3)
	 Assigning to 543 (cl=GENERAL_REGS, orig=94, freq=3, tfirst=543, tfreq=3)...
	   Assign 0 to reload r543 (freq=3)
	 Assigning to 544 (cl=GENERAL_REGS, orig=97, freq=3, tfirst=544, tfreq=3)...
	   Assign 0 to reload r544 (freq=3)
	 Assigning to 545 (cl=GENERAL_REGS, orig=100, freq=3, tfirst=545, tfreq=3)...
	   Assign 0 to reload r545 (freq=3)
	 Assigning to 546 (cl=GENERAL_REGS, orig=103, freq=3, tfirst=546, tfreq=3)...
	   Assign 0 to reload r546 (freq=3)
	 Assigning to 547 (cl=GENERAL_REGS, orig=106, freq=3, tfirst=547, tfreq=3)...
	   Assign 0 to reload r547 (freq=3)
	 Assigning to 548 (cl=GENERAL_REGS, orig=109, freq=3, tfirst=548, tfreq=3)...
	   Assign 0 to reload r548 (freq=3)
	 Assigning to 549 (cl=GENERAL_REGS, orig=112, freq=3, tfirst=549, tfreq=3)...
	   Assign 0 to reload r549 (freq=3)
	 Assigning to 550 (cl=GENERAL_REGS, orig=115, freq=3, tfirst=550, tfreq=3)...
	   Assign 0 to reload r550 (freq=3)
	 Assigning to 551 (cl=GENERAL_REGS, orig=118, freq=3, tfirst=551, tfreq=3)...
	   Assign 0 to reload r551 (freq=3)
	 Assigning to 552 (cl=GENERAL_REGS, orig=121, freq=3, tfirst=552, tfreq=3)...
	   Assign 0 to reload r552 (freq=3)
	 Assigning to 553 (cl=GENERAL_REGS, orig=124, freq=3, tfirst=553, tfreq=3)...
	   Assign 0 to reload r553 (freq=3)
	 Assigning to 554 (cl=GENERAL_REGS, orig=127, freq=3, tfirst=554, tfreq=3)...
	   Assign 0 to reload r554 (freq=3)
	 Assigning to 555 (cl=GENERAL_REGS, orig=130, freq=3, tfirst=555, tfreq=3)...
	   Assign 0 to reload r555 (freq=3)
	 Assigning to 556 (cl=GENERAL_REGS, orig=133, freq=3, tfirst=556, tfreq=3)...
	   Assign 0 to reload r556 (freq=3)
	 Assigning to 557 (cl=GENERAL_REGS, orig=136, freq=3, tfirst=557, tfreq=3)...
	   Assign 0 to reload r557 (freq=3)
	 Assigning to 558 (cl=GENERAL_REGS, orig=139, freq=3, tfirst=558, tfreq=3)...
	   Assign 0 to reload r558 (freq=3)
	 Assigning to 559 (cl=GENERAL_REGS, orig=143, freq=3, tfirst=559, tfreq=3)...
	   Assign 0 to reload r559 (freq=3)
	 Assigning to 560 (cl=GENERAL_REGS, orig=147, freq=3, tfirst=560, tfreq=3)...
	   Assign 0 to reload r560 (freq=3)
	 Assigning to 561 (cl=GENERAL_REGS, orig=150, freq=3, tfirst=561, tfreq=3)...
	   Assign 0 to reload r561 (freq=3)
	 Assigning to 564 (cl=GENERAL_REGS, orig=155, freq=3, tfirst=564, tfreq=3)...
	   Assign 0 to reload r564 (freq=3)
	 Assigning to 565 (cl=GENERAL_REGS, orig=158, freq=3, tfirst=565, tfreq=3)...
	   Assign 0 to reload r565 (freq=3)
	 Assigning to 568 (cl=GENERAL_REGS, orig=163, freq=3, tfirst=568, tfreq=3)...
	   Assign 0 to reload r568 (freq=3)
	 Assigning to 569 (cl=GENERAL_REGS, orig=166, freq=3, tfirst=569, tfreq=3)...
	   Assign 0 to reload r569 (freq=3)
	 Assigning to 573 (cl=GENERAL_REGS, orig=171, freq=3, tfirst=573, tfreq=3)...
	   Assign 0 to reload r573 (freq=3)
	 Assigning to 574 (cl=GENERAL_REGS, orig=174, freq=3, tfirst=574, tfreq=3)...
	   Assign 0 to reload r574 (freq=3)
	 Assigning to 578 (cl=GENERAL_REGS, orig=179, freq=3, tfirst=578, tfreq=3)...
	   Assign 0 to reload r578 (freq=3)
	 Assigning to 579 (cl=GENERAL_REGS, orig=182, freq=3, tfirst=579, tfreq=3)...
	   Assign 0 to reload r579 (freq=3)
	 Assigning to 584 (cl=GENERAL_REGS, orig=240, freq=3, tfirst=584, tfreq=3)...
	   Assign 0 to reload r584 (freq=3)
	 Assigning to 585 (cl=GENERAL_REGS, orig=243, freq=3, tfirst=585, tfreq=3)...
	   Assign 0 to reload r585 (freq=3)
	 Assigning to 586 (cl=GENERAL_REGS, orig=246, freq=3, tfirst=586, tfreq=3)...
	   Assign 0 to reload r586 (freq=3)
	 Assigning to 587 (cl=GENERAL_REGS, orig=249, freq=3, tfirst=587, tfreq=3)...
	   Assign 0 to reload r587 (freq=3)
	 Assigning to 588 (cl=GENERAL_REGS, orig=252, freq=3, tfirst=588, tfreq=3)...
	   Assign 0 to reload r588 (freq=3)
	 Assigning to 589 (cl=GENERAL_REGS, orig=255, freq=3, tfirst=589, tfreq=3)...
	   Assign 0 to reload r589 (freq=3)
	 Assigning to 590 (cl=GENERAL_REGS, orig=258, freq=3, tfirst=590, tfreq=3)...
	   Assign 0 to reload r590 (freq=3)
	 Assigning to 591 (cl=GENERAL_REGS, orig=261, freq=3, tfirst=591, tfreq=3)...
	   Assign 0 to reload r591 (freq=3)
	 Assigning to 592 (cl=GENERAL_REGS, orig=264, freq=3, tfirst=592, tfreq=3)...
	   Assign 0 to reload r592 (freq=3)
	 Assigning to 593 (cl=GENERAL_REGS, orig=267, freq=3, tfirst=593, tfreq=3)...
	   Assign 0 to reload r593 (freq=3)
	 Assigning to 594 (cl=GENERAL_REGS, orig=270, freq=3, tfirst=594, tfreq=3)...
	   Assign 0 to reload r594 (freq=3)
	 Assigning to 595 (cl=GENERAL_REGS, orig=273, freq=3, tfirst=595, tfreq=3)...
	   Assign 0 to reload r595 (freq=3)
	 Assigning to 596 (cl=GENERAL_REGS, orig=276, freq=3, tfirst=596, tfreq=3)...
	   Assign 0 to reload r596 (freq=3)
	 Assigning to 597 (cl=GENERAL_REGS, orig=279, freq=3, tfirst=597, tfreq=3)...
	   Assign 0 to reload r597 (freq=3)
	 Assigning to 598 (cl=GENERAL_REGS, orig=282, freq=3, tfirst=598, tfreq=3)...
	   Assign 0 to reload r598 (freq=3)
	 Assigning to 599 (cl=GENERAL_REGS, orig=285, freq=3, tfirst=599, tfreq=3)...
	   Assign 0 to reload r599 (freq=3)
	 Assigning to 600 (cl=GENERAL_REGS, orig=288, freq=3, tfirst=600, tfreq=3)...
	   Assign 0 to reload r600 (freq=3)
	 Assigning to 601 (cl=GENERAL_REGS, orig=291, freq=3, tfirst=601, tfreq=3)...
	   Assign 0 to reload r601 (freq=3)
	 Assigning to 602 (cl=GENERAL_REGS, orig=294, freq=3, tfirst=602, tfreq=3)...
	   Assign 0 to reload r602 (freq=3)
	 Assigning to 603 (cl=GENERAL_REGS, orig=297, freq=3, tfirst=603, tfreq=3)...
	   Assign 0 to reload r603 (freq=3)
	 Assigning to 604 (cl=GENERAL_REGS, orig=300, freq=3, tfirst=604, tfreq=3)...
	   Assign 0 to reload r604 (freq=3)
	 Assigning to 605 (cl=GENERAL_REGS, orig=303, freq=3, tfirst=605, tfreq=3)...
	   Assign 0 to reload r605 (freq=3)
	 Assigning to 606 (cl=GENERAL_REGS, orig=307, freq=3, tfirst=606, tfreq=3)...
	   Assign 0 to reload r606 (freq=3)
	 Assigning to 562 (cl=GENERAL_REGS, orig=562, freq=2, tfirst=562, tfreq=2)...
	   Assign 2 to reload r562 (freq=2)
	 Assigning to 563 (cl=GENERAL_REGS, orig=563, freq=2, tfirst=563, tfreq=2)...
	   Assign 4 to reload r563 (freq=2)
	 Assigning to 566 (cl=GENERAL_REGS, orig=566, freq=2, tfirst=566, tfreq=2)...
	   Assign 5 to reload r566 (freq=2)
	 Assigning to 567 (cl=GENERAL_REGS, orig=567, freq=2, tfirst=567, tfreq=2)...
	   Assign 2 to reload r567 (freq=2)
	 Assigning to 570 (cl=GENERAL_REGS, orig=570, freq=2, tfirst=570, tfreq=2)...
	   Assign 4 to reload r570 (freq=2)
	 Assigning to 571 (cl=GENERAL_REGS, orig=571, freq=2, tfirst=571, tfreq=2)...
	   Assign 5 to reload r571 (freq=2)
	 Assigning to 572 (cl=GENERAL_REGS, orig=572, freq=2, tfirst=572, tfreq=2)...
	   Assign 2 to reload r572 (freq=2)
	 Assigning to 575 (cl=GENERAL_REGS, orig=575, freq=2, tfirst=575, tfreq=2)...
	   Assign 4 to reload r575 (freq=2)
	 Assigning to 576 (cl=GENERAL_REGS, orig=576, freq=2, tfirst=576, tfreq=2)...
	   Assign 5 to reload r576 (freq=2)
	 Assigning to 577 (cl=GENERAL_REGS, orig=577, freq=2, tfirst=577, tfreq=2)...
	   Assign 2 to reload r577 (freq=2)
	 Assigning to 580 (cl=GENERAL_REGS, orig=580, freq=2, tfirst=580, tfreq=2)...
	   Assign 4 to reload r580 (freq=2)
	 Assigning to 581 (cl=GENERAL_REGS, orig=581, freq=2, tfirst=581, tfreq=2)...
	   Assign 5 to reload r581 (freq=2)
	 Assigning to 582 (cl=GENERAL_REGS, orig=582, freq=2, tfirst=582, tfreq=2)...
	   Assign 2 to reload r582 (freq=2)
	 Assigning to 583 (cl=GENERAL_REGS, orig=583, freq=2, tfirst=583, tfreq=2)...
	   Assign 4 to reload r583 (freq=2)
	 Assigning to 607 (cl=GENERAL_REGS, orig=607, freq=2, tfirst=607, tfreq=2)...
	   Assign 5 to reload r607 (freq=2)
	 Assigning to 608 (cl=GENERAL_REGS, orig=608, freq=2, tfirst=608, tfreq=2)...
	   Assign 2 to reload r608 (freq=2)
	 Assigning to 609 (cl=GENERAL_REGS, orig=609, freq=2, tfirst=609, tfreq=2)...
	   Assign 4 to reload r609 (freq=2)
	 Assigning to 610 (cl=GENERAL_REGS, orig=610, freq=2, tfirst=610, tfreq=2)...
	   Assign 5 to reload r610 (freq=2)
	 Assigning to 611 (cl=GENERAL_REGS, orig=611, freq=2, tfirst=611, tfreq=2)...
	   Assign 2 to reload r611 (freq=2)
	 Assigning to 612 (cl=GENERAL_REGS, orig=612, freq=2, tfirst=612, tfreq=2)...
	   Assign 4 to reload r612 (freq=2)
	 Assigning to 613 (cl=GENERAL_REGS, orig=613, freq=2, tfirst=613, tfreq=2)...
	   Assign 5 to reload r613 (freq=2)
	 Assigning to 614 (cl=GENERAL_REGS, orig=614, freq=2, tfirst=614, tfreq=2)...
	   Assign 2 to reload r614 (freq=2)
	 Assigning to 615 (cl=GENERAL_REGS, orig=615, freq=2, tfirst=615, tfreq=2)...
	   Assign 4 to reload r615 (freq=2)
	 Assigning to 616 (cl=GENERAL_REGS, orig=616, freq=2, tfirst=616, tfreq=2)...
	   Assign 5 to reload r616 (freq=2)
	 Assigning to 617 (cl=GENERAL_REGS, orig=617, freq=2, tfirst=617, tfreq=2)...
	   Assign 2 to reload r617 (freq=2)
	 Assigning to 618 (cl=GENERAL_REGS, orig=618, freq=2, tfirst=618, tfreq=2)...
	   Assign 4 to reload r618 (freq=2)
	 Assigning to 619 (cl=GENERAL_REGS, orig=619, freq=2, tfirst=619, tfreq=2)...
	   Assign 5 to reload r619 (freq=2)
	 Assigning to 620 (cl=GENERAL_REGS, orig=620, freq=2, tfirst=620, tfreq=2)...
	   Assign 2 to reload r620 (freq=2)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=0, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 17
changing reg in insn 20
changing reg in insn 20
changing reg in insn 22
changing reg in insn 24
changing reg in insn 27
changing reg in insn 27
changing reg in insn 29
changing reg in insn 31
changing reg in insn 34
changing reg in insn 34
changing reg in insn 35
changing reg in insn 37
changing reg in insn 40
changing reg in insn 40
changing reg in insn 41
changing reg in insn 43
changing reg in insn 46
changing reg in insn 46
changing reg in insn 48
changing reg in insn 50
changing reg in insn 53
changing reg in insn 53
changing reg in insn 55
changing reg in insn 57
changing reg in insn 60
changing reg in insn 60
changing reg in insn 62
changing reg in insn 64
changing reg in insn 67
changing reg in insn 67
changing reg in insn 69
changing reg in insn 71
changing reg in insn 74
changing reg in insn 74
changing reg in insn 76
changing reg in insn 78
changing reg in insn 81
changing reg in insn 81
changing reg in insn 83
changing reg in insn 85
changing reg in insn 88
changing reg in insn 88
changing reg in insn 90
changing reg in insn 92
changing reg in insn 95
changing reg in insn 95
changing reg in insn 97
changing reg in insn 99
changing reg in insn 102
changing reg in insn 102
changing reg in insn 104
changing reg in insn 106
changing reg in insn 109
changing reg in insn 109
changing reg in insn 111
changing reg in insn 113
changing reg in insn 116
changing reg in insn 116
changing reg in insn 118
changing reg in insn 120
changing reg in insn 123
changing reg in insn 123
changing reg in insn 125
changing reg in insn 127
changing reg in insn 130
changing reg in insn 130
changing reg in insn 132
changing reg in insn 134
changing reg in insn 137
changing reg in insn 137
changing reg in insn 138
changing reg in insn 142
changing reg in insn 143
changing reg in insn 147
changing reg in insn 150
changing reg in insn 150
changing reg in insn 150
changing reg in insn 153
changing reg in insn 163
changing reg in insn 164
changing reg in insn 168
changing reg in insn 171
changing reg in insn 171
changing reg in insn 171
changing reg in insn 174
changing reg in insn 182
changing reg in insn 185
changing reg in insn 185
changing reg in insn 186
changing reg in insn 186
changing reg in insn 189
changing reg in insn 188
changing reg in insn 187
changing reg in insn 193
changing reg in insn 194
changing reg in insn 198
changing reg in insn 201
changing reg in insn 201
changing reg in insn 201
changing reg in insn 204
changing reg in insn 212
changing reg in insn 215
changing reg in insn 215
changing reg in insn 216
changing reg in insn 216
changing reg in insn 220
changing reg in insn 219
changing reg in insn 218
changing reg in insn 217
changing reg in insn 224
changing reg in insn 225
changing reg in insn 229
changing reg in insn 232
changing reg in insn 232
changing reg in insn 232
changing reg in insn 235
changing reg in insn 243
changing reg in insn 246
changing reg in insn 246
changing reg in insn 247
changing reg in insn 247
changing reg in insn 252
changing reg in insn 251
changing reg in insn 250
changing reg in insn 249
changing reg in insn 248
changing reg in insn 256
changing reg in insn 257
changing reg in insn 261
changing reg in insn 264
changing reg in insn 264
changing reg in insn 264
changing reg in insn 267
changing reg in insn 275
changing reg in insn 278
changing reg in insn 278
changing reg in insn 279
changing reg in insn 279
changing reg in insn 283
changing reg in insn 282
changing reg in insn 281
changing reg in insn 280
changing reg in insn 287
changing reg in insn 288
changing reg in insn 292
changing reg in insn 295
changing reg in insn 295
changing reg in insn 295
changing reg in insn 298
changing reg in insn 306
changing reg in insn 309
changing reg in insn 309
changing reg in insn 310
changing reg in insn 310
changing reg in insn 315
changing reg in insn 314
changing reg in insn 313
changing reg in insn 312
changing reg in insn 311
changing reg in insn 317
changing reg in insn 322
changing reg in insn 320
changing reg in insn 318
changing reg in insn 322
changing reg in insn 320
changing reg in insn 325
changing reg in insn 327
changing reg in insn 327
changing reg in insn 328
changing reg in insn 330
changing reg in insn 335
changing reg in insn 333
changing reg in insn 331
changing reg in insn 335
changing reg in insn 333
changing reg in insn 338
changing reg in insn 340
changing reg in insn 340
changing reg in insn 342
changing reg in insn 344
changing reg in insn 349
changing reg in insn 347
changing reg in insn 345
changing reg in insn 349
changing reg in insn 347
changing reg in insn 352
changing reg in insn 354
changing reg in insn 354
changing reg in insn 355
changing reg in insn 357
changing reg in insn 362
changing reg in insn 360
changing reg in insn 358
changing reg in insn 362
changing reg in insn 360
changing reg in insn 365
changing reg in insn 367
changing reg in insn 367
changing reg in insn 368
changing reg in insn 370
changing reg in insn 375
changing reg in insn 373
changing reg in insn 371
changing reg in insn 375
changing reg in insn 373
changing reg in insn 378
changing reg in insn 380
changing reg in insn 380
changing reg in insn 381
changing reg in insn 383
changing reg in insn 388
changing reg in insn 386
changing reg in insn 384
changing reg in insn 388
changing reg in insn 386
changing reg in insn 391
changing reg in insn 393
changing reg in insn 393
changing reg in insn 394
changing reg in insn 396
changing reg in insn 401
changing reg in insn 399
changing reg in insn 397
changing reg in insn 401
changing reg in insn 399
changing reg in insn 404
changing reg in insn 406
changing reg in insn 406
changing reg in insn 407
changing reg in insn 409
changing reg in insn 414
changing reg in insn 412
changing reg in insn 410
changing reg in insn 414
changing reg in insn 412
changing reg in insn 417
changing reg in insn 419
changing reg in insn 419
changing reg in insn 421
changing reg in insn 423
changing reg in insn 428
changing reg in insn 426
changing reg in insn 424
changing reg in insn 428
changing reg in insn 426
changing reg in insn 431
changing reg in insn 433
changing reg in insn 433
changing reg in insn 434
changing reg in insn 436
changing reg in insn 441
changing reg in insn 439
changing reg in insn 437
changing reg in insn 441
changing reg in insn 439
changing reg in insn 444
changing reg in insn 446
changing reg in insn 446
changing reg in insn 447
changing reg in insn 449
changing reg in insn 454
changing reg in insn 452
changing reg in insn 450
changing reg in insn 454
changing reg in insn 452
changing reg in insn 457
changing reg in insn 459
changing reg in insn 459
changing reg in insn 460
changing reg in insn 462
changing reg in insn 467
changing reg in insn 465
changing reg in insn 463
changing reg in insn 467
changing reg in insn 465
changing reg in insn 470
changing reg in insn 472
changing reg in insn 472
changing reg in insn 473
changing reg in insn 475
changing reg in insn 480
changing reg in insn 478
changing reg in insn 476
changing reg in insn 480
changing reg in insn 478
changing reg in insn 483
changing reg in insn 485
changing reg in insn 485
changing reg in insn 487
changing reg in insn 489
changing reg in insn 494
changing reg in insn 492
changing reg in insn 490
changing reg in insn 494
changing reg in insn 492
changing reg in insn 497
changing reg in insn 499
changing reg in insn 499
changing reg in insn 500
changing reg in insn 502
changing reg in insn 507
changing reg in insn 505
changing reg in insn 503
changing reg in insn 507
changing reg in insn 505
changing reg in insn 510
changing reg in insn 512
changing reg in insn 512
changing reg in insn 513
changing reg in insn 515
changing reg in insn 520
changing reg in insn 518
changing reg in insn 516
changing reg in insn 520
changing reg in insn 518
changing reg in insn 523
changing reg in insn 525
changing reg in insn 525
changing reg in insn 526
changing reg in insn 528
changing reg in insn 533
changing reg in insn 531
changing reg in insn 529
changing reg in insn 533
changing reg in insn 531
changing reg in insn 536
changing reg in insn 538
changing reg in insn 538
changing reg in insn 539
changing reg in insn 541
changing reg in insn 546
changing reg in insn 544
changing reg in insn 542
changing reg in insn 546
changing reg in insn 544
changing reg in insn 549
changing reg in insn 551
changing reg in insn 551
changing reg in insn 552
changing reg in insn 554
changing reg in insn 557
changing reg in insn 557
changing reg in insn 558
changing reg in insn 560
changing reg in insn 563
changing reg in insn 563
changing reg in insn 564
changing reg in insn 566
changing reg in insn 569
changing reg in insn 569
changing reg in insn 570
changing reg in insn 572
changing reg in insn 575
changing reg in insn 575
changing reg in insn 576
changing reg in insn 578
changing reg in insn 581
changing reg in insn 581
changing reg in insn 582
changing reg in insn 584
changing reg in insn 587
changing reg in insn 587
changing reg in insn 588
changing reg in insn 590
changing reg in insn 593
changing reg in insn 593
changing reg in insn 594
changing reg in insn 596
changing reg in insn 599
changing reg in insn 599
changing reg in insn 600
changing reg in insn 602
changing reg in insn 605
changing reg in insn 605
changing reg in insn 606
changing reg in insn 608
changing reg in insn 611
changing reg in insn 611
changing reg in insn 612
changing reg in insn 614
changing reg in insn 617
changing reg in insn 617
changing reg in insn 618
changing reg in insn 620
changing reg in insn 623
changing reg in insn 623
changing reg in insn 624
changing reg in insn 626
changing reg in insn 629
changing reg in insn 629
changing reg in insn 630
changing reg in insn 632
changing reg in insn 635
changing reg in insn 635
changing reg in insn 636
changing reg in insn 638
changing reg in insn 641
changing reg in insn 641
changing reg in insn 643
changing reg in insn 645
changing reg in insn 648
changing reg in insn 648
changing reg in insn 650
changing reg in insn 652
changing reg in insn 655
changing reg in insn 655
changing reg in insn 657
changing reg in insn 659
changing reg in insn 662
changing reg in insn 662
changing reg in insn 664
changing reg in insn 666
changing reg in insn 669
changing reg in insn 669
changing reg in insn 670
changing reg in insn 672
changing reg in insn 675
changing reg in insn 675
changing reg in insn 676
changing reg in insn 678
changing reg in insn 681
changing reg in insn 681
changing reg in insn 682
changing reg in insn 684
changing reg in insn 687
changing reg in insn 687
changing reg in insn 688
changing reg in insn 692
changing reg in insn 693
changing reg in insn 697
changing reg in insn 700
changing reg in insn 700
changing reg in insn 700
changing reg in insn 703
changing reg in insn 716
changing reg in insn 720
changing reg in insn 719
changing reg in insn 718
changing reg in insn 717
changing reg in insn 722
changing reg in insn 726
changing reg in insn 725
changing reg in insn 724
changing reg in insn 723
changing reg in insn 728
changing reg in insn 732
changing reg in insn 731
changing reg in insn 730
changing reg in insn 729
changing reg in insn 734
changing reg in insn 738
changing reg in insn 737
changing reg in insn 736
changing reg in insn 735
changing reg in insn 740
changing reg in insn 744
changing reg in insn 743
changing reg in insn 742
changing reg in insn 741
changing reg in insn 746
changing reg in insn 750
changing reg in insn 749
changing reg in insn 748
changing reg in insn 747
changing reg in insn 752
changing reg in insn 756
changing reg in insn 755
changing reg in insn 754
changing reg in insn 753
changing reg in insn 16
changing reg in insn 17
changing reg in insn 19
changing reg in insn 21
changing reg in insn 22
changing reg in insn 23
changing reg in insn 24
changing reg in insn 26
changing reg in insn 28
changing reg in insn 29
changing reg in insn 30
changing reg in insn 31
changing reg in insn 33
changing reg in insn 36
changing reg in insn 37
changing reg in insn 39
changing reg in insn 42
changing reg in insn 43
changing reg in insn 45
changing reg in insn 47
changing reg in insn 48
changing reg in insn 49
changing reg in insn 50
changing reg in insn 52
changing reg in insn 54
changing reg in insn 55
changing reg in insn 56
changing reg in insn 57
changing reg in insn 59
changing reg in insn 61
changing reg in insn 62
changing reg in insn 63
changing reg in insn 64
changing reg in insn 66
changing reg in insn 68
changing reg in insn 69
changing reg in insn 70
changing reg in insn 71
changing reg in insn 73
changing reg in insn 75
changing reg in insn 76
changing reg in insn 77
changing reg in insn 78
changing reg in insn 80
changing reg in insn 82
changing reg in insn 83
changing reg in insn 84
changing reg in insn 85
changing reg in insn 87
changing reg in insn 89
changing reg in insn 90
changing reg in insn 91
changing reg in insn 92
changing reg in insn 94
changing reg in insn 96
changing reg in insn 97
changing reg in insn 98
changing reg in insn 99
changing reg in insn 101
changing reg in insn 103
changing reg in insn 104
changing reg in insn 105
changing reg in insn 106
changing reg in insn 108
changing reg in insn 110
changing reg in insn 111
changing reg in insn 112
changing reg in insn 113
changing reg in insn 115
changing reg in insn 117
changing reg in insn 118
changing reg in insn 119
changing reg in insn 120
changing reg in insn 122
changing reg in insn 124
changing reg in insn 125
changing reg in insn 126
changing reg in insn 127
changing reg in insn 129
changing reg in insn 131
changing reg in insn 132
changing reg in insn 133
changing reg in insn 134
changing reg in insn 136
changing reg in insn 141
changing reg in insn 142
changing reg in insn 146
changing reg in insn 147
changing reg in insn 149
changing reg in insn 150
changing reg in insn 152
changing reg in insn 153
changing reg in insn 151
changing reg in insn 152
changing reg in insn 162
changing reg in insn 163
changing reg in insn 167
changing reg in insn 168
changing reg in insn 170
changing reg in insn 171
changing reg in insn 173
changing reg in insn 174
changing reg in insn 172
changing reg in insn 173
changing reg in insn 181
changing reg in insn 182
changing reg in insn 184
changing reg in insn 192
changing reg in insn 193
changing reg in insn 197
changing reg in insn 198
changing reg in insn 200
changing reg in insn 201
changing reg in insn 203
changing reg in insn 204
changing reg in insn 202
changing reg in insn 203
changing reg in insn 211
changing reg in insn 212
changing reg in insn 214
changing reg in insn 223
changing reg in insn 224
changing reg in insn 228
changing reg in insn 229
changing reg in insn 231
changing reg in insn 232
changing reg in insn 234
changing reg in insn 235
changing reg in insn 233
changing reg in insn 234
changing reg in insn 242
changing reg in insn 243
changing reg in insn 245
changing reg in insn 255
changing reg in insn 256
changing reg in insn 260
changing reg in insn 261
changing reg in insn 263
changing reg in insn 264
changing reg in insn 266
changing reg in insn 267
changing reg in insn 265
changing reg in insn 266
changing reg in insn 274
changing reg in insn 275
changing reg in insn 277
changing reg in insn 286
changing reg in insn 287
changing reg in insn 291
changing reg in insn 292
changing reg in insn 294
changing reg in insn 295
changing reg in insn 297
changing reg in insn 298
changing reg in insn 296
changing reg in insn 297
changing reg in insn 305
changing reg in insn 306
changing reg in insn 308
changing reg in insn 316
changing reg in insn 317
changing reg in insn 324
changing reg in insn 322
changing reg in insn 321
changing reg in insn 320
changing reg in insn 319
changing reg in insn 318
changing reg in insn 325
changing reg in insn 323
changing reg in insn 322
changing reg in insn 321
changing reg in insn 320
changing reg in insn 319
changing reg in insn 323
changing reg in insn 324
changing reg in insn 326
changing reg in insn 329
changing reg in insn 330
changing reg in insn 337
changing reg in insn 335
changing reg in insn 334
changing reg in insn 333
changing reg in insn 332
changing reg in insn 331
changing reg in insn 338
changing reg in insn 336
changing reg in insn 335
changing reg in insn 334
changing reg in insn 333
changing reg in insn 332
changing reg in insn 336
changing reg in insn 337
changing reg in insn 339
changing reg in insn 341
changing reg in insn 342
changing reg in insn 343
changing reg in insn 344
changing reg in insn 351
changing reg in insn 349
changing reg in insn 348
changing reg in insn 347
changing reg in insn 346
changing reg in insn 345
changing reg in insn 352
changing reg in insn 350
changing reg in insn 349
changing reg in insn 348
changing reg in insn 347
changing reg in insn 346
changing reg in insn 350
changing reg in insn 351
changing reg in insn 353
changing reg in insn 356
changing reg in insn 357
changing reg in insn 364
changing reg in insn 362
changing reg in insn 361
changing reg in insn 360
changing reg in insn 359
changing reg in insn 358
changing reg in insn 365
changing reg in insn 363
changing reg in insn 362
changing reg in insn 361
changing reg in insn 360
changing reg in insn 359
changing reg in insn 363
changing reg in insn 364
changing reg in insn 366
changing reg in insn 369
changing reg in insn 370
changing reg in insn 377
changing reg in insn 375
changing reg in insn 374
changing reg in insn 373
changing reg in insn 372
changing reg in insn 371
changing reg in insn 378
changing reg in insn 376
changing reg in insn 375
changing reg in insn 374
changing reg in insn 373
changing reg in insn 372
changing reg in insn 376
changing reg in insn 377
changing reg in insn 379
changing reg in insn 382
changing reg in insn 383
changing reg in insn 390
changing reg in insn 388
changing reg in insn 387
changing reg in insn 386
changing reg in insn 385
changing reg in insn 384
changing reg in insn 391
changing reg in insn 389
changing reg in insn 388
changing reg in insn 387
changing reg in insn 386
changing reg in insn 385
changing reg in insn 389
changing reg in insn 390
changing reg in insn 392
changing reg in insn 395
changing reg in insn 396
changing reg in insn 403
changing reg in insn 401
changing reg in insn 400
changing reg in insn 399
changing reg in insn 398
changing reg in insn 397
changing reg in insn 404
changing reg in insn 402
changing reg in insn 401
changing reg in insn 400
changing reg in insn 399
changing reg in insn 398
changing reg in insn 402
changing reg in insn 403
changing reg in insn 405
changing reg in insn 408
changing reg in insn 409
changing reg in insn 416
changing reg in insn 414
changing reg in insn 413
changing reg in insn 412
changing reg in insn 411
changing reg in insn 410
changing reg in insn 417
changing reg in insn 415
changing reg in insn 414
changing reg in insn 413
changing reg in insn 412
changing reg in insn 411
changing reg in insn 415
changing reg in insn 416
changing reg in insn 418
changing reg in insn 420
changing reg in insn 421
changing reg in insn 422
changing reg in insn 423
changing reg in insn 430
changing reg in insn 428
changing reg in insn 427
changing reg in insn 426
changing reg in insn 425
changing reg in insn 424
changing reg in insn 431
changing reg in insn 429
changing reg in insn 428
changing reg in insn 427
changing reg in insn 426
changing reg in insn 425
changing reg in insn 429
changing reg in insn 430
changing reg in insn 432
changing reg in insn 435
changing reg in insn 436
changing reg in insn 443
changing reg in insn 441
changing reg in insn 440
changing reg in insn 439
changing reg in insn 438
changing reg in insn 437
changing reg in insn 444
changing reg in insn 442
changing reg in insn 441
changing reg in insn 440
changing reg in insn 439
changing reg in insn 438
changing reg in insn 442
changing reg in insn 443
changing reg in insn 445
changing reg in insn 448
changing reg in insn 449
changing reg in insn 456
changing reg in insn 454
changing reg in insn 453
changing reg in insn 452
changing reg in insn 451
changing reg in insn 450
changing reg in insn 457
changing reg in insn 455
changing reg in insn 454
changing reg in insn 453
changing reg in insn 452
changing reg in insn 451
changing reg in insn 455
changing reg in insn 456
changing reg in insn 458
changing reg in insn 461
changing reg in insn 462
changing reg in insn 469
changing reg in insn 467
changing reg in insn 466
changing reg in insn 465
changing reg in insn 464
changing reg in insn 463
changing reg in insn 470
changing reg in insn 468
changing reg in insn 467
changing reg in insn 466
changing reg in insn 465
changing reg in insn 464
changing reg in insn 468
changing reg in insn 469
changing reg in insn 471
changing reg in insn 474
changing reg in insn 475
changing reg in insn 482
changing reg in insn 480
changing reg in insn 479
changing reg in insn 478
changing reg in insn 477
changing reg in insn 476
changing reg in insn 483
changing reg in insn 481
changing reg in insn 480
changing reg in insn 479
changing reg in insn 478
changing reg in insn 477
changing reg in insn 481
changing reg in insn 482
changing reg in insn 484
changing reg in insn 486
changing reg in insn 487
changing reg in insn 488
changing reg in insn 489
changing reg in insn 496
changing reg in insn 494
changing reg in insn 493
changing reg in insn 492
changing reg in insn 491
changing reg in insn 490
changing reg in insn 497
changing reg in insn 495
changing reg in insn 494
changing reg in insn 493
changing reg in insn 492
changing reg in insn 491
changing reg in insn 495
changing reg in insn 496
changing reg in insn 498
changing reg in insn 501
changing reg in insn 502
changing reg in insn 509
changing reg in insn 507
changing reg in insn 506
changing reg in insn 505
changing reg in insn 504
changing reg in insn 503
changing reg in insn 510
changing reg in insn 508
changing reg in insn 507
changing reg in insn 506
changing reg in insn 505
changing reg in insn 504
changing reg in insn 508
changing reg in insn 509
changing reg in insn 511
changing reg in insn 514
changing reg in insn 515
changing reg in insn 522
changing reg in insn 520
changing reg in insn 519
changing reg in insn 518
changing reg in insn 517
changing reg in insn 516
changing reg in insn 523
changing reg in insn 521
changing reg in insn 520
changing reg in insn 519
changing reg in insn 518
changing reg in insn 517
changing reg in insn 521
changing reg in insn 522
changing reg in insn 524
changing reg in insn 527
changing reg in insn 528
changing reg in insn 535
changing reg in insn 533
changing reg in insn 532
changing reg in insn 531
changing reg in insn 530
changing reg in insn 529
changing reg in insn 536
changing reg in insn 534
changing reg in insn 533
changing reg in insn 532
changing reg in insn 531
changing reg in insn 530
changing reg in insn 534
changing reg in insn 535
changing reg in insn 537
changing reg in insn 540
changing reg in insn 541
changing reg in insn 548
changing reg in insn 546
changing reg in insn 545
changing reg in insn 544
changing reg in insn 543
changing reg in insn 542
changing reg in insn 549
changing reg in insn 547
changing reg in insn 546
changing reg in insn 545
changing reg in insn 544
changing reg in insn 543
changing reg in insn 547
changing reg in insn 548
changing reg in insn 550
changing reg in insn 553
changing reg in insn 554
changing reg in insn 556
changing reg in insn 559
changing reg in insn 560
changing reg in insn 562
changing reg in insn 565
changing reg in insn 566
changing reg in insn 568
changing reg in insn 571
changing reg in insn 572
changing reg in insn 574
changing reg in insn 577
changing reg in insn 578
changing reg in insn 580
changing reg in insn 583
changing reg in insn 584
changing reg in insn 586
changing reg in insn 589
changing reg in insn 590
changing reg in insn 592
changing reg in insn 595
changing reg in insn 596
changing reg in insn 598
changing reg in insn 601
changing reg in insn 602
changing reg in insn 604
changing reg in insn 607
changing reg in insn 608
changing reg in insn 610
changing reg in insn 613
changing reg in insn 614
changing reg in insn 616
changing reg in insn 619
changing reg in insn 620
changing reg in insn 622
changing reg in insn 625
changing reg in insn 626
changing reg in insn 628
changing reg in insn 631
changing reg in insn 632
changing reg in insn 634
changing reg in insn 637
changing reg in insn 638
changing reg in insn 640
changing reg in insn 642
changing reg in insn 643
changing reg in insn 644
changing reg in insn 645
changing reg in insn 647
changing reg in insn 649
changing reg in insn 650
changing reg in insn 651
changing reg in insn 652
changing reg in insn 654
changing reg in insn 656
changing reg in insn 657
changing reg in insn 658
changing reg in insn 659
changing reg in insn 661
changing reg in insn 663
changing reg in insn 664
changing reg in insn 665
changing reg in insn 666
changing reg in insn 668
changing reg in insn 671
changing reg in insn 672
changing reg in insn 674
changing reg in insn 677
changing reg in insn 678
changing reg in insn 680
changing reg in insn 683
changing reg in insn 684
changing reg in insn 686
changing reg in insn 691
changing reg in insn 692
changing reg in insn 696
changing reg in insn 697
changing reg in insn 699
changing reg in insn 700
changing reg in insn 702
changing reg in insn 703
changing reg in insn 701
changing reg in insn 702
changing reg in insn 721
changing reg in insn 722
changing reg in insn 727
changing reg in insn 728
changing reg in insn 733
changing reg in insn 734
changing reg in insn 739
changing reg in insn 740
changing reg in insn 745
changing reg in insn 746
changing reg in insn 751
changing reg in insn 752
deleting insn with uid = 777.
deleting insn with uid = 779.
deleting insn with uid = 781.
deleting insn with uid = 783.
deleting insn with uid = 785.
deleting insn with uid = 787.
deleting insn with uid = 789.
deleting insn with uid = 791.
deleting insn with uid = 793.
deleting insn with uid = 795.
deleting insn with uid = 797.
deleting insn with uid = 799.
deleting insn with uid = 801.
deleting insn with uid = 803.
deleting insn with uid = 805.
deleting insn with uid = 807.
deleting insn with uid = 809.
deleting insn with uid = 811.
deleting insn with uid = 813.
deleting insn with uid = 815.
deleting insn with uid = 817.
deleting insn with uid = 821.
deleting insn with uid = 823.
deleting insn with uid = 827.
deleting insn with uid = 829.
deleting insn with uid = 834.
deleting insn with uid = 836.
deleting insn with uid = 841.
deleting insn with uid = 843.
deleting insn with uid = 324.
deleting insn with uid = 337.
deleting insn with uid = 351.
deleting insn with uid = 364.
deleting insn with uid = 377.
deleting insn with uid = 390.
deleting insn with uid = 403.
deleting insn with uid = 416.
deleting insn with uid = 430.
deleting insn with uid = 443.
deleting insn with uid = 456.
deleting insn with uid = 469.
deleting insn with uid = 482.
deleting insn with uid = 496.
deleting insn with uid = 509.
deleting insn with uid = 522.
deleting insn with uid = 535.
deleting insn with uid = 548.
deleting insn with uid = 849.
deleting insn with uid = 851.
deleting insn with uid = 853.
deleting insn with uid = 855.
deleting insn with uid = 857.
deleting insn with uid = 859.
deleting insn with uid = 861.
deleting insn with uid = 863.
deleting insn with uid = 865.
deleting insn with uid = 867.
deleting insn with uid = 869.
deleting insn with uid = 871.
deleting insn with uid = 873.
deleting insn with uid = 875.
deleting insn with uid = 877.
deleting insn with uid = 879.
deleting insn with uid = 881.
deleting insn with uid = 883.
deleting insn with uid = 885.
deleting insn with uid = 887.
deleting insn with uid = 889.
deleting insn with uid = 891.
deleting insn with uid = 893.
starting the processing of deferred insns
ending the processing of deferred insns


void init(Data_file_header*, Data_block_header*, Procpar_info*, Preprocess*, IOFiles*, InFile_struct*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 17[flags] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={462d,498u} r1={96d,132u,106e} r2={11d,11u} r4={10d,10u} r5={10d,10u} r6={1d,218u} r7={1d,26u} r17={239d,8u} r20={1d,1u,76e} r21={23d,22u} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d,1u} r38={1d,1u} 
;;    total ref usage 1983{863d,938u,182e} in 767{767 regular + 0 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8] 38 [r9]
;; lr  def 	
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])
        (reg:DI 5 di [ main_header ])) sim2fitman_sup.cpp:256 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])
        (reg:DI 4 si [ block_header ])) sim2fitman_sup.cpp:256 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
        (reg:DI 1 dx [ procpar_info ])) sim2fitman_sup.cpp:256 89 {*movdi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
        (reg:DI 2 cx [ preprocess ])) sim2fitman_sup.cpp:256 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])
        (reg:DI 37 r8 [ io_filenames ])) sim2fitman_sup.cpp:256 89 {*movdi_internal}
     (nil))
(insn 7 6 8 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 infile_struct+0 S8 A64])
        (reg:DI 38 r9 [ infile_struct ])) sim2fitman_sup.cpp:256 89 {*movdi_internal}
     (nil))
(note 8 7 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 711 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:260 90 {*movsi_internal}
     (nil))
;;  succ:       3 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;;              25 [100.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 711 11 12 3 71 "" [1 uses])
(note 12 711 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:260 7 {*cmpsi_1}
     (nil))
(jump_insn 14 13 15 3 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 714)
            (pc))) sim2fitman_sup.cpp:260 612 {*jcc_1}
     (nil)
 -> 714)
;;  succ:       26
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg:SI 0 ax [316])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:263 90 {*movsi_internal}
     (nil))
(insn 17 16 18 4 (set (reg:DI 0 ax [orig:87 D.6528 ] [87])
        (sign_extend:DI (reg:SI 0 ax [316]))) sim2fitman_sup.cpp:263 142 {*extendsidi2_rex64}
     (nil))
(insn 18 17 778 4 (parallel [
            (set (reg:DI 0 ax [orig:88 D.6528 ] [88])
                (ashift:DI (reg:DI 0 ax [orig:88 D.6528 ] [88])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:263 512 {*ashldi3_1}
     (nil))
(insn 778 18 19 4 (set (reg:DI 1 dx [orig:88 D.6528 ] [88])
        (reg:DI 0 ax [orig:88 D.6528 ] [88])) sim2fitman_sup.cpp:263 89 {*movdi_internal}
     (nil))
(insn 19 778 20 4 (set (reg/f:DI 0 ax [317])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:263 89 {*movdi_internal}
     (nil))
(insn 20 19 21 4 (parallel [
            (set (reg/f:DI 0 ax [orig:89 D.6529 ] [89])
                (plus:DI (reg/f:DI 0 ax [317])
                    (reg:DI 1 dx [orig:88 D.6528 ] [88])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:263 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:88 D.6528 ] [88]))
        (nil)))
(insn 21 20 22 4 (set (reg:SF 21 xmm0 [318])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:263 129 {*movsf_internal}
     (nil))
(insn 22 21 23 4 (set (mem/j:SF (reg/f:DI 0 ax [orig:89 D.6529 ] [89]) [0 _22->acquision_time+0 S4 A64])
        (reg:SF 21 xmm0 [318])) sim2fitman_sup.cpp:263 129 {*movsf_internal}
     (nil))
(insn 23 22 24 4 (set (reg:SI 0 ax [319])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:264 90 {*movsi_internal}
     (nil))
(insn 24 23 25 4 (set (reg:DI 0 ax [orig:90 D.6528 ] [90])
        (sign_extend:DI (reg:SI 0 ax [319]))) sim2fitman_sup.cpp:264 142 {*extendsidi2_rex64}
     (nil))
(insn 25 24 780 4 (parallel [
            (set (reg:DI 0 ax [orig:91 D.6528 ] [91])
                (ashift:DI (reg:DI 0 ax [orig:91 D.6528 ] [91])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:264 512 {*ashldi3_1}
     (nil))
(insn 780 25 26 4 (set (reg:DI 1 dx [orig:91 D.6528 ] [91])
        (reg:DI 0 ax [orig:91 D.6528 ] [91])) sim2fitman_sup.cpp:264 89 {*movdi_internal}
     (nil))
(insn 26 780 27 4 (set (reg/f:DI 0 ax [320])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:264 89 {*movdi_internal}
     (nil))
(insn 27 26 28 4 (parallel [
            (set (reg/f:DI 0 ax [orig:92 D.6529 ] [92])
                (plus:DI (reg/f:DI 0 ax [320])
                    (reg:DI 1 dx [orig:91 D.6528 ] [91])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:264 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:91 D.6528 ] [91]))
        (nil)))
(insn 28 27 29 4 (set (reg:SF 21 xmm0 [321])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:264 129 {*movsf_internal}
     (nil))
(insn 29 28 30 4 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:92 D.6529 ] [92])
                (const_int 320 [0x140])) [0 _26->filter+0 S4 A64])
        (reg:SF 21 xmm0 [321])) sim2fitman_sup.cpp:264 129 {*movsf_internal}
     (nil))
(insn 30 29 31 4 (set (reg:SI 0 ax [322])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:265 90 {*movsi_internal}
     (nil))
(insn 31 30 32 4 (set (reg:DI 0 ax [orig:93 D.6528 ] [93])
        (sign_extend:DI (reg:SI 0 ax [322]))) sim2fitman_sup.cpp:265 142 {*extendsidi2_rex64}
     (nil))
(insn 32 31 782 4 (parallel [
            (set (reg:DI 0 ax [orig:94 D.6528 ] [94])
                (ashift:DI (reg:DI 0 ax [orig:94 D.6528 ] [94])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:265 512 {*ashldi3_1}
     (nil))
(insn 782 32 33 4 (set (reg:DI 1 dx [orig:94 D.6528 ] [94])
        (reg:DI 0 ax [orig:94 D.6528 ] [94])) sim2fitman_sup.cpp:265 89 {*movdi_internal}
     (nil))
(insn 33 782 34 4 (set (reg/f:DI 0 ax [323])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:265 89 {*movdi_internal}
     (nil))
(insn 34 33 35 4 (parallel [
            (set (reg/f:DI 0 ax [orig:95 D.6529 ] [95])
                (plus:DI (reg/f:DI 0 ax [323])
                    (reg:DI 1 dx [orig:94 D.6528 ] [94])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:265 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:94 D.6528 ] [94]))
        (nil)))
(insn 35 34 36 4 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:95 D.6529 ] [95])
                (const_int 324 [0x144])) [0 _30->num_transients+0 S4 A32])
        (const_int 1 [0x1])) sim2fitman_sup.cpp:265 90 {*movsi_internal}
     (nil))
(insn 36 35 37 4 (set (reg:SI 0 ax [324])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:266 90 {*movsi_internal}
     (nil))
(insn 37 36 38 4 (set (reg:DI 0 ax [orig:96 D.6528 ] [96])
        (sign_extend:DI (reg:SI 0 ax [324]))) sim2fitman_sup.cpp:266 142 {*extendsidi2_rex64}
     (nil))
(insn 38 37 784 4 (parallel [
            (set (reg:DI 0 ax [orig:97 D.6528 ] [97])
                (ashift:DI (reg:DI 0 ax [orig:97 D.6528 ] [97])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:266 512 {*ashldi3_1}
     (nil))
(insn 784 38 39 4 (set (reg:DI 1 dx [orig:97 D.6528 ] [97])
        (reg:DI 0 ax [orig:97 D.6528 ] [97])) sim2fitman_sup.cpp:266 89 {*movdi_internal}
     (nil))
(insn 39 784 40 4 (set (reg/f:DI 0 ax [325])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:266 89 {*movdi_internal}
     (nil))
(insn 40 39 41 4 (parallel [
            (set (reg/f:DI 0 ax [orig:98 D.6529 ] [98])
                (plus:DI (reg/f:DI 0 ax [325])
                    (reg:DI 1 dx [orig:97 D.6528 ] [97])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:266 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:97 D.6528 ] [97]))
        (nil)))
(insn 41 40 42 4 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:98 D.6529 ] [98])
                (const_int 328 [0x148])) [0 _34->num_points+0 S4 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:266 90 {*movsi_internal}
     (nil))
(insn 42 41 43 4 (set (reg:SI 0 ax [326])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:267 90 {*movsi_internal}
     (nil))
(insn 43 42 44 4 (set (reg:DI 0 ax [orig:99 D.6528 ] [99])
        (sign_extend:DI (reg:SI 0 ax [326]))) sim2fitman_sup.cpp:267 142 {*extendsidi2_rex64}
     (nil))
(insn 44 43 786 4 (parallel [
            (set (reg:DI 0 ax [orig:100 D.6528 ] [100])
                (ashift:DI (reg:DI 0 ax [orig:100 D.6528 ] [100])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:267 512 {*ashldi3_1}
     (nil))
(insn 786 44 45 4 (set (reg:DI 1 dx [orig:100 D.6528 ] [100])
        (reg:DI 0 ax [orig:100 D.6528 ] [100])) sim2fitman_sup.cpp:267 89 {*movdi_internal}
     (nil))
(insn 45 786 46 4 (set (reg/f:DI 0 ax [327])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:267 89 {*movdi_internal}
     (nil))
(insn 46 45 47 4 (parallel [
            (set (reg/f:DI 0 ax [orig:101 D.6529 ] [101])
                (plus:DI (reg/f:DI 0 ax [327])
                    (reg:DI 1 dx [orig:100 D.6528 ] [100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:267 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:100 D.6528 ] [100]))
        (nil)))
(insn 47 46 48 4 (set (reg:DF 21 xmm0 [328])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC17") [flags 0x2]) [0  S8 A64])) sim2fitman_sup.cpp:267 128 {*movdf_internal}
     (nil))
(insn 48 47 49 4 (set (mem/j:DF (plus:DI (reg/f:DI 0 ax [orig:101 D.6529 ] [101])
                (const_int 336 [0x150])) [0 _38->main_frequency+0 S8 A64])
        (reg:DF 21 xmm0 [328])) sim2fitman_sup.cpp:267 128 {*movdf_internal}
     (nil))
(insn 49 48 50 4 (set (reg:SI 0 ax [329])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:268 90 {*movsi_internal}
     (nil))
(insn 50 49 51 4 (set (reg:DI 0 ax [orig:102 D.6528 ] [102])
        (sign_extend:DI (reg:SI 0 ax [329]))) sim2fitman_sup.cpp:268 142 {*extendsidi2_rex64}
     (nil))
(insn 51 50 788 4 (parallel [
            (set (reg:DI 0 ax [orig:103 D.6528 ] [103])
                (ashift:DI (reg:DI 0 ax [orig:103 D.6528 ] [103])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:268 512 {*ashldi3_1}
     (nil))
(insn 788 51 52 4 (set (reg:DI 1 dx [orig:103 D.6528 ] [103])
        (reg:DI 0 ax [orig:103 D.6528 ] [103])) sim2fitman_sup.cpp:268 89 {*movdi_internal}
     (nil))
(insn 52 788 53 4 (set (reg/f:DI 0 ax [330])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:268 89 {*movdi_internal}
     (nil))
(insn 53 52 54 4 (parallel [
            (set (reg/f:DI 0 ax [orig:104 D.6529 ] [104])
                (plus:DI (reg/f:DI 0 ax [330])
                    (reg:DI 1 dx [orig:103 D.6528 ] [103])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:268 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:103 D.6528 ] [103]))
        (nil)))
(insn 54 53 55 4 (set (reg:DF 21 xmm0 [331])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC17") [flags 0x2]) [0  S8 A64])) sim2fitman_sup.cpp:268 128 {*movdf_internal}
     (nil))
(insn 55 54 56 4 (set (mem/j:DF (plus:DI (reg/f:DI 0 ax [orig:104 D.6529 ] [104])
                (const_int 344 [0x158])) [0 _42->offset_frequency+0 S8 A64])
        (reg:DF 21 xmm0 [331])) sim2fitman_sup.cpp:268 128 {*movdf_internal}
     (nil))
(insn 56 55 57 4 (set (reg:SI 0 ax [332])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:269 90 {*movsi_internal}
     (nil))
(insn 57 56 58 4 (set (reg:DI 0 ax [orig:105 D.6528 ] [105])
        (sign_extend:DI (reg:SI 0 ax [332]))) sim2fitman_sup.cpp:269 142 {*extendsidi2_rex64}
     (nil))
(insn 58 57 790 4 (parallel [
            (set (reg:DI 0 ax [orig:106 D.6528 ] [106])
                (ashift:DI (reg:DI 0 ax [orig:106 D.6528 ] [106])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:269 512 {*ashldi3_1}
     (nil))
(insn 790 58 59 4 (set (reg:DI 1 dx [orig:106 D.6528 ] [106])
        (reg:DI 0 ax [orig:106 D.6528 ] [106])) sim2fitman_sup.cpp:269 89 {*movdi_internal}
     (nil))
(insn 59 790 60 4 (set (reg/f:DI 0 ax [333])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:269 89 {*movdi_internal}
     (nil))
(insn 60 59 61 4 (parallel [
            (set (reg/f:DI 0 ax [orig:107 D.6529 ] [107])
                (plus:DI (reg/f:DI 0 ax [333])
                    (reg:DI 1 dx [orig:106 D.6528 ] [106])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:269 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:106 D.6528 ] [106]))
        (nil)))
(insn 61 60 62 4 (set (reg:SF 21 xmm0 [334])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:269 129 {*movsf_internal}
     (nil))
(insn 62 61 63 4 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:107 D.6529 ] [107])
                (const_int 352 [0x160])) [0 _46->te+0 S4 A64])
        (reg:SF 21 xmm0 [334])) sim2fitman_sup.cpp:269 129 {*movsf_internal}
     (nil))
(insn 63 62 64 4 (set (reg:SI 0 ax [335])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:270 90 {*movsi_internal}
     (nil))
(insn 64 63 65 4 (set (reg:DI 0 ax [orig:108 D.6528 ] [108])
        (sign_extend:DI (reg:SI 0 ax [335]))) sim2fitman_sup.cpp:270 142 {*extendsidi2_rex64}
     (nil))
(insn 65 64 792 4 (parallel [
            (set (reg:DI 0 ax [orig:109 D.6528 ] [109])
                (ashift:DI (reg:DI 0 ax [orig:109 D.6528 ] [109])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:270 512 {*ashldi3_1}
     (nil))
(insn 792 65 66 4 (set (reg:DI 1 dx [orig:109 D.6528 ] [109])
        (reg:DI 0 ax [orig:109 D.6528 ] [109])) sim2fitman_sup.cpp:270 89 {*movdi_internal}
     (nil))
(insn 66 792 67 4 (set (reg/f:DI 0 ax [336])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:270 89 {*movdi_internal}
     (nil))
(insn 67 66 68 4 (parallel [
            (set (reg/f:DI 0 ax [orig:110 D.6529 ] [110])
                (plus:DI (reg/f:DI 0 ax [336])
                    (reg:DI 1 dx [orig:109 D.6528 ] [109])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:270 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:109 D.6528 ] [109]))
        (nil)))
(insn 68 67 69 4 (set (reg:SF 21 xmm0 [337])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:270 129 {*movsf_internal}
     (nil))
(insn 69 68 70 4 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:110 D.6529 ] [110])
                (const_int 356 [0x164])) [0 _50->tr+0 S4 A32])
        (reg:SF 21 xmm0 [337])) sim2fitman_sup.cpp:270 129 {*movsf_internal}
     (nil))
(insn 70 69 71 4 (set (reg:SI 0 ax [338])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:271 90 {*movsi_internal}
     (nil))
(insn 71 70 72 4 (set (reg:DI 0 ax [orig:111 D.6528 ] [111])
        (sign_extend:DI (reg:SI 0 ax [338]))) sim2fitman_sup.cpp:271 142 {*extendsidi2_rex64}
     (nil))
(insn 72 71 794 4 (parallel [
            (set (reg:DI 0 ax [orig:112 D.6528 ] [112])
                (ashift:DI (reg:DI 0 ax [orig:112 D.6528 ] [112])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:271 512 {*ashldi3_1}
     (nil))
(insn 794 72 73 4 (set (reg:DI 1 dx [orig:112 D.6528 ] [112])
        (reg:DI 0 ax [orig:112 D.6528 ] [112])) sim2fitman_sup.cpp:271 89 {*movdi_internal}
     (nil))
(insn 73 794 74 4 (set (reg/f:DI 0 ax [339])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:271 89 {*movdi_internal}
     (nil))
(insn 74 73 75 4 (parallel [
            (set (reg/f:DI 0 ax [orig:113 D.6529 ] [113])
                (plus:DI (reg/f:DI 0 ax [339])
                    (reg:DI 1 dx [orig:112 D.6528 ] [112])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:271 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:112 D.6528 ] [112]))
        (nil)))
(insn 75 74 76 4 (set (reg:SF 21 xmm0 [340])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:271 129 {*movsf_internal}
     (nil))
(insn 76 75 77 4 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:113 D.6529 ] [113])
                (const_int 360 [0x168])) [0 _54->gain+0 S4 A64])
        (reg:SF 21 xmm0 [340])) sim2fitman_sup.cpp:271 129 {*movsf_internal}
     (nil))
(insn 77 76 78 4 (set (reg:SI 0 ax [341])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:272 90 {*movsi_internal}
     (nil))
(insn 78 77 79 4 (set (reg:DI 0 ax [orig:114 D.6528 ] [114])
        (sign_extend:DI (reg:SI 0 ax [341]))) sim2fitman_sup.cpp:272 142 {*extendsidi2_rex64}
     (nil))
(insn 79 78 796 4 (parallel [
            (set (reg:DI 0 ax [orig:115 D.6528 ] [115])
                (ashift:DI (reg:DI 0 ax [orig:115 D.6528 ] [115])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:272 512 {*ashldi3_1}
     (nil))
(insn 796 79 80 4 (set (reg:DI 1 dx [orig:115 D.6528 ] [115])
        (reg:DI 0 ax [orig:115 D.6528 ] [115])) sim2fitman_sup.cpp:272 89 {*movdi_internal}
     (nil))
(insn 80 796 81 4 (set (reg/f:DI 0 ax [342])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:272 89 {*movdi_internal}
     (nil))
(insn 81 80 82 4 (parallel [
            (set (reg/f:DI 0 ax [orig:116 D.6529 ] [116])
                (plus:DI (reg/f:DI 0 ax [342])
                    (reg:DI 1 dx [orig:115 D.6528 ] [115])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:272 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:115 D.6528 ] [115]))
        (nil)))
(insn 82 81 83 4 (set (reg:SF 21 xmm0 [343])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:272 129 {*movsf_internal}
     (nil))
(insn 83 82 84 4 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:116 D.6529 ] [116])
                (const_int 364 [0x16c])) [0 _58->pos1+0 S4 A32])
        (reg:SF 21 xmm0 [343])) sim2fitman_sup.cpp:272 129 {*movsf_internal}
     (nil))
(insn 84 83 85 4 (set (reg:SI 0 ax [344])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:273 90 {*movsi_internal}
     (nil))
(insn 85 84 86 4 (set (reg:DI 0 ax [orig:117 D.6528 ] [117])
        (sign_extend:DI (reg:SI 0 ax [344]))) sim2fitman_sup.cpp:273 142 {*extendsidi2_rex64}
     (nil))
(insn 86 85 798 4 (parallel [
            (set (reg:DI 0 ax [orig:118 D.6528 ] [118])
                (ashift:DI (reg:DI 0 ax [orig:118 D.6528 ] [118])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:273 512 {*ashldi3_1}
     (nil))
(insn 798 86 87 4 (set (reg:DI 1 dx [orig:118 D.6528 ] [118])
        (reg:DI 0 ax [orig:118 D.6528 ] [118])) sim2fitman_sup.cpp:273 89 {*movdi_internal}
     (nil))
(insn 87 798 88 4 (set (reg/f:DI 0 ax [345])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:273 89 {*movdi_internal}
     (nil))
(insn 88 87 89 4 (parallel [
            (set (reg/f:DI 0 ax [orig:119 D.6529 ] [119])
                (plus:DI (reg/f:DI 0 ax [345])
                    (reg:DI 1 dx [orig:118 D.6528 ] [118])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:273 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:118 D.6528 ] [118]))
        (nil)))
(insn 89 88 90 4 (set (reg:SF 21 xmm0 [346])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:273 129 {*movsf_internal}
     (nil))
(insn 90 89 91 4 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:119 D.6529 ] [119])
                (const_int 368 [0x170])) [0 _62->pos2+0 S4 A64])
        (reg:SF 21 xmm0 [346])) sim2fitman_sup.cpp:273 129 {*movsf_internal}
     (nil))
(insn 91 90 92 4 (set (reg:SI 0 ax [347])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:274 90 {*movsi_internal}
     (nil))
(insn 92 91 93 4 (set (reg:DI 0 ax [orig:120 D.6528 ] [120])
        (sign_extend:DI (reg:SI 0 ax [347]))) sim2fitman_sup.cpp:274 142 {*extendsidi2_rex64}
     (nil))
(insn 93 92 800 4 (parallel [
            (set (reg:DI 0 ax [orig:121 D.6528 ] [121])
                (ashift:DI (reg:DI 0 ax [orig:121 D.6528 ] [121])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:274 512 {*ashldi3_1}
     (nil))
(insn 800 93 94 4 (set (reg:DI 1 dx [orig:121 D.6528 ] [121])
        (reg:DI 0 ax [orig:121 D.6528 ] [121])) sim2fitman_sup.cpp:274 89 {*movdi_internal}
     (nil))
(insn 94 800 95 4 (set (reg/f:DI 0 ax [348])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:274 89 {*movdi_internal}
     (nil))
(insn 95 94 96 4 (parallel [
            (set (reg/f:DI 0 ax [orig:122 D.6529 ] [122])
                (plus:DI (reg/f:DI 0 ax [348])
                    (reg:DI 1 dx [orig:121 D.6528 ] [121])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:274 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:121 D.6528 ] [121]))
        (nil)))
(insn 96 95 97 4 (set (reg:SF 21 xmm0 [349])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:274 129 {*movsf_internal}
     (nil))
(insn 97 96 98 4 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:122 D.6529 ] [122])
                (const_int 372 [0x174])) [0 _66->pos3+0 S4 A32])
        (reg:SF 21 xmm0 [349])) sim2fitman_sup.cpp:274 129 {*movsf_internal}
     (nil))
(insn 98 97 99 4 (set (reg:SI 0 ax [350])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:275 90 {*movsi_internal}
     (nil))
(insn 99 98 100 4 (set (reg:DI 0 ax [orig:123 D.6528 ] [123])
        (sign_extend:DI (reg:SI 0 ax [350]))) sim2fitman_sup.cpp:275 142 {*extendsidi2_rex64}
     (nil))
(insn 100 99 802 4 (parallel [
            (set (reg:DI 0 ax [orig:124 D.6528 ] [124])
                (ashift:DI (reg:DI 0 ax [orig:124 D.6528 ] [124])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:275 512 {*ashldi3_1}
     (nil))
(insn 802 100 101 4 (set (reg:DI 1 dx [orig:124 D.6528 ] [124])
        (reg:DI 0 ax [orig:124 D.6528 ] [124])) sim2fitman_sup.cpp:275 89 {*movdi_internal}
     (nil))
(insn 101 802 102 4 (set (reg/f:DI 0 ax [351])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:275 89 {*movdi_internal}
     (nil))
(insn 102 101 103 4 (parallel [
            (set (reg/f:DI 0 ax [orig:125 D.6529 ] [125])
                (plus:DI (reg/f:DI 0 ax [351])
                    (reg:DI 1 dx [orig:124 D.6528 ] [124])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:275 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:124 D.6528 ] [124]))
        (nil)))
(insn 103 102 104 4 (set (reg:SF 21 xmm0 [352])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:275 129 {*movsf_internal}
     (nil))
(insn 104 103 105 4 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:125 D.6529 ] [125])
                (const_int 376 [0x178])) [0 _70->vox1+0 S4 A64])
        (reg:SF 21 xmm0 [352])) sim2fitman_sup.cpp:275 129 {*movsf_internal}
     (nil))
(insn 105 104 106 4 (set (reg:SI 0 ax [353])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:276 90 {*movsi_internal}
     (nil))
(insn 106 105 107 4 (set (reg:DI 0 ax [orig:126 D.6528 ] [126])
        (sign_extend:DI (reg:SI 0 ax [353]))) sim2fitman_sup.cpp:276 142 {*extendsidi2_rex64}
     (nil))
(insn 107 106 804 4 (parallel [
            (set (reg:DI 0 ax [orig:127 D.6528 ] [127])
                (ashift:DI (reg:DI 0 ax [orig:127 D.6528 ] [127])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:276 512 {*ashldi3_1}
     (nil))
(insn 804 107 108 4 (set (reg:DI 1 dx [orig:127 D.6528 ] [127])
        (reg:DI 0 ax [orig:127 D.6528 ] [127])) sim2fitman_sup.cpp:276 89 {*movdi_internal}
     (nil))
(insn 108 804 109 4 (set (reg/f:DI 0 ax [354])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:276 89 {*movdi_internal}
     (nil))
(insn 109 108 110 4 (parallel [
            (set (reg/f:DI 0 ax [orig:128 D.6529 ] [128])
                (plus:DI (reg/f:DI 0 ax [354])
                    (reg:DI 1 dx [orig:127 D.6528 ] [127])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:276 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:127 D.6528 ] [127]))
        (nil)))
(insn 110 109 111 4 (set (reg:SF 21 xmm0 [355])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:276 129 {*movsf_internal}
     (nil))
(insn 111 110 112 4 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:128 D.6529 ] [128])
                (const_int 380 [0x17c])) [0 _74->vox2+0 S4 A32])
        (reg:SF 21 xmm0 [355])) sim2fitman_sup.cpp:276 129 {*movsf_internal}
     (nil))
(insn 112 111 113 4 (set (reg:SI 0 ax [356])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:277 90 {*movsi_internal}
     (nil))
(insn 113 112 114 4 (set (reg:DI 0 ax [orig:129 D.6528 ] [129])
        (sign_extend:DI (reg:SI 0 ax [356]))) sim2fitman_sup.cpp:277 142 {*extendsidi2_rex64}
     (nil))
(insn 114 113 806 4 (parallel [
            (set (reg:DI 0 ax [orig:130 D.6528 ] [130])
                (ashift:DI (reg:DI 0 ax [orig:130 D.6528 ] [130])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:277 512 {*ashldi3_1}
     (nil))
(insn 806 114 115 4 (set (reg:DI 1 dx [orig:130 D.6528 ] [130])
        (reg:DI 0 ax [orig:130 D.6528 ] [130])) sim2fitman_sup.cpp:277 89 {*movdi_internal}
     (nil))
(insn 115 806 116 4 (set (reg/f:DI 0 ax [357])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:277 89 {*movdi_internal}
     (nil))
(insn 116 115 117 4 (parallel [
            (set (reg/f:DI 0 ax [orig:131 D.6529 ] [131])
                (plus:DI (reg/f:DI 0 ax [357])
                    (reg:DI 1 dx [orig:130 D.6528 ] [130])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:277 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:130 D.6528 ] [130]))
        (nil)))
(insn 117 116 118 4 (set (reg:SF 21 xmm0 [358])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:277 129 {*movsf_internal}
     (nil))
(insn 118 117 119 4 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:131 D.6529 ] [131])
                (const_int 384 [0x180])) [0 _78->vox3+0 S4 A64])
        (reg:SF 21 xmm0 [358])) sim2fitman_sup.cpp:277 129 {*movsf_internal}
     (nil))
(insn 119 118 120 4 (set (reg:SI 0 ax [359])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:278 90 {*movsi_internal}
     (nil))
(insn 120 119 121 4 (set (reg:DI 0 ax [orig:132 D.6528 ] [132])
        (sign_extend:DI (reg:SI 0 ax [359]))) sim2fitman_sup.cpp:278 142 {*extendsidi2_rex64}
     (nil))
(insn 121 120 808 4 (parallel [
            (set (reg:DI 0 ax [orig:133 D.6528 ] [133])
                (ashift:DI (reg:DI 0 ax [orig:133 D.6528 ] [133])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:278 512 {*ashldi3_1}
     (nil))
(insn 808 121 122 4 (set (reg:DI 1 dx [orig:133 D.6528 ] [133])
        (reg:DI 0 ax [orig:133 D.6528 ] [133])) sim2fitman_sup.cpp:278 89 {*movdi_internal}
     (nil))
(insn 122 808 123 4 (set (reg/f:DI 0 ax [360])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:278 89 {*movdi_internal}
     (nil))
(insn 123 122 124 4 (parallel [
            (set (reg/f:DI 0 ax [orig:134 D.6529 ] [134])
                (plus:DI (reg/f:DI 0 ax [360])
                    (reg:DI 1 dx [orig:133 D.6528 ] [133])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:278 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:133 D.6528 ] [133]))
        (nil)))
(insn 124 123 125 4 (set (reg:DF 21 xmm0 [361])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC17") [flags 0x2]) [0  S8 A64])) sim2fitman_sup.cpp:278 128 {*movdf_internal}
     (nil))
(insn 125 124 126 4 (set (mem/j:DF (plus:DI (reg/f:DI 0 ax [orig:134 D.6529 ] [134])
                (const_int 392 [0x188])) [0 _82->span+0 S8 A64])
        (reg:DF 21 xmm0 [361])) sim2fitman_sup.cpp:278 128 {*movdf_internal}
     (nil))
(insn 126 125 127 4 (set (reg:SI 0 ax [362])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:279 90 {*movsi_internal}
     (nil))
(insn 127 126 128 4 (set (reg:DI 0 ax [orig:135 D.6528 ] [135])
        (sign_extend:DI (reg:SI 0 ax [362]))) sim2fitman_sup.cpp:279 142 {*extendsidi2_rex64}
     (nil))
(insn 128 127 810 4 (parallel [
            (set (reg:DI 0 ax [orig:136 D.6528 ] [136])
                (ashift:DI (reg:DI 0 ax [orig:136 D.6528 ] [136])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:279 512 {*ashldi3_1}
     (nil))
(insn 810 128 129 4 (set (reg:DI 1 dx [orig:136 D.6528 ] [136])
        (reg:DI 0 ax [orig:136 D.6528 ] [136])) sim2fitman_sup.cpp:279 89 {*movdi_internal}
     (nil))
(insn 129 810 130 4 (set (reg/f:DI 0 ax [363])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:279 89 {*movdi_internal}
     (nil))
(insn 130 129 131 4 (parallel [
            (set (reg/f:DI 0 ax [orig:137 D.6529 ] [137])
                (plus:DI (reg/f:DI 0 ax [363])
                    (reg:DI 1 dx [orig:136 D.6528 ] [136])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:279 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:136 D.6528 ] [136]))
        (nil)))
(insn 131 130 132 4 (set (reg:SF 21 xmm0 [364])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:279 129 {*movsf_internal}
     (nil))
(insn 132 131 133 4 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:137 D.6529 ] [137])
                (const_int 400 [0x190])) [0 _86->vtheta+0 S4 A64])
        (reg:SF 21 xmm0 [364])) sim2fitman_sup.cpp:279 129 {*movsf_internal}
     (nil))
(insn 133 132 134 4 (set (reg:SI 0 ax [365])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:280 90 {*movsi_internal}
     (nil))
(insn 134 133 135 4 (set (reg:DI 0 ax [orig:138 D.6528 ] [138])
        (sign_extend:DI (reg:SI 0 ax [365]))) sim2fitman_sup.cpp:280 142 {*extendsidi2_rex64}
     (nil))
(insn 135 134 812 4 (parallel [
            (set (reg:DI 0 ax [orig:139 D.6528 ] [139])
                (ashift:DI (reg:DI 0 ax [orig:139 D.6528 ] [139])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:280 512 {*ashldi3_1}
     (nil))
(insn 812 135 136 4 (set (reg:DI 1 dx [orig:139 D.6528 ] [139])
        (reg:DI 0 ax [orig:139 D.6528 ] [139])) sim2fitman_sup.cpp:280 89 {*movdi_internal}
     (nil))
(insn 136 812 137 4 (set (reg/f:DI 0 ax [366])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:280 89 {*movdi_internal}
     (nil))
(insn 137 136 138 4 (parallel [
            (set (reg/f:DI 0 ax [orig:140 D.6529 ] [140])
                (plus:DI (reg/f:DI 0 ax [366])
                    (reg:DI 1 dx [orig:139 D.6528 ] [139])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:280 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:139 D.6528 ] [139]))
        (nil)))
(insn 138 137 139 4 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:140 D.6529 ] [140])
                (const_int 508 [0x1fc])) [0 _90->nex+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:280 90 {*movsi_internal}
     (nil))
(insn 139 138 155 4 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:285 90 {*movsi_internal}
     (nil))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              6 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 141 367
(code_label 155 139 140 5 58 "" [1 uses])
(note 140 155 141 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 141 140 142 5 (set (reg:SI 0 ax [367])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:285 90 {*movsi_internal}
     (nil))
(insn 142 141 143 5 (set (reg:DI 0 ax [orig:141 D.6528 ] [141])
        (sign_extend:DI (reg:SI 0 ax [367]))) sim2fitman_sup.cpp:285 142 {*extendsidi2_rex64}
     (nil))
(insn 143 142 144 5 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:141 D.6528 ] [141])
            (const_int 4 [0x4]))) sim2fitman_sup.cpp:285 8 {*cmpdi_1}
     (nil))
(jump_insn 144 143 145 5 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 158)
            (pc))) sim2fitman_sup.cpp:285 612 {*jcc_1}
     (nil)
 -> 158)
;;  succ:       7
;;              6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 142 143 144 368 369 370 371
(note 145 144 146 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 146 145 147 6 (set (reg:SI 0 ax [368])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:286 90 {*movsi_internal}
     (nil))
(insn 147 146 148 6 (set (reg:DI 0 ax [orig:142 D.6528 ] [142])
        (sign_extend:DI (reg:SI 0 ax [368]))) sim2fitman_sup.cpp:286 142 {*extendsidi2_rex64}
     (nil))
(insn 148 147 814 6 (parallel [
            (set (reg:DI 0 ax [orig:143 D.6528 ] [143])
                (ashift:DI (reg:DI 0 ax [orig:143 D.6528 ] [143])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:286 512 {*ashldi3_1}
     (nil))
(insn 814 148 149 6 (set (reg:DI 1 dx [orig:143 D.6528 ] [143])
        (reg:DI 0 ax [orig:143 D.6528 ] [143])) sim2fitman_sup.cpp:286 89 {*movdi_internal}
     (nil))
(insn 149 814 150 6 (set (reg/f:DI 0 ax [369])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:286 89 {*movdi_internal}
     (nil))
(insn 150 149 151 6 (parallel [
            (set (reg/f:DI 1 dx [orig:144 D.6529 ] [144])
                (plus:DI (reg:DI 1 dx [orig:143 D.6528 ] [143])
                    (reg/f:DI 0 ax [369])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:286 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:143 D.6528 ] [143]))
        (nil)))
(insn 151 150 152 6 (set (reg:SI 0 ax [371])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:286 90 {*movsi_internal}
     (nil))
(insn 152 151 153 6 (set (reg:DI 0 ax [370])
        (sign_extend:DI (reg:SI 0 ax [371]))) sim2fitman_sup.cpp:286 142 {*extendsidi2_rex64}
     (nil))
(insn 153 152 154 6 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [orig:144 D.6529 ] [144])
                    (reg:DI 0 ax [370]))
                (const_int 388 [0x184])) [0 _96->padding_1 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:286 93 {*movqi_internal}
     (nil))
(insn 154 153 760 6 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:285 217 {*addsi_1}
     (nil))
(jump_insn 760 154 761 6 (set (pc)
        (label_ref 155)) sim2fitman_sup.cpp:285 654 {jump}
     (nil)
 -> 155)
;;  succ:       5 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 761 760 158)
;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 158 761 159 7 57 "" [1 uses])
(note 159 158 160 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 176 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:290 90 {*movsi_internal}
     (nil))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;;              9 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 145 372
(code_label 176 160 161 8 60 "" [1 uses])
(note 161 176 162 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 162 161 163 8 (set (reg:SI 0 ax [372])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:290 90 {*movsi_internal}
     (nil))
(insn 163 162 164 8 (set (reg:DI 0 ax [orig:145 D.6528 ] [145])
        (sign_extend:DI (reg:SI 0 ax [372]))) sim2fitman_sup.cpp:290 142 {*extendsidi2_rex64}
     (nil))
(insn 164 163 165 8 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:145 D.6528 ] [145])
            (const_int 52 [0x34]))) sim2fitman_sup.cpp:290 8 {*cmpdi_1}
     (nil))
(jump_insn 165 164 166 8 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 179)
            (pc))) sim2fitman_sup.cpp:290 612 {*jcc_1}
     (nil)
 -> 179)
;;  succ:       10
;;              9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 146 147 148 373 374 375 376
(note 166 165 167 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 167 166 168 9 (set (reg:SI 0 ax [373])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:291 90 {*movsi_internal}
     (nil))
(insn 168 167 169 9 (set (reg:DI 0 ax [orig:146 D.6528 ] [146])
        (sign_extend:DI (reg:SI 0 ax [373]))) sim2fitman_sup.cpp:291 142 {*extendsidi2_rex64}
     (nil))
(insn 169 168 816 9 (parallel [
            (set (reg:DI 0 ax [orig:147 D.6528 ] [147])
                (ashift:DI (reg:DI 0 ax [orig:147 D.6528 ] [147])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:291 512 {*ashldi3_1}
     (nil))
(insn 816 169 170 9 (set (reg:DI 1 dx [orig:147 D.6528 ] [147])
        (reg:DI 0 ax [orig:147 D.6528 ] [147])) sim2fitman_sup.cpp:291 89 {*movdi_internal}
     (nil))
(insn 170 816 171 9 (set (reg/f:DI 0 ax [374])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:291 89 {*movdi_internal}
     (nil))
(insn 171 170 172 9 (parallel [
            (set (reg/f:DI 1 dx [orig:148 D.6529 ] [148])
                (plus:DI (reg:DI 1 dx [orig:147 D.6528 ] [147])
                    (reg/f:DI 0 ax [374])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:291 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:147 D.6528 ] [147]))
        (nil)))
(insn 172 171 173 9 (set (reg:SI 0 ax [376])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:291 90 {*movsi_internal}
     (nil))
(insn 173 172 174 9 (set (reg:DI 0 ax [375])
        (sign_extend:DI (reg:SI 0 ax [376]))) sim2fitman_sup.cpp:291 142 {*extendsidi2_rex64}
     (nil))
(insn 174 173 175 9 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [orig:148 D.6529 ] [148])
                    (reg:DI 0 ax [375]))
                (const_int 8 [0x8])) [0 _103->ex_datetime S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:291 93 {*movqi_internal}
     (nil))
(insn 175 174 762 9 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:290 217 {*addsi_1}
     (nil))
(jump_insn 762 175 763 9 (set (pc)
        (label_ref 176)) sim2fitman_sup.cpp:290 654 {jump}
     (nil)
 -> 176)
;;  succ:       8 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 763 762 179)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 149 150 151 152 377 378
(code_label 179 763 180 10 59 "" [1 uses])
(note 180 179 181 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 181 180 182 10 (set (reg:SI 0 ax [377])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:293 90 {*movsi_internal}
     (nil))
(insn 182 181 183 10 (set (reg:DI 0 ax [orig:149 D.6528 ] [149])
        (sign_extend:DI (reg:SI 0 ax [377]))) sim2fitman_sup.cpp:293 142 {*extendsidi2_rex64}
     (nil))
(insn 183 182 818 10 (parallel [
            (set (reg:DI 0 ax [orig:150 D.6528 ] [150])
                (ashift:DI (reg:DI 0 ax [orig:150 D.6528 ] [150])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:293 512 {*ashldi3_1}
     (nil))
(insn 818 183 184 10 (set (reg:DI 1 dx [orig:150 D.6528 ] [150])
        (reg:DI 0 ax [orig:150 D.6528 ] [150])) sim2fitman_sup.cpp:293 89 {*movdi_internal}
     (nil))
(insn 184 818 185 10 (set (reg/f:DI 0 ax [378])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:293 89 {*movdi_internal}
     (nil))
(insn 185 184 186 10 (parallel [
            (set (reg/f:DI 0 ax [orig:151 D.6529 ] [151])
                (plus:DI (reg/f:DI 0 ax [378])
                    (reg:DI 1 dx [orig:150 D.6528 ] [150])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:293 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:150 D.6528 ] [150]))
        (nil)))
(insn 186 185 187 10 (parallel [
            (set (reg/f:DI 0 ax [orig:152 D.6530 ] [152])
                (plus:DI (reg/f:DI 0 ax [orig:151 D.6529 ] [151])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:293 218 {*adddi_1}
     (nil))
(insn 187 186 819 10 (set (reg:DI 2 cx [562])
        (const_int 2334399942965096270 [0x2065746144206f4e])) sim2fitman_sup.cpp:293 89 {*movdi_internal}
     (nil))
(insn 819 187 188 10 (set (mem:DI (reg/f:DI 0 ax [orig:152 D.6530 ] [152]) [0 MEM[(void *)_109]+0 S8 A8])
        (reg:DI 2 cx [562])) sim2fitman_sup.cpp:293 89 {*movdi_internal}
     (nil))
(insn 188 819 820 10 (set (reg:DI 4 si [563])
        (const_int 7809911822066218561 [0x6c62616c69617641])) sim2fitman_sup.cpp:293 89 {*movdi_internal}
     (nil))
(insn 820 188 189 10 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:152 D.6530 ] [152])
                (const_int 8 [0x8])) [0 MEM[(void *)_109]+8 S8 A8])
        (reg:DI 4 si [563])) sim2fitman_sup.cpp:293 89 {*movdi_internal}
     (nil))
(insn 189 820 190 10 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:152 D.6530 ] [152])
                (const_int 16 [0x10])) [0 MEM[(void *)_109]+16 S2 A8])
        (const_int 101 [0x65])) sim2fitman_sup.cpp:293 92 {*movhi_internal}
     (nil))
(insn 190 189 206 10 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:296 90 {*movsi_internal}
     (nil))
;;  succ:       11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;;              12 [100.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 153 379
(code_label 206 190 191 11 62 "" [1 uses])
(note 191 206 192 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 192 191 193 11 (set (reg:SI 0 ax [379])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:296 90 {*movsi_internal}
     (nil))
(insn 193 192 194 11 (set (reg:DI 0 ax [orig:153 D.6528 ] [153])
        (sign_extend:DI (reg:SI 0 ax [379]))) sim2fitman_sup.cpp:296 142 {*extendsidi2_rex64}
     (nil))
(insn 194 193 195 11 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:153 D.6528 ] [153])
            (const_int 260 [0x104]))) sim2fitman_sup.cpp:296 8 {*cmpdi_1}
     (nil))
(jump_insn 195 194 196 11 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 209)
            (pc))) sim2fitman_sup.cpp:296 612 {*jcc_1}
     (nil)
 -> 209)
;;  succ:       13
;;              12 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 154 155 156 380 381 382 383
(note 196 195 197 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 197 196 198 12 (set (reg:SI 0 ax [380])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:297 90 {*movsi_internal}
     (nil))
(insn 198 197 199 12 (set (reg:DI 0 ax [orig:154 D.6528 ] [154])
        (sign_extend:DI (reg:SI 0 ax [380]))) sim2fitman_sup.cpp:297 142 {*extendsidi2_rex64}
     (nil))
(insn 199 198 822 12 (parallel [
            (set (reg:DI 0 ax [orig:155 D.6528 ] [155])
                (ashift:DI (reg:DI 0 ax [orig:155 D.6528 ] [155])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:297 512 {*ashldi3_1}
     (nil))
(insn 822 199 200 12 (set (reg:DI 1 dx [orig:155 D.6528 ] [155])
        (reg:DI 0 ax [orig:155 D.6528 ] [155])) sim2fitman_sup.cpp:297 89 {*movdi_internal}
     (nil))
(insn 200 822 201 12 (set (reg/f:DI 0 ax [381])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:297 89 {*movdi_internal}
     (nil))
(insn 201 200 202 12 (parallel [
            (set (reg/f:DI 1 dx [orig:156 D.6529 ] [156])
                (plus:DI (reg:DI 1 dx [orig:155 D.6528 ] [155])
                    (reg/f:DI 0 ax [381])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:297 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:155 D.6528 ] [155]))
        (nil)))
(insn 202 201 203 12 (set (reg:SI 0 ax [383])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:297 90 {*movsi_internal}
     (nil))
(insn 203 202 204 12 (set (reg:DI 0 ax [382])
        (sign_extend:DI (reg:SI 0 ax [383]))) sim2fitman_sup.cpp:297 142 {*extendsidi2_rex64}
     (nil))
(insn 204 203 205 12 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [orig:156 D.6529 ] [156])
                    (reg:DI 0 ax [382]))
                (const_int 60 [0x3c])) [0 _115->file_name S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:297 93 {*movqi_internal}
     (nil))
(insn 205 204 764 12 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:296 217 {*addsi_1}
     (nil))
(jump_insn 764 205 765 12 (set (pc)
        (label_ref 206)) sim2fitman_sup.cpp:296 654 {jump}
     (nil)
 -> 206)
;;  succ:       11 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 765 764 209)
;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 157 158 159 160 384 385
(code_label 209 765 210 13 61 "" [1 uses])
(note 210 209 211 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 211 210 212 13 (set (reg:SI 0 ax [384])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:299 90 {*movsi_internal}
     (nil))
(insn 212 211 213 13 (set (reg:DI 0 ax [orig:157 D.6528 ] [157])
        (sign_extend:DI (reg:SI 0 ax [384]))) sim2fitman_sup.cpp:299 142 {*extendsidi2_rex64}
     (nil))
(insn 213 212 824 13 (parallel [
            (set (reg:DI 0 ax [orig:158 D.6528 ] [158])
                (ashift:DI (reg:DI 0 ax [orig:158 D.6528 ] [158])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:299 512 {*ashldi3_1}
     (nil))
(insn 824 213 214 13 (set (reg:DI 1 dx [orig:158 D.6528 ] [158])
        (reg:DI 0 ax [orig:158 D.6528 ] [158])) sim2fitman_sup.cpp:299 89 {*movdi_internal}
     (nil))
(insn 214 824 215 13 (set (reg/f:DI 0 ax [385])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:299 89 {*movdi_internal}
     (nil))
(insn 215 214 216 13 (parallel [
            (set (reg/f:DI 0 ax [orig:159 D.6529 ] [159])
                (plus:DI (reg/f:DI 0 ax [385])
                    (reg:DI 1 dx [orig:158 D.6528 ] [158])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:299 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:158 D.6528 ] [158]))
        (nil)))
(insn 216 215 217 13 (parallel [
            (set (reg/f:DI 0 ax [orig:160 D.6531 ] [160])
                (plus:DI (reg/f:DI 0 ax [orig:159 D.6529 ] [159])
                    (const_int 60 [0x3c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:299 218 {*adddi_1}
     (nil))
(insn 217 216 825 13 (set (reg:DI 5 di [566])
        (const_int 7954883516223745870 [0x6e656c6946206f4e])) sim2fitman_sup.cpp:299 89 {*movdi_internal}
     (nil))
(insn 825 217 218 13 (set (mem:DI (reg/f:DI 0 ax [orig:160 D.6531 ] [160]) [0 MEM[(void *)_121]+0 S8 A8])
        (reg:DI 5 di [566])) sim2fitman_sup.cpp:299 89 {*movdi_internal}
     (nil))
(insn 218 825 826 13 (set (reg:DI 2 cx [567])
        (const_int 7593480468811836769 [0x6961764120656d61])) sim2fitman_sup.cpp:299 89 {*movdi_internal}
     (nil))
(insn 826 218 219 13 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:160 D.6531 ] [160])
                (const_int 8 [0x8])) [0 MEM[(void *)_121]+8 S8 A8])
        (reg:DI 2 cx [567])) sim2fitman_sup.cpp:299 89 {*movdi_internal}
     (nil))
(insn 219 826 220 13 (set (mem:SI (plus:DI (reg/f:DI 0 ax [orig:160 D.6531 ] [160])
                (const_int 16 [0x10])) [0 MEM[(void *)_121]+16 S4 A8])
        (const_int 1818386796 [0x6c62616c])) sim2fitman_sup.cpp:299 90 {*movsi_internal}
     (nil))
(insn 220 219 221 13 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:160 D.6531 ] [160])
                (const_int 20 [0x14])) [0 MEM[(void *)_121]+20 S2 A8])
        (const_int 101 [0x65])) sim2fitman_sup.cpp:299 92 {*movhi_internal}
     (nil))
(insn 221 220 237 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:302 90 {*movsi_internal}
     (nil))
;;  succ:       14 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;;              15 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 161 386
(code_label 237 221 222 14 64 "" [1 uses])
(note 222 237 223 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 223 222 224 14 (set (reg:SI 0 ax [386])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:302 90 {*movsi_internal}
     (nil))
(insn 224 223 225 14 (set (reg:DI 0 ax [orig:161 D.6528 ] [161])
        (sign_extend:DI (reg:SI 0 ax [386]))) sim2fitman_sup.cpp:302 142 {*extendsidi2_rex64}
     (nil))
(insn 225 224 226 14 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:161 D.6528 ] [161])
            (const_int 36 [0x24]))) sim2fitman_sup.cpp:302 8 {*cmpdi_1}
     (nil))
(jump_insn 226 225 227 14 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) sim2fitman_sup.cpp:302 612 {*jcc_1}
     (nil)
 -> 240)
;;  succ:       16
;;              15 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 162 163 164 387 388 389 390
(note 227 226 228 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 228 227 229 15 (set (reg:SI 0 ax [387])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:303 90 {*movsi_internal}
     (nil))
(insn 229 228 230 15 (set (reg:DI 0 ax [orig:162 D.6528 ] [162])
        (sign_extend:DI (reg:SI 0 ax [387]))) sim2fitman_sup.cpp:303 142 {*extendsidi2_rex64}
     (nil))
(insn 230 229 828 15 (parallel [
            (set (reg:DI 0 ax [orig:163 D.6528 ] [163])
                (ashift:DI (reg:DI 0 ax [orig:163 D.6528 ] [163])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:303 512 {*ashldi3_1}
     (nil))
(insn 828 230 231 15 (set (reg:DI 1 dx [orig:163 D.6528 ] [163])
        (reg:DI 0 ax [orig:163 D.6528 ] [163])) sim2fitman_sup.cpp:303 89 {*movdi_internal}
     (nil))
(insn 231 828 232 15 (set (reg/f:DI 0 ax [388])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:303 89 {*movdi_internal}
     (nil))
(insn 232 231 233 15 (parallel [
            (set (reg/f:DI 1 dx [orig:164 D.6529 ] [164])
                (plus:DI (reg:DI 1 dx [orig:163 D.6528 ] [163])
                    (reg/f:DI 0 ax [388])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:303 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:163 D.6528 ] [163]))
        (nil)))
(insn 233 232 234 15 (set (reg:SI 0 ax [390])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:303 90 {*movsi_internal}
     (nil))
(insn 234 233 235 15 (set (reg:DI 0 ax [389])
        (sign_extend:DI (reg:SI 0 ax [390]))) sim2fitman_sup.cpp:303 142 {*extendsidi2_rex64}
     (nil))
(insn 235 234 236 15 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [orig:164 D.6529 ] [164])
                    (reg:DI 0 ax [389]))
                (const_int 404 [0x194])) [0 _127->hospname S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:303 93 {*movqi_internal}
     (nil))
(insn 236 235 766 15 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:302 217 {*addsi_1}
     (nil))
(jump_insn 766 236 767 15 (set (pc)
        (label_ref 237)) sim2fitman_sup.cpp:302 654 {jump}
     (nil)
 -> 237)
;;  succ:       14 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 767 766 240)
;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 165 166 167 168 391 392
(code_label 240 767 241 16 63 "" [1 uses])
(note 241 240 242 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 242 241 243 16 (set (reg:SI 0 ax [391])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:305 90 {*movsi_internal}
     (nil))
(insn 243 242 244 16 (set (reg:DI 0 ax [orig:165 D.6528 ] [165])
        (sign_extend:DI (reg:SI 0 ax [391]))) sim2fitman_sup.cpp:305 142 {*extendsidi2_rex64}
     (nil))
(insn 244 243 830 16 (parallel [
            (set (reg:DI 0 ax [orig:166 D.6528 ] [166])
                (ashift:DI (reg:DI 0 ax [orig:166 D.6528 ] [166])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:305 512 {*ashldi3_1}
     (nil))
(insn 830 244 245 16 (set (reg:DI 1 dx [orig:166 D.6528 ] [166])
        (reg:DI 0 ax [orig:166 D.6528 ] [166])) sim2fitman_sup.cpp:305 89 {*movdi_internal}
     (nil))
(insn 245 830 246 16 (set (reg/f:DI 0 ax [392])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:305 89 {*movdi_internal}
     (nil))
(insn 246 245 247 16 (parallel [
            (set (reg/f:DI 0 ax [orig:167 D.6529 ] [167])
                (plus:DI (reg/f:DI 0 ax [392])
                    (reg:DI 1 dx [orig:166 D.6528 ] [166])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:305 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:166 D.6528 ] [166]))
        (nil)))
(insn 247 246 248 16 (parallel [
            (set (reg/f:DI 0 ax [orig:168 D.6532 ] [168])
                (plus:DI (reg/f:DI 0 ax [orig:167 D.6529 ] [167])
                    (const_int 404 [0x194])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:305 218 {*adddi_1}
     (nil))
(insn 248 247 831 16 (set (reg:DI 4 si [570])
        (const_int 7597699493162676046 [0x6970736f48206f4e])) sim2fitman_sup.cpp:305 89 {*movdi_internal}
     (nil))
(insn 831 248 249 16 (set (mem:DI (reg/f:DI 0 ax [orig:168 D.6532 ] [168]) [0 MEM[(void *)_133]+0 S8 A8])
        (reg:DI 4 si [570])) sim2fitman_sup.cpp:305 89 {*movdi_internal}
     (nil))
(insn 249 831 832 16 (set (reg:DI 5 di [571])
        (const_int 7308604758471500148 [0x656d614e206c6174])) sim2fitman_sup.cpp:305 89 {*movdi_internal}
     (nil))
(insn 832 249 250 16 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:168 D.6532 ] [168])
                (const_int 8 [0x8])) [0 MEM[(void *)_133]+8 S8 A8])
        (reg:DI 5 di [571])) sim2fitman_sup.cpp:305 89 {*movdi_internal}
     (nil))
(insn 250 832 833 16 (set (reg:DI 2 cx [572])
        (const_int 7089066488320377120 [0x62616c6961764120])) sim2fitman_sup.cpp:305 89 {*movdi_internal}
     (nil))
(insn 833 250 251 16 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:168 D.6532 ] [168])
                (const_int 16 [0x10])) [0 MEM[(void *)_133]+16 S8 A8])
        (reg:DI 2 cx [572])) sim2fitman_sup.cpp:305 89 {*movdi_internal}
     (nil))
(insn 251 833 252 16 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:168 D.6532 ] [168])
                (const_int 24 [0x18])) [0 MEM[(void *)_133]+24 S2 A8])
        (const_int 25964 [0x656c])) sim2fitman_sup.cpp:305 92 {*movhi_internal}
     (nil))
(insn 252 251 253 16 (set (mem:QI (plus:DI (reg/f:DI 0 ax [orig:168 D.6532 ] [168])
                (const_int 26 [0x1a])) [0 MEM[(void *)_133]+26 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:305 93 {*movqi_internal}
     (nil))
(insn 253 252 269 16 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:308 90 {*movsi_internal}
     (nil))
;;  succ:       17 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;;              18 [100.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 169 393
(code_label 269 253 254 17 66 "" [1 uses])
(note 254 269 255 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 255 254 256 17 (set (reg:SI 0 ax [393])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:308 90 {*movsi_internal}
     (nil))
(insn 256 255 257 17 (set (reg:DI 0 ax [orig:169 D.6528 ] [169])
        (sign_extend:DI (reg:SI 0 ax [393]))) sim2fitman_sup.cpp:308 142 {*extendsidi2_rex64}
     (nil))
(insn 257 256 258 17 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:169 D.6528 ] [169])
            (const_int 28 [0x1c]))) sim2fitman_sup.cpp:308 8 {*cmpdi_1}
     (nil))
(jump_insn 258 257 259 17 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 272)
            (pc))) sim2fitman_sup.cpp:308 612 {*jcc_1}
     (nil)
 -> 272)
;;  succ:       19
;;              18 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 170 171 172 394 395 396 397
(note 259 258 260 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 18 (set (reg:SI 0 ax [394])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:309 90 {*movsi_internal}
     (nil))
(insn 261 260 262 18 (set (reg:DI 0 ax [orig:170 D.6528 ] [170])
        (sign_extend:DI (reg:SI 0 ax [394]))) sim2fitman_sup.cpp:309 142 {*extendsidi2_rex64}
     (nil))
(insn 262 261 835 18 (parallel [
            (set (reg:DI 0 ax [orig:171 D.6528 ] [171])
                (ashift:DI (reg:DI 0 ax [orig:171 D.6528 ] [171])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:309 512 {*ashldi3_1}
     (nil))
(insn 835 262 263 18 (set (reg:DI 1 dx [orig:171 D.6528 ] [171])
        (reg:DI 0 ax [orig:171 D.6528 ] [171])) sim2fitman_sup.cpp:309 89 {*movdi_internal}
     (nil))
(insn 263 835 264 18 (set (reg/f:DI 0 ax [395])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:309 89 {*movdi_internal}
     (nil))
(insn 264 263 265 18 (parallel [
            (set (reg/f:DI 1 dx [orig:172 D.6529 ] [172])
                (plus:DI (reg:DI 1 dx [orig:171 D.6528 ] [171])
                    (reg/f:DI 0 ax [395])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:309 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:171 D.6528 ] [171]))
        (nil)))
(insn 265 264 266 18 (set (reg:SI 0 ax [397])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:309 90 {*movsi_internal}
     (nil))
(insn 266 265 267 18 (set (reg:DI 0 ax [396])
        (sign_extend:DI (reg:SI 0 ax [397]))) sim2fitman_sup.cpp:309 142 {*extendsidi2_rex64}
     (nil))
(insn 267 266 268 18 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [orig:172 D.6529 ] [172])
                    (reg:DI 0 ax [396]))
                (const_int 440 [0x1b8])) [0 _139->patname S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:309 93 {*movqi_internal}
     (nil))
(insn 268 267 768 18 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:308 217 {*addsi_1}
     (nil))
(jump_insn 768 268 769 18 (set (pc)
        (label_ref 269)) sim2fitman_sup.cpp:308 654 {jump}
     (nil)
 -> 269)
;;  succ:       17 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 769 768 272)
;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 173 174 175 176 398 399
(code_label 272 769 273 19 65 "" [1 uses])
(note 273 272 274 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 274 273 275 19 (set (reg:SI 0 ax [398])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:311 90 {*movsi_internal}
     (nil))
(insn 275 274 276 19 (set (reg:DI 0 ax [orig:173 D.6528 ] [173])
        (sign_extend:DI (reg:SI 0 ax [398]))) sim2fitman_sup.cpp:311 142 {*extendsidi2_rex64}
     (nil))
(insn 276 275 837 19 (parallel [
            (set (reg:DI 0 ax [orig:174 D.6528 ] [174])
                (ashift:DI (reg:DI 0 ax [orig:174 D.6528 ] [174])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:311 512 {*ashldi3_1}
     (nil))
(insn 837 276 277 19 (set (reg:DI 1 dx [orig:174 D.6528 ] [174])
        (reg:DI 0 ax [orig:174 D.6528 ] [174])) sim2fitman_sup.cpp:311 89 {*movdi_internal}
     (nil))
(insn 277 837 278 19 (set (reg/f:DI 0 ax [399])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:311 89 {*movdi_internal}
     (nil))
(insn 278 277 279 19 (parallel [
            (set (reg/f:DI 0 ax [orig:175 D.6529 ] [175])
                (plus:DI (reg/f:DI 0 ax [399])
                    (reg:DI 1 dx [orig:174 D.6528 ] [174])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:311 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:174 D.6528 ] [174]))
        (nil)))
(insn 279 278 280 19 (parallel [
            (set (reg/f:DI 0 ax [orig:176 D.6533 ] [176])
                (plus:DI (reg/f:DI 0 ax [orig:175 D.6529 ] [175])
                    (const_int 440 [0x1b8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:311 218 {*adddi_1}
     (nil))
(insn 280 279 838 19 (set (reg:DI 4 si [575])
        (const_int 7307499831690293070 [0x6569746150206f4e])) sim2fitman_sup.cpp:311 89 {*movdi_internal}
     (nil))
(insn 838 280 281 19 (set (mem:DI (reg/f:DI 0 ax [orig:176 D.6533 ] [176]) [0 MEM[(void *)_145]+0 S8 A8])
        (reg:DI 4 si [575])) sim2fitman_sup.cpp:311 89 {*movdi_internal}
     (nil))
(insn 281 838 839 19 (set (reg:DI 5 di [576])
        (const_int 2334392246551475310 [0x20656d614e20746e])) sim2fitman_sup.cpp:311 89 {*movdi_internal}
     (nil))
(insn 839 281 282 19 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:176 D.6533 ] [176])
                (const_int 8 [0x8])) [0 MEM[(void *)_145]+8 S8 A8])
        (reg:DI 5 di [576])) sim2fitman_sup.cpp:311 89 {*movdi_internal}
     (nil))
(insn 282 839 840 19 (set (reg:DI 2 cx [577])
        (const_int 7809911822066218561 [0x6c62616c69617641])) sim2fitman_sup.cpp:311 89 {*movdi_internal}
     (nil))
(insn 840 282 283 19 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:176 D.6533 ] [176])
                (const_int 16 [0x10])) [0 MEM[(void *)_145]+16 S8 A8])
        (reg:DI 2 cx [577])) sim2fitman_sup.cpp:311 89 {*movdi_internal}
     (nil))
(insn 283 840 284 19 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:176 D.6533 ] [176])
                (const_int 24 [0x18])) [0 MEM[(void *)_145]+24 S2 A8])
        (const_int 101 [0x65])) sim2fitman_sup.cpp:311 92 {*movhi_internal}
     (nil))
(insn 284 283 300 19 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:314 90 {*movsi_internal}
     (nil))
;;  succ:       20 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 (FALLTHRU)
;;              21 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 177 400
(code_label 300 284 285 20 68 "" [1 uses])
(note 285 300 286 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 286 285 287 20 (set (reg:SI 0 ax [400])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:314 90 {*movsi_internal}
     (nil))
(insn 287 286 288 20 (set (reg:DI 0 ax [orig:177 D.6528 ] [177])
        (sign_extend:DI (reg:SI 0 ax [400]))) sim2fitman_sup.cpp:314 142 {*extendsidi2_rex64}
     (nil))
(insn 288 287 289 20 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:177 D.6528 ] [177])
            (const_int 40 [0x28]))) sim2fitman_sup.cpp:314 8 {*cmpdi_1}
     (nil))
(jump_insn 289 288 290 20 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 303)
            (pc))) sim2fitman_sup.cpp:314 612 {*jcc_1}
     (nil)
 -> 303)
;;  succ:       22
;;              21 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 178 179 180 401 402 403 404
(note 290 289 291 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 291 290 292 21 (set (reg:SI 0 ax [401])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:315 90 {*movsi_internal}
     (nil))
(insn 292 291 293 21 (set (reg:DI 0 ax [orig:178 D.6528 ] [178])
        (sign_extend:DI (reg:SI 0 ax [401]))) sim2fitman_sup.cpp:315 142 {*extendsidi2_rex64}
     (nil))
(insn 293 292 842 21 (parallel [
            (set (reg:DI 0 ax [orig:179 D.6528 ] [179])
                (ashift:DI (reg:DI 0 ax [orig:179 D.6528 ] [179])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:315 512 {*ashldi3_1}
     (nil))
(insn 842 293 294 21 (set (reg:DI 1 dx [orig:179 D.6528 ] [179])
        (reg:DI 0 ax [orig:179 D.6528 ] [179])) sim2fitman_sup.cpp:315 89 {*movdi_internal}
     (nil))
(insn 294 842 295 21 (set (reg/f:DI 0 ax [402])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:315 89 {*movdi_internal}
     (nil))
(insn 295 294 296 21 (parallel [
            (set (reg/f:DI 1 dx [orig:180 D.6529 ] [180])
                (plus:DI (reg:DI 1 dx [orig:179 D.6528 ] [179])
                    (reg/f:DI 0 ax [402])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:315 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:179 D.6528 ] [179]))
        (nil)))
(insn 296 295 297 21 (set (reg:SI 0 ax [404])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:315 90 {*movsi_internal}
     (nil))
(insn 297 296 298 21 (set (reg:DI 0 ax [403])
        (sign_extend:DI (reg:SI 0 ax [404]))) sim2fitman_sup.cpp:315 142 {*extendsidi2_rex64}
     (nil))
(insn 298 297 299 21 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [orig:180 D.6529 ] [180])
                    (reg:DI 0 ax [403]))
                (const_int 468 [0x1d4])) [0 _151->psdname S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:315 93 {*movqi_internal}
     (nil))
(insn 299 298 770 21 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:314 217 {*addsi_1}
     (nil))
(jump_insn 770 299 771 21 (set (pc)
        (label_ref 300)) sim2fitman_sup.cpp:314 654 {jump}
     (nil)
 -> 300)
;;  succ:       20 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 771 770 303)
;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529
(code_label 303 771 304 22 67 "" [1 uses])
(note 304 303 305 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 305 304 306 22 (set (reg:SI 0 ax [405])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:317 90 {*movsi_internal}
     (nil))
(insn 306 305 307 22 (set (reg:DI 0 ax [orig:181 D.6528 ] [181])
        (sign_extend:DI (reg:SI 0 ax [405]))) sim2fitman_sup.cpp:317 142 {*extendsidi2_rex64}
     (nil))
(insn 307 306 844 22 (parallel [
            (set (reg:DI 0 ax [orig:182 D.6528 ] [182])
                (ashift:DI (reg:DI 0 ax [orig:182 D.6528 ] [182])
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:317 512 {*ashldi3_1}
     (nil))
(insn 844 307 308 22 (set (reg:DI 1 dx [orig:182 D.6528 ] [182])
        (reg:DI 0 ax [orig:182 D.6528 ] [182])) sim2fitman_sup.cpp:317 89 {*movdi_internal}
     (nil))
(insn 308 844 309 22 (set (reg/f:DI 0 ax [406])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:317 89 {*movdi_internal}
     (nil))
(insn 309 308 310 22 (parallel [
            (set (reg/f:DI 0 ax [orig:183 D.6529 ] [183])
                (plus:DI (reg/f:DI 0 ax [406])
                    (reg:DI 1 dx [orig:182 D.6528 ] [182])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:317 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (reg:DI 1 dx [orig:182 D.6528 ] [182]))
        (nil)))
(insn 310 309 311 22 (parallel [
            (set (reg/f:DI 0 ax [orig:184 D.6534 ] [184])
                (plus:DI (reg/f:DI 0 ax [orig:183 D.6529 ] [183])
                    (const_int 468 [0x1d4])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:317 218 {*adddi_1}
     (nil))
(insn 311 310 845 22 (set (reg:DI 4 si [580])
        (const_int 7310305871263723342 [0x65736c7550206f4e])) sim2fitman_sup.cpp:317 89 {*movdi_internal}
     (nil))
(insn 845 311 312 22 (set (mem:DI (reg/f:DI 0 ax [orig:184 D.6534 ] [184]) [0 MEM[(void *)_157]+0 S8 A8])
        (reg:DI 4 si [580])) sim2fitman_sup.cpp:317 89 {*movdi_internal}
     (nil))
(insn 312 845 846 22 (set (reg:DI 5 di [581])
        (const_int 7164775612281082656 [0x636e657571655320])) sim2fitman_sup.cpp:317 89 {*movdi_internal}
     (nil))
(insn 846 312 313 22 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:184 D.6534 ] [184])
                (const_int 8 [0x8])) [0 MEM[(void *)_157]+8 S8 A8])
        (reg:DI 5 di [581])) sim2fitman_sup.cpp:317 89 {*movdi_internal}
     (nil))
(insn 313 846 847 22 (set (reg:DI 2 cx [582])
        (const_int 4692862332178407525 [0x4120656d614e2065])) sim2fitman_sup.cpp:317 89 {*movdi_internal}
     (nil))
(insn 847 313 314 22 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:184 D.6534 ] [184])
                (const_int 16 [0x10])) [0 MEM[(void *)_157]+16 S8 A8])
        (reg:DI 2 cx [582])) sim2fitman_sup.cpp:317 89 {*movdi_internal}
     (nil))
(insn 314 847 848 22 (set (reg:DI 4 si [583])
        (const_int 7308324465885667702 [0x656c62616c696176])) sim2fitman_sup.cpp:317 89 {*movdi_internal}
     (nil))
(insn 848 314 315 22 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:184 D.6534 ] [184])
                (const_int 24 [0x18])) [0 MEM[(void *)_157]+24 S8 A8])
        (reg:DI 4 si [583])) sim2fitman_sup.cpp:317 89 {*movdi_internal}
     (nil))
(insn 315 848 316 22 (set (mem:QI (plus:DI (reg/f:DI 0 ax [orig:184 D.6534 ] [184])
                (const_int 32 [0x20])) [0 MEM[(void *)_157]+32 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:317 93 {*movqi_internal}
     (nil))
(insn 316 315 317 22 (set (reg:SI 0 ax [407])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:321 90 {*movsi_internal}
     (nil))
(insn 317 316 318 22 (set (reg:DI 1 dx [orig:185 D.6528 ] [185])
        (sign_extend:DI (reg:SI 0 ax [407]))) sim2fitman_sup.cpp:321 142 {*extendsidi2_rex64}
     (nil))
(insn 318 317 319 22 (set (reg:DI 0 ax [408])
        (reg:DI 1 dx [orig:185 D.6528 ] [185])) sim2fitman_sup.cpp:321 89 {*movdi_internal}
     (nil))
(insn 319 318 320 22 (parallel [
            (set (reg:DI 0 ax [408])
                (ashift:DI (reg:DI 0 ax [408])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:321 512 {*ashldi3_1}
     (nil))
(insn 320 319 321 22 (parallel [
            (set (reg:DI 0 ax [408])
                (plus:DI (reg:DI 0 ax [408])
                    (reg:DI 1 dx [orig:185 D.6528 ] [185])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:321 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:185 D.6528 ] [185])
            (const_int 9 [0x9]))
        (nil)))
(insn 321 320 322 22 (parallel [
            (set (reg:DI 0 ax [408])
                (ashift:DI (reg:DI 0 ax [408])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:321 512 {*ashldi3_1}
     (nil))
(insn 322 321 323 22 (parallel [
            (set (reg:DI 0 ax [408])
                (plus:DI (reg:DI 0 ax [408])
                    (reg:DI 1 dx [orig:185 D.6528 ] [185])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:321 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:185 D.6528 ] [185])
            (const_int 19 [0x13]))
        (nil)))
(insn 323 322 325 22 (parallel [
            (set (reg:DI 0 ax [409])
                (ashift:DI (reg:DI 0 ax [408])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:321 512 {*ashldi3_1}
     (nil))
(insn 325 323 326 22 (set (reg:DI 1 dx [orig:186 D.6528 ] [186])
        (reg:DI 0 ax [408])) sim2fitman_sup.cpp:321 89 {*movdi_internal}
     (nil))
(insn 326 325 327 22 (set (reg/f:DI 0 ax [410])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:321 89 {*movdi_internal}
     (nil))
(insn 327 326 328 22 (parallel [
            (set (reg/f:DI 0 ax [orig:187 D.6535 ] [187])
                (plus:DI (reg/f:DI 0 ax [410])
                    (reg:DI 1 dx [orig:186 D.6528 ] [186])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:321 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:186 D.6528 ] [186]))
        (nil)))
(insn 328 327 329 22 (set (mem/j:SI (reg/f:DI 0 ax [orig:187 D.6535 ] [187]) [0 _162->fid_scale+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:321 90 {*movsi_internal}
     (nil))
(insn 329 328 330 22 (set (reg:SI 0 ax [411])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:322 90 {*movsi_internal}
     (nil))
(insn 330 329 331 22 (set (reg:DI 1 dx [orig:188 D.6528 ] [188])
        (sign_extend:DI (reg:SI 0 ax [411]))) sim2fitman_sup.cpp:322 142 {*extendsidi2_rex64}
     (nil))
(insn 331 330 332 22 (set (reg:DI 0 ax [412])
        (reg:DI 1 dx [orig:188 D.6528 ] [188])) sim2fitman_sup.cpp:322 89 {*movdi_internal}
     (nil))
(insn 332 331 333 22 (parallel [
            (set (reg:DI 0 ax [412])
                (ashift:DI (reg:DI 0 ax [412])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:322 512 {*ashldi3_1}
     (nil))
(insn 333 332 334 22 (parallel [
            (set (reg:DI 0 ax [412])
                (plus:DI (reg:DI 0 ax [412])
                    (reg:DI 1 dx [orig:188 D.6528 ] [188])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:322 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:188 D.6528 ] [188])
            (const_int 9 [0x9]))
        (nil)))
(insn 334 333 335 22 (parallel [
            (set (reg:DI 0 ax [412])
                (ashift:DI (reg:DI 0 ax [412])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:322 512 {*ashldi3_1}
     (nil))
(insn 335 334 336 22 (parallel [
            (set (reg:DI 0 ax [412])
                (plus:DI (reg:DI 0 ax [412])
                    (reg:DI 1 dx [orig:188 D.6528 ] [188])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:322 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:188 D.6528 ] [188])
            (const_int 19 [0x13]))
        (nil)))
(insn 336 335 338 22 (parallel [
            (set (reg:DI 0 ax [413])
                (ashift:DI (reg:DI 0 ax [412])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:322 512 {*ashldi3_1}
     (nil))
(insn 338 336 339 22 (set (reg:DI 1 dx [orig:189 D.6528 ] [189])
        (reg:DI 0 ax [412])) sim2fitman_sup.cpp:322 89 {*movdi_internal}
     (nil))
(insn 339 338 340 22 (set (reg/f:DI 0 ax [414])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:322 89 {*movdi_internal}
     (nil))
(insn 340 339 341 22 (parallel [
            (set (reg/f:DI 0 ax [orig:190 D.6535 ] [190])
                (plus:DI (reg/f:DI 0 ax [414])
                    (reg:DI 1 dx [orig:189 D.6528 ] [189])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:322 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:189 D.6528 ] [189]))
        (nil)))
(insn 341 340 342 22 (set (reg:SF 21 xmm0 [415])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:322 129 {*movsf_internal}
     (nil))
(insn 342 341 343 22 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:190 D.6535 ] [190])
                (const_int 4 [0x4])) [0 _166->scale_factor+0 S4 A32])
        (reg:SF 21 xmm0 [415])) sim2fitman_sup.cpp:322 129 {*movsf_internal}
     (nil))
(insn 343 342 344 22 (set (reg:SI 0 ax [416])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:323 90 {*movsi_internal}
     (nil))
(insn 344 343 345 22 (set (reg:DI 1 dx [orig:191 D.6528 ] [191])
        (sign_extend:DI (reg:SI 0 ax [416]))) sim2fitman_sup.cpp:323 142 {*extendsidi2_rex64}
     (nil))
(insn 345 344 346 22 (set (reg:DI 0 ax [417])
        (reg:DI 1 dx [orig:191 D.6528 ] [191])) sim2fitman_sup.cpp:323 89 {*movdi_internal}
     (nil))
(insn 346 345 347 22 (parallel [
            (set (reg:DI 0 ax [417])
                (ashift:DI (reg:DI 0 ax [417])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:323 512 {*ashldi3_1}
     (nil))
(insn 347 346 348 22 (parallel [
            (set (reg:DI 0 ax [417])
                (plus:DI (reg:DI 0 ax [417])
                    (reg:DI 1 dx [orig:191 D.6528 ] [191])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:323 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:191 D.6528 ] [191])
            (const_int 9 [0x9]))
        (nil)))
(insn 348 347 349 22 (parallel [
            (set (reg:DI 0 ax [417])
                (ashift:DI (reg:DI 0 ax [417])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:323 512 {*ashldi3_1}
     (nil))
(insn 349 348 350 22 (parallel [
            (set (reg:DI 0 ax [417])
                (plus:DI (reg:DI 0 ax [417])
                    (reg:DI 1 dx [orig:191 D.6528 ] [191])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:323 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:191 D.6528 ] [191])
            (const_int 19 [0x13]))
        (nil)))
(insn 350 349 352 22 (parallel [
            (set (reg:DI 0 ax [418])
                (ashift:DI (reg:DI 0 ax [417])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:323 512 {*ashldi3_1}
     (nil))
(insn 352 350 353 22 (set (reg:DI 1 dx [orig:192 D.6528 ] [192])
        (reg:DI 0 ax [417])) sim2fitman_sup.cpp:323 89 {*movdi_internal}
     (nil))
(insn 353 352 354 22 (set (reg/f:DI 0 ax [419])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:323 89 {*movdi_internal}
     (nil))
(insn 354 353 355 22 (parallel [
            (set (reg/f:DI 0 ax [orig:193 D.6535 ] [193])
                (plus:DI (reg/f:DI 0 ax [419])
                    (reg:DI 1 dx [orig:192 D.6528 ] [192])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:323 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:192 D.6528 ] [192]))
        (nil)))
(insn 355 354 356 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:193 D.6535 ] [193])
                (const_int 8 [0x8])) [0 _170->scaleby+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:323 90 {*movsi_internal}
     (nil))
(insn 356 355 357 22 (set (reg:SI 0 ax [420])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:324 90 {*movsi_internal}
     (nil))
(insn 357 356 358 22 (set (reg:DI 1 dx [orig:194 D.6528 ] [194])
        (sign_extend:DI (reg:SI 0 ax [420]))) sim2fitman_sup.cpp:324 142 {*extendsidi2_rex64}
     (nil))
(insn 358 357 359 22 (set (reg:DI 0 ax [421])
        (reg:DI 1 dx [orig:194 D.6528 ] [194])) sim2fitman_sup.cpp:324 89 {*movdi_internal}
     (nil))
(insn 359 358 360 22 (parallel [
            (set (reg:DI 0 ax [421])
                (ashift:DI (reg:DI 0 ax [421])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:324 512 {*ashldi3_1}
     (nil))
(insn 360 359 361 22 (parallel [
            (set (reg:DI 0 ax [421])
                (plus:DI (reg:DI 0 ax [421])
                    (reg:DI 1 dx [orig:194 D.6528 ] [194])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:324 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:194 D.6528 ] [194])
            (const_int 9 [0x9]))
        (nil)))
(insn 361 360 362 22 (parallel [
            (set (reg:DI 0 ax [421])
                (ashift:DI (reg:DI 0 ax [421])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:324 512 {*ashldi3_1}
     (nil))
(insn 362 361 363 22 (parallel [
            (set (reg:DI 0 ax [421])
                (plus:DI (reg:DI 0 ax [421])
                    (reg:DI 1 dx [orig:194 D.6528 ] [194])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:324 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:194 D.6528 ] [194])
            (const_int 19 [0x13]))
        (nil)))
(insn 363 362 365 22 (parallel [
            (set (reg:DI 0 ax [422])
                (ashift:DI (reg:DI 0 ax [421])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:324 512 {*ashldi3_1}
     (nil))
(insn 365 363 366 22 (set (reg:DI 1 dx [orig:195 D.6528 ] [195])
        (reg:DI 0 ax [421])) sim2fitman_sup.cpp:324 89 {*movdi_internal}
     (nil))
(insn 366 365 367 22 (set (reg/f:DI 0 ax [423])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:324 89 {*movdi_internal}
     (nil))
(insn 367 366 368 22 (parallel [
            (set (reg/f:DI 0 ax [orig:196 D.6535 ] [196])
                (plus:DI (reg/f:DI 0 ax [423])
                    (reg:DI 1 dx [orig:195 D.6528 ] [195])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:324 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:195 D.6528 ] [195]))
        (nil)))
(insn 368 367 369 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:196 D.6535 ] [196])
                (const_int 12 [0xc])) [0 _174->pre_ecc+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:324 90 {*movsi_internal}
     (nil))
(insn 369 368 370 22 (set (reg:SI 0 ax [424])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:325 90 {*movsi_internal}
     (nil))
(insn 370 369 371 22 (set (reg:DI 1 dx [orig:197 D.6528 ] [197])
        (sign_extend:DI (reg:SI 0 ax [424]))) sim2fitman_sup.cpp:325 142 {*extendsidi2_rex64}
     (nil))
(insn 371 370 372 22 (set (reg:DI 0 ax [425])
        (reg:DI 1 dx [orig:197 D.6528 ] [197])) sim2fitman_sup.cpp:325 89 {*movdi_internal}
     (nil))
(insn 372 371 373 22 (parallel [
            (set (reg:DI 0 ax [425])
                (ashift:DI (reg:DI 0 ax [425])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:325 512 {*ashldi3_1}
     (nil))
(insn 373 372 374 22 (parallel [
            (set (reg:DI 0 ax [425])
                (plus:DI (reg:DI 0 ax [425])
                    (reg:DI 1 dx [orig:197 D.6528 ] [197])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:325 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:197 D.6528 ] [197])
            (const_int 9 [0x9]))
        (nil)))
(insn 374 373 375 22 (parallel [
            (set (reg:DI 0 ax [425])
                (ashift:DI (reg:DI 0 ax [425])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:325 512 {*ashldi3_1}
     (nil))
(insn 375 374 376 22 (parallel [
            (set (reg:DI 0 ax [425])
                (plus:DI (reg:DI 0 ax [425])
                    (reg:DI 1 dx [orig:197 D.6528 ] [197])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:325 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:197 D.6528 ] [197])
            (const_int 19 [0x13]))
        (nil)))
(insn 376 375 378 22 (parallel [
            (set (reg:DI 0 ax [426])
                (ashift:DI (reg:DI 0 ax [425])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:325 512 {*ashldi3_1}
     (nil))
(insn 378 376 379 22 (set (reg:DI 1 dx [orig:198 D.6528 ] [198])
        (reg:DI 0 ax [425])) sim2fitman_sup.cpp:325 89 {*movdi_internal}
     (nil))
(insn 379 378 380 22 (set (reg/f:DI 0 ax [427])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:325 89 {*movdi_internal}
     (nil))
(insn 380 379 381 22 (parallel [
            (set (reg/f:DI 0 ax [orig:199 D.6535 ] [199])
                (plus:DI (reg/f:DI 0 ax [427])
                    (reg:DI 1 dx [orig:198 D.6528 ] [198])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:325 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:198 D.6528 ] [198]))
        (nil)))
(insn 381 380 382 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:199 D.6535 ] [199])
                (const_int 16 [0x10])) [0 _178->bc+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:325 90 {*movsi_internal}
     (nil))
(insn 382 381 383 22 (set (reg:SI 0 ax [428])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:326 90 {*movsi_internal}
     (nil))
(insn 383 382 384 22 (set (reg:DI 1 dx [orig:200 D.6528 ] [200])
        (sign_extend:DI (reg:SI 0 ax [428]))) sim2fitman_sup.cpp:326 142 {*extendsidi2_rex64}
     (nil))
(insn 384 383 385 22 (set (reg:DI 0 ax [429])
        (reg:DI 1 dx [orig:200 D.6528 ] [200])) sim2fitman_sup.cpp:326 89 {*movdi_internal}
     (nil))
(insn 385 384 386 22 (parallel [
            (set (reg:DI 0 ax [429])
                (ashift:DI (reg:DI 0 ax [429])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:326 512 {*ashldi3_1}
     (nil))
(insn 386 385 387 22 (parallel [
            (set (reg:DI 0 ax [429])
                (plus:DI (reg:DI 0 ax [429])
                    (reg:DI 1 dx [orig:200 D.6528 ] [200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:326 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:200 D.6528 ] [200])
            (const_int 9 [0x9]))
        (nil)))
(insn 387 386 388 22 (parallel [
            (set (reg:DI 0 ax [429])
                (ashift:DI (reg:DI 0 ax [429])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:326 512 {*ashldi3_1}
     (nil))
(insn 388 387 389 22 (parallel [
            (set (reg:DI 0 ax [429])
                (plus:DI (reg:DI 0 ax [429])
                    (reg:DI 1 dx [orig:200 D.6528 ] [200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:326 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:200 D.6528 ] [200])
            (const_int 19 [0x13]))
        (nil)))
(insn 389 388 391 22 (parallel [
            (set (reg:DI 0 ax [430])
                (ashift:DI (reg:DI 0 ax [429])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:326 512 {*ashldi3_1}
     (nil))
(insn 391 389 392 22 (set (reg:DI 1 dx [orig:201 D.6528 ] [201])
        (reg:DI 0 ax [429])) sim2fitman_sup.cpp:326 89 {*movdi_internal}
     (nil))
(insn 392 391 393 22 (set (reg/f:DI 0 ax [431])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:326 89 {*movdi_internal}
     (nil))
(insn 393 392 394 22 (parallel [
            (set (reg/f:DI 0 ax [orig:202 D.6535 ] [202])
                (plus:DI (reg/f:DI 0 ax [431])
                    (reg:DI 1 dx [orig:201 D.6528 ] [201])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:326 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:201 D.6528 ] [201]))
        (nil)))
(insn 394 393 395 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:202 D.6535 ] [202])
                (const_int 20 [0x14])) [0 _182->file_type+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:326 90 {*movsi_internal}
     (nil))
(insn 395 394 396 22 (set (reg:SI 0 ax [432])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:327 90 {*movsi_internal}
     (nil))
(insn 396 395 397 22 (set (reg:DI 1 dx [orig:203 D.6528 ] [203])
        (sign_extend:DI (reg:SI 0 ax [432]))) sim2fitman_sup.cpp:327 142 {*extendsidi2_rex64}
     (nil))
(insn 397 396 398 22 (set (reg:DI 0 ax [433])
        (reg:DI 1 dx [orig:203 D.6528 ] [203])) sim2fitman_sup.cpp:327 89 {*movdi_internal}
     (nil))
(insn 398 397 399 22 (parallel [
            (set (reg:DI 0 ax [433])
                (ashift:DI (reg:DI 0 ax [433])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:327 512 {*ashldi3_1}
     (nil))
(insn 399 398 400 22 (parallel [
            (set (reg:DI 0 ax [433])
                (plus:DI (reg:DI 0 ax [433])
                    (reg:DI 1 dx [orig:203 D.6528 ] [203])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:327 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:203 D.6528 ] [203])
            (const_int 9 [0x9]))
        (nil)))
(insn 400 399 401 22 (parallel [
            (set (reg:DI 0 ax [433])
                (ashift:DI (reg:DI 0 ax [433])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:327 512 {*ashldi3_1}
     (nil))
(insn 401 400 402 22 (parallel [
            (set (reg:DI 0 ax [433])
                (plus:DI (reg:DI 0 ax [433])
                    (reg:DI 1 dx [orig:203 D.6528 ] [203])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:327 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:203 D.6528 ] [203])
            (const_int 19 [0x13]))
        (nil)))
(insn 402 401 404 22 (parallel [
            (set (reg:DI 0 ax [434])
                (ashift:DI (reg:DI 0 ax [433])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:327 512 {*ashldi3_1}
     (nil))
(insn 404 402 405 22 (set (reg:DI 1 dx [orig:204 D.6528 ] [204])
        (reg:DI 0 ax [433])) sim2fitman_sup.cpp:327 89 {*movdi_internal}
     (nil))
(insn 405 404 406 22 (set (reg/f:DI 0 ax [435])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:327 89 {*movdi_internal}
     (nil))
(insn 406 405 407 22 (parallel [
            (set (reg/f:DI 0 ax [orig:205 D.6535 ] [205])
                (plus:DI (reg/f:DI 0 ax [435])
                    (reg:DI 1 dx [orig:204 D.6528 ] [204])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:327 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:204 D.6528 ] [204]))
        (nil)))
(insn 407 406 408 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:205 D.6535 ] [205])
                (const_int 24 [0x18])) [0 _186->data_zero_fill+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:327 90 {*movsi_internal}
     (nil))
(insn 408 407 409 22 (set (reg:SI 0 ax [436])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:328 90 {*movsi_internal}
     (nil))
(insn 409 408 410 22 (set (reg:DI 1 dx [orig:206 D.6528 ] [206])
        (sign_extend:DI (reg:SI 0 ax [436]))) sim2fitman_sup.cpp:328 142 {*extendsidi2_rex64}
     (nil))
(insn 410 409 411 22 (set (reg:DI 0 ax [437])
        (reg:DI 1 dx [orig:206 D.6528 ] [206])) sim2fitman_sup.cpp:328 89 {*movdi_internal}
     (nil))
(insn 411 410 412 22 (parallel [
            (set (reg:DI 0 ax [437])
                (ashift:DI (reg:DI 0 ax [437])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:328 512 {*ashldi3_1}
     (nil))
(insn 412 411 413 22 (parallel [
            (set (reg:DI 0 ax [437])
                (plus:DI (reg:DI 0 ax [437])
                    (reg:DI 1 dx [orig:206 D.6528 ] [206])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:328 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:206 D.6528 ] [206])
            (const_int 9 [0x9]))
        (nil)))
(insn 413 412 414 22 (parallel [
            (set (reg:DI 0 ax [437])
                (ashift:DI (reg:DI 0 ax [437])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:328 512 {*ashldi3_1}
     (nil))
(insn 414 413 415 22 (parallel [
            (set (reg:DI 0 ax [437])
                (plus:DI (reg:DI 0 ax [437])
                    (reg:DI 1 dx [orig:206 D.6528 ] [206])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:328 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:206 D.6528 ] [206])
            (const_int 19 [0x13]))
        (nil)))
(insn 415 414 417 22 (parallel [
            (set (reg:DI 0 ax [438])
                (ashift:DI (reg:DI 0 ax [437])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:328 512 {*ashldi3_1}
     (nil))
(insn 417 415 418 22 (set (reg:DI 1 dx [orig:207 D.6528 ] [207])
        (reg:DI 0 ax [437])) sim2fitman_sup.cpp:328 89 {*movdi_internal}
     (nil))
(insn 418 417 419 22 (set (reg/f:DI 0 ax [439])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:328 89 {*movdi_internal}
     (nil))
(insn 419 418 420 22 (parallel [
            (set (reg/f:DI 0 ax [orig:208 D.6535 ] [208])
                (plus:DI (reg/f:DI 0 ax [439])
                    (reg:DI 1 dx [orig:207 D.6528 ] [207])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:328 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:207 D.6528 ] [207]))
        (nil)))
(insn 420 419 421 22 (set (reg:SF 21 xmm0 [440])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:328 129 {*movsf_internal}
     (nil))
(insn 421 420 422 22 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:208 D.6535 ] [208])
                (const_int 28 [0x1c])) [0 _190->comp_filter+0 S4 A32])
        (reg:SF 21 xmm0 [440])) sim2fitman_sup.cpp:328 129 {*movsf_internal}
     (nil))
(insn 422 421 423 22 (set (reg:SI 0 ax [441])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:329 90 {*movsi_internal}
     (nil))
(insn 423 422 424 22 (set (reg:DI 1 dx [orig:209 D.6528 ] [209])
        (sign_extend:DI (reg:SI 0 ax [441]))) sim2fitman_sup.cpp:329 142 {*extendsidi2_rex64}
     (nil))
(insn 424 423 425 22 (set (reg:DI 0 ax [442])
        (reg:DI 1 dx [orig:209 D.6528 ] [209])) sim2fitman_sup.cpp:329 89 {*movdi_internal}
     (nil))
(insn 425 424 426 22 (parallel [
            (set (reg:DI 0 ax [442])
                (ashift:DI (reg:DI 0 ax [442])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:329 512 {*ashldi3_1}
     (nil))
(insn 426 425 427 22 (parallel [
            (set (reg:DI 0 ax [442])
                (plus:DI (reg:DI 0 ax [442])
                    (reg:DI 1 dx [orig:209 D.6528 ] [209])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:329 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:209 D.6528 ] [209])
            (const_int 9 [0x9]))
        (nil)))
(insn 427 426 428 22 (parallel [
            (set (reg:DI 0 ax [442])
                (ashift:DI (reg:DI 0 ax [442])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:329 512 {*ashldi3_1}
     (nil))
(insn 428 427 429 22 (parallel [
            (set (reg:DI 0 ax [442])
                (plus:DI (reg:DI 0 ax [442])
                    (reg:DI 1 dx [orig:209 D.6528 ] [209])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:329 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:209 D.6528 ] [209])
            (const_int 19 [0x13]))
        (nil)))
(insn 429 428 431 22 (parallel [
            (set (reg:DI 0 ax [443])
                (ashift:DI (reg:DI 0 ax [442])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:329 512 {*ashldi3_1}
     (nil))
(insn 431 429 432 22 (set (reg:DI 1 dx [orig:210 D.6528 ] [210])
        (reg:DI 0 ax [442])) sim2fitman_sup.cpp:329 89 {*movdi_internal}
     (nil))
(insn 432 431 433 22 (set (reg/f:DI 0 ax [444])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:329 89 {*movdi_internal}
     (nil))
(insn 433 432 434 22 (parallel [
            (set (reg/f:DI 0 ax [orig:211 D.6535 ] [211])
                (plus:DI (reg/f:DI 0 ax [444])
                    (reg:DI 1 dx [orig:210 D.6528 ] [210])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:329 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:210 D.6528 ] [210]))
        (nil)))
(insn 434 433 435 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:211 D.6535 ] [211])
                (const_int 32 [0x20])) [0 _194->max_normalize+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:329 90 {*movsi_internal}
     (nil))
(insn 435 434 436 22 (set (reg:SI 0 ax [445])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:330 90 {*movsi_internal}
     (nil))
(insn 436 435 437 22 (set (reg:DI 1 dx [orig:212 D.6528 ] [212])
        (sign_extend:DI (reg:SI 0 ax [445]))) sim2fitman_sup.cpp:330 142 {*extendsidi2_rex64}
     (nil))
(insn 437 436 438 22 (set (reg:DI 0 ax [446])
        (reg:DI 1 dx [orig:212 D.6528 ] [212])) sim2fitman_sup.cpp:330 89 {*movdi_internal}
     (nil))
(insn 438 437 439 22 (parallel [
            (set (reg:DI 0 ax [446])
                (ashift:DI (reg:DI 0 ax [446])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:330 512 {*ashldi3_1}
     (nil))
(insn 439 438 440 22 (parallel [
            (set (reg:DI 0 ax [446])
                (plus:DI (reg:DI 0 ax [446])
                    (reg:DI 1 dx [orig:212 D.6528 ] [212])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:330 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:212 D.6528 ] [212])
            (const_int 9 [0x9]))
        (nil)))
(insn 440 439 441 22 (parallel [
            (set (reg:DI 0 ax [446])
                (ashift:DI (reg:DI 0 ax [446])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:330 512 {*ashldi3_1}
     (nil))
(insn 441 440 442 22 (parallel [
            (set (reg:DI 0 ax [446])
                (plus:DI (reg:DI 0 ax [446])
                    (reg:DI 1 dx [orig:212 D.6528 ] [212])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:330 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:212 D.6528 ] [212])
            (const_int 19 [0x13]))
        (nil)))
(insn 442 441 444 22 (parallel [
            (set (reg:DI 0 ax [447])
                (ashift:DI (reg:DI 0 ax [446])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:330 512 {*ashldi3_1}
     (nil))
(insn 444 442 445 22 (set (reg:DI 1 dx [orig:213 D.6528 ] [213])
        (reg:DI 0 ax [446])) sim2fitman_sup.cpp:330 89 {*movdi_internal}
     (nil))
(insn 445 444 446 22 (set (reg/f:DI 0 ax [448])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:330 89 {*movdi_internal}
     (nil))
(insn 446 445 447 22 (parallel [
            (set (reg/f:DI 0 ax [orig:214 D.6535 ] [214])
                (plus:DI (reg/f:DI 0 ax [448])
                    (reg:DI 1 dx [orig:213 D.6528 ] [213])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:330 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:213 D.6528 ] [213]))
        (nil)))
(insn 447 446 448 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:214 D.6535 ] [214])
                (const_int 36 [0x24])) [0 _198->pre_quality+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:330 90 {*movsi_internal}
     (nil))
(insn 448 447 449 22 (set (reg:SI 0 ax [449])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:331 90 {*movsi_internal}
     (nil))
(insn 449 448 450 22 (set (reg:DI 1 dx [orig:215 D.6528 ] [215])
        (sign_extend:DI (reg:SI 0 ax [449]))) sim2fitman_sup.cpp:331 142 {*extendsidi2_rex64}
     (nil))
(insn 450 449 451 22 (set (reg:DI 0 ax [450])
        (reg:DI 1 dx [orig:215 D.6528 ] [215])) sim2fitman_sup.cpp:331 89 {*movdi_internal}
     (nil))
(insn 451 450 452 22 (parallel [
            (set (reg:DI 0 ax [450])
                (ashift:DI (reg:DI 0 ax [450])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:331 512 {*ashldi3_1}
     (nil))
(insn 452 451 453 22 (parallel [
            (set (reg:DI 0 ax [450])
                (plus:DI (reg:DI 0 ax [450])
                    (reg:DI 1 dx [orig:215 D.6528 ] [215])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:331 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:215 D.6528 ] [215])
            (const_int 9 [0x9]))
        (nil)))
(insn 453 452 454 22 (parallel [
            (set (reg:DI 0 ax [450])
                (ashift:DI (reg:DI 0 ax [450])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:331 512 {*ashldi3_1}
     (nil))
(insn 454 453 455 22 (parallel [
            (set (reg:DI 0 ax [450])
                (plus:DI (reg:DI 0 ax [450])
                    (reg:DI 1 dx [orig:215 D.6528 ] [215])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:331 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:215 D.6528 ] [215])
            (const_int 19 [0x13]))
        (nil)))
(insn 455 454 457 22 (parallel [
            (set (reg:DI 0 ax [451])
                (ashift:DI (reg:DI 0 ax [450])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:331 512 {*ashldi3_1}
     (nil))
(insn 457 455 458 22 (set (reg:DI 1 dx [orig:216 D.6528 ] [216])
        (reg:DI 0 ax [450])) sim2fitman_sup.cpp:331 89 {*movdi_internal}
     (nil))
(insn 458 457 459 22 (set (reg/f:DI 0 ax [452])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:331 89 {*movdi_internal}
     (nil))
(insn 459 458 460 22 (parallel [
            (set (reg/f:DI 0 ax [orig:217 D.6535 ] [217])
                (plus:DI (reg/f:DI 0 ax [452])
                    (reg:DI 1 dx [orig:216 D.6528 ] [216])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:331 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:216 D.6528 ] [216]))
        (nil)))
(insn 460 459 461 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:217 D.6535 ] [217])
                (const_int 40 [0x28])) [0 _202->pre_quecc+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:331 90 {*movsi_internal}
     (nil))
(insn 461 460 462 22 (set (reg:SI 0 ax [453])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:332 90 {*movsi_internal}
     (nil))
(insn 462 461 463 22 (set (reg:DI 1 dx [orig:218 D.6528 ] [218])
        (sign_extend:DI (reg:SI 0 ax [453]))) sim2fitman_sup.cpp:332 142 {*extendsidi2_rex64}
     (nil))
(insn 463 462 464 22 (set (reg:DI 0 ax [454])
        (reg:DI 1 dx [orig:218 D.6528 ] [218])) sim2fitman_sup.cpp:332 89 {*movdi_internal}
     (nil))
(insn 464 463 465 22 (parallel [
            (set (reg:DI 0 ax [454])
                (ashift:DI (reg:DI 0 ax [454])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:332 512 {*ashldi3_1}
     (nil))
(insn 465 464 466 22 (parallel [
            (set (reg:DI 0 ax [454])
                (plus:DI (reg:DI 0 ax [454])
                    (reg:DI 1 dx [orig:218 D.6528 ] [218])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:332 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:218 D.6528 ] [218])
            (const_int 9 [0x9]))
        (nil)))
(insn 466 465 467 22 (parallel [
            (set (reg:DI 0 ax [454])
                (ashift:DI (reg:DI 0 ax [454])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:332 512 {*ashldi3_1}
     (nil))
(insn 467 466 468 22 (parallel [
            (set (reg:DI 0 ax [454])
                (plus:DI (reg:DI 0 ax [454])
                    (reg:DI 1 dx [orig:218 D.6528 ] [218])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:332 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:218 D.6528 ] [218])
            (const_int 19 [0x13]))
        (nil)))
(insn 468 467 470 22 (parallel [
            (set (reg:DI 0 ax [455])
                (ashift:DI (reg:DI 0 ax [454])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:332 512 {*ashldi3_1}
     (nil))
(insn 470 468 471 22 (set (reg:DI 1 dx [orig:219 D.6528 ] [219])
        (reg:DI 0 ax [454])) sim2fitman_sup.cpp:332 89 {*movdi_internal}
     (nil))
(insn 471 470 472 22 (set (reg/f:DI 0 ax [456])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:332 89 {*movdi_internal}
     (nil))
(insn 472 471 473 22 (parallel [
            (set (reg/f:DI 0 ax [orig:220 D.6535 ] [220])
                (plus:DI (reg/f:DI 0 ax [456])
                    (reg:DI 1 dx [orig:219 D.6528 ] [219])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:332 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:219 D.6528 ] [219]))
        (nil)))
(insn 473 472 474 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:220 D.6535 ] [220])
                (const_int 44 [0x2c])) [0 _206->pre_quecc_points+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:332 90 {*movsi_internal}
     (nil))
(insn 474 473 475 22 (set (reg:SI 0 ax [457])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:333 90 {*movsi_internal}
     (nil))
(insn 475 474 476 22 (set (reg:DI 1 dx [orig:221 D.6528 ] [221])
        (sign_extend:DI (reg:SI 0 ax [457]))) sim2fitman_sup.cpp:333 142 {*extendsidi2_rex64}
     (nil))
(insn 476 475 477 22 (set (reg:DI 0 ax [458])
        (reg:DI 1 dx [orig:221 D.6528 ] [221])) sim2fitman_sup.cpp:333 89 {*movdi_internal}
     (nil))
(insn 477 476 478 22 (parallel [
            (set (reg:DI 0 ax [458])
                (ashift:DI (reg:DI 0 ax [458])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:333 512 {*ashldi3_1}
     (nil))
(insn 478 477 479 22 (parallel [
            (set (reg:DI 0 ax [458])
                (plus:DI (reg:DI 0 ax [458])
                    (reg:DI 1 dx [orig:221 D.6528 ] [221])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:333 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:221 D.6528 ] [221])
            (const_int 9 [0x9]))
        (nil)))
(insn 479 478 480 22 (parallel [
            (set (reg:DI 0 ax [458])
                (ashift:DI (reg:DI 0 ax [458])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:333 512 {*ashldi3_1}
     (nil))
(insn 480 479 481 22 (parallel [
            (set (reg:DI 0 ax [458])
                (plus:DI (reg:DI 0 ax [458])
                    (reg:DI 1 dx [orig:221 D.6528 ] [221])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:333 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:221 D.6528 ] [221])
            (const_int 19 [0x13]))
        (nil)))
(insn 481 480 483 22 (parallel [
            (set (reg:DI 0 ax [459])
                (ashift:DI (reg:DI 0 ax [458])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:333 512 {*ashldi3_1}
     (nil))
(insn 483 481 484 22 (set (reg:DI 1 dx [orig:222 D.6528 ] [222])
        (reg:DI 0 ax [458])) sim2fitman_sup.cpp:333 89 {*movdi_internal}
     (nil))
(insn 484 483 485 22 (set (reg/f:DI 0 ax [460])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:333 89 {*movdi_internal}
     (nil))
(insn 485 484 486 22 (parallel [
            (set (reg/f:DI 0 ax [orig:223 D.6535 ] [223])
                (plus:DI (reg/f:DI 0 ax [460])
                    (reg:DI 1 dx [orig:222 D.6528 ] [222])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:333 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:222 D.6528 ] [222]))
        (nil)))
(insn 486 485 487 22 (set (reg:SF 21 xmm0 [461])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:333 129 {*movsf_internal}
     (nil))
(insn 487 486 488 22 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:223 D.6535 ] [223])
                (const_int 48 [0x30])) [0 _210->pre_delay_time+0 S4 A32])
        (reg:SF 21 xmm0 [461])) sim2fitman_sup.cpp:333 129 {*movsf_internal}
     (nil))
(insn 488 487 489 22 (set (reg:SI 0 ax [462])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:334 90 {*movsi_internal}
     (nil))
(insn 489 488 490 22 (set (reg:DI 1 dx [orig:224 D.6528 ] [224])
        (sign_extend:DI (reg:SI 0 ax [462]))) sim2fitman_sup.cpp:334 142 {*extendsidi2_rex64}
     (nil))
(insn 490 489 491 22 (set (reg:DI 0 ax [463])
        (reg:DI 1 dx [orig:224 D.6528 ] [224])) sim2fitman_sup.cpp:334 89 {*movdi_internal}
     (nil))
(insn 491 490 492 22 (parallel [
            (set (reg:DI 0 ax [463])
                (ashift:DI (reg:DI 0 ax [463])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:334 512 {*ashldi3_1}
     (nil))
(insn 492 491 493 22 (parallel [
            (set (reg:DI 0 ax [463])
                (plus:DI (reg:DI 0 ax [463])
                    (reg:DI 1 dx [orig:224 D.6528 ] [224])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:334 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:224 D.6528 ] [224])
            (const_int 9 [0x9]))
        (nil)))
(insn 493 492 494 22 (parallel [
            (set (reg:DI 0 ax [463])
                (ashift:DI (reg:DI 0 ax [463])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:334 512 {*ashldi3_1}
     (nil))
(insn 494 493 495 22 (parallel [
            (set (reg:DI 0 ax [463])
                (plus:DI (reg:DI 0 ax [463])
                    (reg:DI 1 dx [orig:224 D.6528 ] [224])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:334 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:224 D.6528 ] [224])
            (const_int 19 [0x13]))
        (nil)))
(insn 495 494 497 22 (parallel [
            (set (reg:DI 0 ax [464])
                (ashift:DI (reg:DI 0 ax [463])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:334 512 {*ashldi3_1}
     (nil))
(insn 497 495 498 22 (set (reg:DI 1 dx [orig:225 D.6528 ] [225])
        (reg:DI 0 ax [463])) sim2fitman_sup.cpp:334 89 {*movdi_internal}
     (nil))
(insn 498 497 499 22 (set (reg/f:DI 0 ax [465])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:334 89 {*movdi_internal}
     (nil))
(insn 499 498 500 22 (parallel [
            (set (reg/f:DI 0 ax [orig:226 D.6535 ] [226])
                (plus:DI (reg/f:DI 0 ax [465])
                    (reg:DI 1 dx [orig:225 D.6528 ] [225])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:334 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:225 D.6528 ] [225]))
        (nil)))
(insn 500 499 501 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:226 D.6535 ] [226])
                (const_int 52 [0x34])) [0 _214->pre_quecc_if+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:334 90 {*movsi_internal}
     (nil))
(insn 501 500 502 22 (set (reg:SI 0 ax [466])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:335 90 {*movsi_internal}
     (nil))
(insn 502 501 503 22 (set (reg:DI 1 dx [orig:227 D.6528 ] [227])
        (sign_extend:DI (reg:SI 0 ax [466]))) sim2fitman_sup.cpp:335 142 {*extendsidi2_rex64}
     (nil))
(insn 503 502 504 22 (set (reg:DI 0 ax [467])
        (reg:DI 1 dx [orig:227 D.6528 ] [227])) sim2fitman_sup.cpp:335 89 {*movdi_internal}
     (nil))
(insn 504 503 505 22 (parallel [
            (set (reg:DI 0 ax [467])
                (ashift:DI (reg:DI 0 ax [467])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:335 512 {*ashldi3_1}
     (nil))
(insn 505 504 506 22 (parallel [
            (set (reg:DI 0 ax [467])
                (plus:DI (reg:DI 0 ax [467])
                    (reg:DI 1 dx [orig:227 D.6528 ] [227])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:335 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:227 D.6528 ] [227])
            (const_int 9 [0x9]))
        (nil)))
(insn 506 505 507 22 (parallel [
            (set (reg:DI 0 ax [467])
                (ashift:DI (reg:DI 0 ax [467])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:335 512 {*ashldi3_1}
     (nil))
(insn 507 506 508 22 (parallel [
            (set (reg:DI 0 ax [467])
                (plus:DI (reg:DI 0 ax [467])
                    (reg:DI 1 dx [orig:227 D.6528 ] [227])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:335 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:227 D.6528 ] [227])
            (const_int 19 [0x13]))
        (nil)))
(insn 508 507 510 22 (parallel [
            (set (reg:DI 0 ax [468])
                (ashift:DI (reg:DI 0 ax [467])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:335 512 {*ashldi3_1}
     (nil))
(insn 510 508 511 22 (set (reg:DI 1 dx [orig:228 D.6528 ] [228])
        (reg:DI 0 ax [467])) sim2fitman_sup.cpp:335 89 {*movdi_internal}
     (nil))
(insn 511 510 512 22 (set (reg/f:DI 0 ax [469])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:335 89 {*movdi_internal}
     (nil))
(insn 512 511 513 22 (parallel [
            (set (reg/f:DI 0 ax [orig:229 D.6535 ] [229])
                (plus:DI (reg/f:DI 0 ax [469])
                    (reg:DI 1 dx [orig:228 D.6528 ] [228])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:335 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:228 D.6528 ] [228]))
        (nil)))
(insn 513 512 514 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:229 D.6535 ] [229])
                (const_int 56 [0x38])) [0 _218->input_file_type+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:335 90 {*movsi_internal}
     (nil))
(insn 514 513 515 22 (set (reg:SI 0 ax [470])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:336 90 {*movsi_internal}
     (nil))
(insn 515 514 516 22 (set (reg:DI 1 dx [orig:230 D.6528 ] [230])
        (sign_extend:DI (reg:SI 0 ax [470]))) sim2fitman_sup.cpp:336 142 {*extendsidi2_rex64}
     (nil))
(insn 516 515 517 22 (set (reg:DI 0 ax [471])
        (reg:DI 1 dx [orig:230 D.6528 ] [230])) sim2fitman_sup.cpp:336 89 {*movdi_internal}
     (nil))
(insn 517 516 518 22 (parallel [
            (set (reg:DI 0 ax [471])
                (ashift:DI (reg:DI 0 ax [471])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:336 512 {*ashldi3_1}
     (nil))
(insn 518 517 519 22 (parallel [
            (set (reg:DI 0 ax [471])
                (plus:DI (reg:DI 0 ax [471])
                    (reg:DI 1 dx [orig:230 D.6528 ] [230])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:336 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:230 D.6528 ] [230])
            (const_int 9 [0x9]))
        (nil)))
(insn 519 518 520 22 (parallel [
            (set (reg:DI 0 ax [471])
                (ashift:DI (reg:DI 0 ax [471])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:336 512 {*ashldi3_1}
     (nil))
(insn 520 519 521 22 (parallel [
            (set (reg:DI 0 ax [471])
                (plus:DI (reg:DI 0 ax [471])
                    (reg:DI 1 dx [orig:230 D.6528 ] [230])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:336 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:230 D.6528 ] [230])
            (const_int 19 [0x13]))
        (nil)))
(insn 521 520 523 22 (parallel [
            (set (reg:DI 0 ax [472])
                (ashift:DI (reg:DI 0 ax [471])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:336 512 {*ashldi3_1}
     (nil))
(insn 523 521 524 22 (set (reg:DI 1 dx [orig:231 D.6528 ] [231])
        (reg:DI 0 ax [471])) sim2fitman_sup.cpp:336 89 {*movdi_internal}
     (nil))
(insn 524 523 525 22 (set (reg/f:DI 0 ax [473])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:336 89 {*movdi_internal}
     (nil))
(insn 525 524 526 22 (parallel [
            (set (reg/f:DI 0 ax [orig:232 D.6535 ] [232])
                (plus:DI (reg/f:DI 0 ax [473])
                    (reg:DI 1 dx [orig:231 D.6528 ] [231])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:336 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:231 D.6528 ] [231]))
        (nil)))
(insn 526 525 527 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:232 D.6535 ] [232])
                (const_int 60 [0x3c])) [0 _222->ref_file_argument+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:336 90 {*movsi_internal}
     (nil))
(insn 527 526 528 22 (set (reg:SI 0 ax [474])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:337 90 {*movsi_internal}
     (nil))
(insn 528 527 529 22 (set (reg:DI 1 dx [orig:233 D.6528 ] [233])
        (sign_extend:DI (reg:SI 0 ax [474]))) sim2fitman_sup.cpp:337 142 {*extendsidi2_rex64}
     (nil))
(insn 529 528 530 22 (set (reg:DI 0 ax [475])
        (reg:DI 1 dx [orig:233 D.6528 ] [233])) sim2fitman_sup.cpp:337 89 {*movdi_internal}
     (nil))
(insn 530 529 531 22 (parallel [
            (set (reg:DI 0 ax [475])
                (ashift:DI (reg:DI 0 ax [475])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:337 512 {*ashldi3_1}
     (nil))
(insn 531 530 532 22 (parallel [
            (set (reg:DI 0 ax [475])
                (plus:DI (reg:DI 0 ax [475])
                    (reg:DI 1 dx [orig:233 D.6528 ] [233])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:337 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:233 D.6528 ] [233])
            (const_int 9 [0x9]))
        (nil)))
(insn 532 531 533 22 (parallel [
            (set (reg:DI 0 ax [475])
                (ashift:DI (reg:DI 0 ax [475])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:337 512 {*ashldi3_1}
     (nil))
(insn 533 532 534 22 (parallel [
            (set (reg:DI 0 ax [475])
                (plus:DI (reg:DI 0 ax [475])
                    (reg:DI 1 dx [orig:233 D.6528 ] [233])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:337 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:233 D.6528 ] [233])
            (const_int 19 [0x13]))
        (nil)))
(insn 534 533 536 22 (parallel [
            (set (reg:DI 0 ax [476])
                (ashift:DI (reg:DI 0 ax [475])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:337 512 {*ashldi3_1}
     (nil))
(insn 536 534 537 22 (set (reg:DI 1 dx [orig:234 D.6528 ] [234])
        (reg:DI 0 ax [475])) sim2fitman_sup.cpp:337 89 {*movdi_internal}
     (nil))
(insn 537 536 538 22 (set (reg/f:DI 0 ax [477])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:337 89 {*movdi_internal}
     (nil))
(insn 538 537 539 22 (parallel [
            (set (reg/f:DI 0 ax [orig:235 D.6535 ] [235])
                (plus:DI (reg/f:DI 0 ax [477])
                    (reg:DI 1 dx [orig:234 D.6528 ] [234])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:337 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:234 D.6528 ] [234]))
        (nil)))
(insn 539 538 540 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:235 D.6535 ] [235])
                (const_int 64 [0x40])) [0 _226->csi_reorder+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:337 90 {*movsi_internal}
     (nil))
(insn 540 539 541 22 (set (reg:SI 0 ax [478])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:338 90 {*movsi_internal}
     (nil))
(insn 541 540 542 22 (set (reg:DI 1 dx [orig:236 D.6528 ] [236])
        (sign_extend:DI (reg:SI 0 ax [478]))) sim2fitman_sup.cpp:338 142 {*extendsidi2_rex64}
     (nil))
(insn 542 541 543 22 (set (reg:DI 0 ax [479])
        (reg:DI 1 dx [orig:236 D.6528 ] [236])) sim2fitman_sup.cpp:338 89 {*movdi_internal}
     (nil))
(insn 543 542 544 22 (parallel [
            (set (reg:DI 0 ax [479])
                (ashift:DI (reg:DI 0 ax [479])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:338 512 {*ashldi3_1}
     (nil))
(insn 544 543 545 22 (parallel [
            (set (reg:DI 0 ax [479])
                (plus:DI (reg:DI 0 ax [479])
                    (reg:DI 1 dx [orig:236 D.6528 ] [236])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:338 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:236 D.6528 ] [236])
            (const_int 9 [0x9]))
        (nil)))
(insn 545 544 546 22 (parallel [
            (set (reg:DI 0 ax [479])
                (ashift:DI (reg:DI 0 ax [479])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:338 512 {*ashldi3_1}
     (nil))
(insn 546 545 547 22 (parallel [
            (set (reg:DI 0 ax [479])
                (plus:DI (reg:DI 0 ax [479])
                    (reg:DI 1 dx [orig:236 D.6528 ] [236])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:338 218 {*adddi_1}
     (expr_list:REG_EQUAL (mult:DI (reg:DI 1 dx [orig:236 D.6528 ] [236])
            (const_int 19 [0x13]))
        (nil)))
(insn 547 546 549 22 (parallel [
            (set (reg:DI 0 ax [480])
                (ashift:DI (reg:DI 0 ax [479])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:338 512 {*ashldi3_1}
     (nil))
(insn 549 547 550 22 (set (reg:DI 1 dx [orig:237 D.6528 ] [237])
        (reg:DI 0 ax [479])) sim2fitman_sup.cpp:338 89 {*movdi_internal}
     (nil))
(insn 550 549 551 22 (set (reg/f:DI 0 ax [481])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])) sim2fitman_sup.cpp:338 89 {*movdi_internal}
     (nil))
(insn 551 550 552 22 (parallel [
            (set (reg/f:DI 0 ax [orig:238 D.6535 ] [238])
                (plus:DI (reg/f:DI 0 ax [481])
                    (reg:DI 1 dx [orig:237 D.6528 ] [237])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:338 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 preprocess+0 S8 A64])
            (reg:DI 1 dx [orig:237 D.6528 ] [237]))
        (nil)))
(insn 552 551 553 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:238 D.6535 ] [238])
                (const_int 68 [0x44])) [0 _230->tilt+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:338 90 {*movsi_internal}
     (nil))
(insn 553 552 554 22 (set (reg:SI 0 ax [482])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:341 90 {*movsi_internal}
     (nil))
(insn 554 553 555 22 (set (reg:DI 0 ax [orig:239 D.6528 ] [239])
        (sign_extend:DI (reg:SI 0 ax [482]))) sim2fitman_sup.cpp:341 142 {*extendsidi2_rex64}
     (nil))
(insn 555 554 850 22 (parallel [
            (set (reg:DI 0 ax [orig:240 D.6528 ] [240])
                (ashift:DI (reg:DI 0 ax [orig:240 D.6528 ] [240])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:341 512 {*ashldi3_1}
     (nil))
(insn 850 555 556 22 (set (reg:DI 1 dx [orig:240 D.6528 ] [240])
        (reg:DI 0 ax [orig:240 D.6528 ] [240])) sim2fitman_sup.cpp:341 89 {*movdi_internal}
     (nil))
(insn 556 850 557 22 (set (reg/f:DI 0 ax [483])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])) sim2fitman_sup.cpp:341 89 {*movdi_internal}
     (nil))
(insn 557 556 558 22 (parallel [
            (set (reg/f:DI 0 ax [orig:241 D.6536 ] [241])
                (plus:DI (reg/f:DI 0 ax [483])
                    (reg:DI 1 dx [orig:240 D.6528 ] [240])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:341 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:240 D.6528 ] [240]))
        (nil)))
(insn 558 557 559 22 (set (mem/j:DI (reg/f:DI 0 ax [orig:241 D.6536 ] [241]) [0 _235->nblocks.number+0 S8 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:341 89 {*movdi_internal}
     (nil))
(insn 559 558 560 22 (set (reg:SI 0 ax [484])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:342 90 {*movsi_internal}
     (nil))
(insn 560 559 561 22 (set (reg:DI 0 ax [orig:242 D.6528 ] [242])
        (sign_extend:DI (reg:SI 0 ax [484]))) sim2fitman_sup.cpp:342 142 {*extendsidi2_rex64}
     (nil))
(insn 561 560 852 22 (parallel [
            (set (reg:DI 0 ax [orig:243 D.6528 ] [243])
                (ashift:DI (reg:DI 0 ax [orig:243 D.6528 ] [243])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:342 512 {*ashldi3_1}
     (nil))
(insn 852 561 562 22 (set (reg:DI 1 dx [orig:243 D.6528 ] [243])
        (reg:DI 0 ax [orig:243 D.6528 ] [243])) sim2fitman_sup.cpp:342 89 {*movdi_internal}
     (nil))
(insn 562 852 563 22 (set (reg/f:DI 0 ax [485])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])) sim2fitman_sup.cpp:342 89 {*movdi_internal}
     (nil))
(insn 563 562 564 22 (parallel [
            (set (reg/f:DI 0 ax [orig:244 D.6536 ] [244])
                (plus:DI (reg/f:DI 0 ax [485])
                    (reg:DI 1 dx [orig:243 D.6528 ] [243])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:342 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:243 D.6528 ] [243]))
        (nil)))
(insn 564 563 565 22 (set (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:244 D.6536 ] [244])
                (const_int 8 [0x8])) [0 _239->ntraces.number+0 S8 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:342 89 {*movdi_internal}
     (nil))
(insn 565 564 566 22 (set (reg:SI 0 ax [486])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:343 90 {*movsi_internal}
     (nil))
(insn 566 565 567 22 (set (reg:DI 0 ax [orig:245 D.6528 ] [245])
        (sign_extend:DI (reg:SI 0 ax [486]))) sim2fitman_sup.cpp:343 142 {*extendsidi2_rex64}
     (nil))
(insn 567 566 854 22 (parallel [
            (set (reg:DI 0 ax [orig:246 D.6528 ] [246])
                (ashift:DI (reg:DI 0 ax [orig:246 D.6528 ] [246])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:343 512 {*ashldi3_1}
     (nil))
(insn 854 567 568 22 (set (reg:DI 1 dx [orig:246 D.6528 ] [246])
        (reg:DI 0 ax [orig:246 D.6528 ] [246])) sim2fitman_sup.cpp:343 89 {*movdi_internal}
     (nil))
(insn 568 854 569 22 (set (reg/f:DI 0 ax [487])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])) sim2fitman_sup.cpp:343 89 {*movdi_internal}
     (nil))
(insn 569 568 570 22 (parallel [
            (set (reg/f:DI 0 ax [orig:247 D.6536 ] [247])
                (plus:DI (reg/f:DI 0 ax [487])
                    (reg:DI 1 dx [orig:246 D.6528 ] [246])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:343 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:246 D.6528 ] [246]))
        (nil)))
(insn 570 569 571 22 (set (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:247 D.6536 ] [247])
                (const_int 16 [0x10])) [0 _243->np.number+0 S8 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:343 89 {*movdi_internal}
     (nil))
(insn 571 570 572 22 (set (reg:SI 0 ax [488])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:344 90 {*movsi_internal}
     (nil))
(insn 572 571 573 22 (set (reg:DI 0 ax [orig:248 D.6528 ] [248])
        (sign_extend:DI (reg:SI 0 ax [488]))) sim2fitman_sup.cpp:344 142 {*extendsidi2_rex64}
     (nil))
(insn 573 572 856 22 (parallel [
            (set (reg:DI 0 ax [orig:249 D.6528 ] [249])
                (ashift:DI (reg:DI 0 ax [orig:249 D.6528 ] [249])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:344 512 {*ashldi3_1}
     (nil))
(insn 856 573 574 22 (set (reg:DI 1 dx [orig:249 D.6528 ] [249])
        (reg:DI 0 ax [orig:249 D.6528 ] [249])) sim2fitman_sup.cpp:344 89 {*movdi_internal}
     (nil))
(insn 574 856 575 22 (set (reg/f:DI 0 ax [489])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])) sim2fitman_sup.cpp:344 89 {*movdi_internal}
     (nil))
(insn 575 574 576 22 (parallel [
            (set (reg/f:DI 0 ax [orig:250 D.6536 ] [250])
                (plus:DI (reg/f:DI 0 ax [489])
                    (reg:DI 1 dx [orig:249 D.6528 ] [249])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:344 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:249 D.6528 ] [249]))
        (nil)))
(insn 576 575 577 22 (set (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:250 D.6536 ] [250])
                (const_int 24 [0x18])) [0 _247->ebytes.number+0 S8 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:344 89 {*movdi_internal}
     (nil))
(insn 577 576 578 22 (set (reg:SI 0 ax [490])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:345 90 {*movsi_internal}
     (nil))
(insn 578 577 579 22 (set (reg:DI 0 ax [orig:251 D.6528 ] [251])
        (sign_extend:DI (reg:SI 0 ax [490]))) sim2fitman_sup.cpp:345 142 {*extendsidi2_rex64}
     (nil))
(insn 579 578 858 22 (parallel [
            (set (reg:DI 0 ax [orig:252 D.6528 ] [252])
                (ashift:DI (reg:DI 0 ax [orig:252 D.6528 ] [252])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:345 512 {*ashldi3_1}
     (nil))
(insn 858 579 580 22 (set (reg:DI 1 dx [orig:252 D.6528 ] [252])
        (reg:DI 0 ax [orig:252 D.6528 ] [252])) sim2fitman_sup.cpp:345 89 {*movdi_internal}
     (nil))
(insn 580 858 581 22 (set (reg/f:DI 0 ax [491])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])) sim2fitman_sup.cpp:345 89 {*movdi_internal}
     (nil))
(insn 581 580 582 22 (parallel [
            (set (reg/f:DI 0 ax [orig:253 D.6536 ] [253])
                (plus:DI (reg/f:DI 0 ax [491])
                    (reg:DI 1 dx [orig:252 D.6528 ] [252])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:345 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:252 D.6528 ] [252]))
        (nil)))
(insn 582 581 583 22 (set (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:253 D.6536 ] [253])
                (const_int 32 [0x20])) [0 _251->tbytes.number+0 S8 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:345 89 {*movdi_internal}
     (nil))
(insn 583 582 584 22 (set (reg:SI 0 ax [492])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:346 90 {*movsi_internal}
     (nil))
(insn 584 583 585 22 (set (reg:DI 0 ax [orig:254 D.6528 ] [254])
        (sign_extend:DI (reg:SI 0 ax [492]))) sim2fitman_sup.cpp:346 142 {*extendsidi2_rex64}
     (nil))
(insn 585 584 860 22 (parallel [
            (set (reg:DI 0 ax [orig:255 D.6528 ] [255])
                (ashift:DI (reg:DI 0 ax [orig:255 D.6528 ] [255])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:346 512 {*ashldi3_1}
     (nil))
(insn 860 585 586 22 (set (reg:DI 1 dx [orig:255 D.6528 ] [255])
        (reg:DI 0 ax [orig:255 D.6528 ] [255])) sim2fitman_sup.cpp:346 89 {*movdi_internal}
     (nil))
(insn 586 860 587 22 (set (reg/f:DI 0 ax [493])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])) sim2fitman_sup.cpp:346 89 {*movdi_internal}
     (nil))
(insn 587 586 588 22 (parallel [
            (set (reg/f:DI 0 ax [orig:256 D.6536 ] [256])
                (plus:DI (reg/f:DI 0 ax [493])
                    (reg:DI 1 dx [orig:255 D.6528 ] [255])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:346 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:255 D.6528 ] [255]))
        (nil)))
(insn 588 587 589 22 (set (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:256 D.6536 ] [256])
                (const_int 40 [0x28])) [0 _255->bbytes.number+0 S8 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:346 89 {*movdi_internal}
     (nil))
(insn 589 588 590 22 (set (reg:SI 0 ax [494])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:347 90 {*movsi_internal}
     (nil))
(insn 590 589 591 22 (set (reg:DI 0 ax [orig:257 D.6528 ] [257])
        (sign_extend:DI (reg:SI 0 ax [494]))) sim2fitman_sup.cpp:347 142 {*extendsidi2_rex64}
     (nil))
(insn 591 590 862 22 (parallel [
            (set (reg:DI 0 ax [orig:258 D.6528 ] [258])
                (ashift:DI (reg:DI 0 ax [orig:258 D.6528 ] [258])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:347 512 {*ashldi3_1}
     (nil))
(insn 862 591 592 22 (set (reg:DI 1 dx [orig:258 D.6528 ] [258])
        (reg:DI 0 ax [orig:258 D.6528 ] [258])) sim2fitman_sup.cpp:347 89 {*movdi_internal}
     (nil))
(insn 592 862 593 22 (set (reg/f:DI 0 ax [495])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])) sim2fitman_sup.cpp:347 89 {*movdi_internal}
     (nil))
(insn 593 592 594 22 (parallel [
            (set (reg/f:DI 0 ax [orig:259 D.6536 ] [259])
                (plus:DI (reg/f:DI 0 ax [495])
                    (reg:DI 1 dx [orig:258 D.6528 ] [258])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:347 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:258 D.6528 ] [258]))
        (nil)))
(insn 594 593 595 22 (set (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:259 D.6536 ] [259])
                (const_int 48 [0x30])) [0 _259->transf.number+0 S2 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:347 92 {*movhi_internal}
     (nil))
(insn 595 594 596 22 (set (reg:SI 0 ax [496])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:348 90 {*movsi_internal}
     (nil))
(insn 596 595 597 22 (set (reg:DI 0 ax [orig:260 D.6528 ] [260])
        (sign_extend:DI (reg:SI 0 ax [496]))) sim2fitman_sup.cpp:348 142 {*extendsidi2_rex64}
     (nil))
(insn 597 596 864 22 (parallel [
            (set (reg:DI 0 ax [orig:261 D.6528 ] [261])
                (ashift:DI (reg:DI 0 ax [orig:261 D.6528 ] [261])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:348 512 {*ashldi3_1}
     (nil))
(insn 864 597 598 22 (set (reg:DI 1 dx [orig:261 D.6528 ] [261])
        (reg:DI 0 ax [orig:261 D.6528 ] [261])) sim2fitman_sup.cpp:348 89 {*movdi_internal}
     (nil))
(insn 598 864 599 22 (set (reg/f:DI 0 ax [497])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])) sim2fitman_sup.cpp:348 89 {*movdi_internal}
     (nil))
(insn 599 598 600 22 (parallel [
            (set (reg/f:DI 0 ax [orig:262 D.6536 ] [262])
                (plus:DI (reg/f:DI 0 ax [497])
                    (reg:DI 1 dx [orig:261 D.6528 ] [261])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:348 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:261 D.6528 ] [261]))
        (nil)))
(insn 600 599 601 22 (set (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:262 D.6536 ] [262])
                (const_int 50 [0x32])) [0 _263->status.number+0 S2 A16])
        (const_int 0 [0])) sim2fitman_sup.cpp:348 92 {*movhi_internal}
     (nil))
(insn 601 600 602 22 (set (reg:SI 0 ax [498])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:349 90 {*movsi_internal}
     (nil))
(insn 602 601 603 22 (set (reg:DI 0 ax [orig:263 D.6528 ] [263])
        (sign_extend:DI (reg:SI 0 ax [498]))) sim2fitman_sup.cpp:349 142 {*extendsidi2_rex64}
     (nil))
(insn 603 602 866 22 (parallel [
            (set (reg:DI 0 ax [orig:264 D.6528 ] [264])
                (ashift:DI (reg:DI 0 ax [orig:264 D.6528 ] [264])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:349 512 {*ashldi3_1}
     (nil))
(insn 866 603 604 22 (set (reg:DI 1 dx [orig:264 D.6528 ] [264])
        (reg:DI 0 ax [orig:264 D.6528 ] [264])) sim2fitman_sup.cpp:349 89 {*movdi_internal}
     (nil))
(insn 604 866 605 22 (set (reg/f:DI 0 ax [499])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])) sim2fitman_sup.cpp:349 89 {*movdi_internal}
     (nil))
(insn 605 604 606 22 (parallel [
            (set (reg/f:DI 0 ax [orig:265 D.6536 ] [265])
                (plus:DI (reg/f:DI 0 ax [499])
                    (reg:DI 1 dx [orig:264 D.6528 ] [264])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:349 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 main_header+0 S8 A64])
            (reg:DI 1 dx [orig:264 D.6528 ] [264]))
        (nil)))
(insn 606 605 607 22 (set (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:265 D.6536 ] [265])
                (const_int 56 [0x38])) [0 _267->spare1.number+0 S8 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:349 89 {*movdi_internal}
     (nil))
(insn 607 606 608 22 (set (reg:SI 0 ax [500])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:352 90 {*movsi_internal}
     (nil))
(insn 608 607 609 22 (set (reg:DI 0 ax [orig:266 D.6528 ] [266])
        (sign_extend:DI (reg:SI 0 ax [500]))) sim2fitman_sup.cpp:352 142 {*extendsidi2_rex64}
     (nil))
(insn 609 608 868 22 (parallel [
            (set (reg:DI 0 ax [orig:267 D.6528 ] [267])
                (ashift:DI (reg:DI 0 ax [orig:267 D.6528 ] [267])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:352 512 {*ashldi3_1}
     (nil))
(insn 868 609 610 22 (set (reg:DI 1 dx [orig:267 D.6528 ] [267])
        (reg:DI 0 ax [orig:267 D.6528 ] [267])) sim2fitman_sup.cpp:352 89 {*movdi_internal}
     (nil))
(insn 610 868 611 22 (set (reg/f:DI 0 ax [501])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])) sim2fitman_sup.cpp:352 89 {*movdi_internal}
     (nil))
(insn 611 610 612 22 (parallel [
            (set (reg/f:DI 0 ax [orig:268 D.6537 ] [268])
                (plus:DI (reg/f:DI 0 ax [501])
                    (reg:DI 1 dx [orig:267 D.6528 ] [267])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:352 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])
            (reg:DI 1 dx [orig:267 D.6528 ] [267]))
        (nil)))
(insn 612 611 613 22 (set (mem/j:HI (reg/f:DI 0 ax [orig:268 D.6537 ] [268]) [0 _272->scale.number+0 S2 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:352 92 {*movhi_internal}
     (nil))
(insn 613 612 614 22 (set (reg:SI 0 ax [502])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:353 90 {*movsi_internal}
     (nil))
(insn 614 613 615 22 (set (reg:DI 0 ax [orig:269 D.6528 ] [269])
        (sign_extend:DI (reg:SI 0 ax [502]))) sim2fitman_sup.cpp:353 142 {*extendsidi2_rex64}
     (nil))
(insn 615 614 870 22 (parallel [
            (set (reg:DI 0 ax [orig:270 D.6528 ] [270])
                (ashift:DI (reg:DI 0 ax [orig:270 D.6528 ] [270])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:353 512 {*ashldi3_1}
     (nil))
(insn 870 615 616 22 (set (reg:DI 1 dx [orig:270 D.6528 ] [270])
        (reg:DI 0 ax [orig:270 D.6528 ] [270])) sim2fitman_sup.cpp:353 89 {*movdi_internal}
     (nil))
(insn 616 870 617 22 (set (reg/f:DI 0 ax [503])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])) sim2fitman_sup.cpp:353 89 {*movdi_internal}
     (nil))
(insn 617 616 618 22 (parallel [
            (set (reg/f:DI 0 ax [orig:271 D.6537 ] [271])
                (plus:DI (reg/f:DI 0 ax [503])
                    (reg:DI 1 dx [orig:270 D.6528 ] [270])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:353 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])
            (reg:DI 1 dx [orig:270 D.6528 ] [270]))
        (nil)))
(insn 618 617 619 22 (set (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:271 D.6537 ] [271])
                (const_int 2 [0x2])) [0 _276->status.number+0 S2 A16])
        (const_int 0 [0])) sim2fitman_sup.cpp:353 92 {*movhi_internal}
     (nil))
(insn 619 618 620 22 (set (reg:SI 0 ax [504])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:354 90 {*movsi_internal}
     (nil))
(insn 620 619 621 22 (set (reg:DI 0 ax [orig:272 D.6528 ] [272])
        (sign_extend:DI (reg:SI 0 ax [504]))) sim2fitman_sup.cpp:354 142 {*extendsidi2_rex64}
     (nil))
(insn 621 620 872 22 (parallel [
            (set (reg:DI 0 ax [orig:273 D.6528 ] [273])
                (ashift:DI (reg:DI 0 ax [orig:273 D.6528 ] [273])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:354 512 {*ashldi3_1}
     (nil))
(insn 872 621 622 22 (set (reg:DI 1 dx [orig:273 D.6528 ] [273])
        (reg:DI 0 ax [orig:273 D.6528 ] [273])) sim2fitman_sup.cpp:354 89 {*movdi_internal}
     (nil))
(insn 622 872 623 22 (set (reg/f:DI 0 ax [505])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])) sim2fitman_sup.cpp:354 89 {*movdi_internal}
     (nil))
(insn 623 622 624 22 (parallel [
            (set (reg/f:DI 0 ax [orig:274 D.6537 ] [274])
                (plus:DI (reg/f:DI 0 ax [505])
                    (reg:DI 1 dx [orig:273 D.6528 ] [273])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:354 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])
            (reg:DI 1 dx [orig:273 D.6528 ] [273]))
        (nil)))
(insn 624 623 625 22 (set (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:274 D.6537 ] [274])
                (const_int 4 [0x4])) [0 _280->index.number+0 S2 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:354 92 {*movhi_internal}
     (nil))
(insn 625 624 626 22 (set (reg:SI 0 ax [506])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:355 90 {*movsi_internal}
     (nil))
(insn 626 625 627 22 (set (reg:DI 0 ax [orig:275 D.6528 ] [275])
        (sign_extend:DI (reg:SI 0 ax [506]))) sim2fitman_sup.cpp:355 142 {*extendsidi2_rex64}
     (nil))
(insn 627 626 874 22 (parallel [
            (set (reg:DI 0 ax [orig:276 D.6528 ] [276])
                (ashift:DI (reg:DI 0 ax [orig:276 D.6528 ] [276])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:355 512 {*ashldi3_1}
     (nil))
(insn 874 627 628 22 (set (reg:DI 1 dx [orig:276 D.6528 ] [276])
        (reg:DI 0 ax [orig:276 D.6528 ] [276])) sim2fitman_sup.cpp:355 89 {*movdi_internal}
     (nil))
(insn 628 874 629 22 (set (reg/f:DI 0 ax [507])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])) sim2fitman_sup.cpp:355 89 {*movdi_internal}
     (nil))
(insn 629 628 630 22 (parallel [
            (set (reg/f:DI 0 ax [orig:277 D.6537 ] [277])
                (plus:DI (reg/f:DI 0 ax [507])
                    (reg:DI 1 dx [orig:276 D.6528 ] [276])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:355 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])
            (reg:DI 1 dx [orig:276 D.6528 ] [276]))
        (nil)))
(insn 630 629 631 22 (set (mem/j:HI (plus:DI (reg/f:DI 0 ax [orig:277 D.6537 ] [277])
                (const_int 6 [0x6])) [0 _284->spare3.number+0 S2 A16])
        (const_int 0 [0])) sim2fitman_sup.cpp:355 92 {*movhi_internal}
     (nil))
(insn 631 630 632 22 (set (reg:SI 0 ax [508])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:356 90 {*movsi_internal}
     (nil))
(insn 632 631 633 22 (set (reg:DI 0 ax [orig:278 D.6528 ] [278])
        (sign_extend:DI (reg:SI 0 ax [508]))) sim2fitman_sup.cpp:356 142 {*extendsidi2_rex64}
     (nil))
(insn 633 632 876 22 (parallel [
            (set (reg:DI 0 ax [orig:279 D.6528 ] [279])
                (ashift:DI (reg:DI 0 ax [orig:279 D.6528 ] [279])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:356 512 {*ashldi3_1}
     (nil))
(insn 876 633 634 22 (set (reg:DI 1 dx [orig:279 D.6528 ] [279])
        (reg:DI 0 ax [orig:279 D.6528 ] [279])) sim2fitman_sup.cpp:356 89 {*movdi_internal}
     (nil))
(insn 634 876 635 22 (set (reg/f:DI 0 ax [509])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])) sim2fitman_sup.cpp:356 89 {*movdi_internal}
     (nil))
(insn 635 634 636 22 (parallel [
            (set (reg/f:DI 0 ax [orig:280 D.6537 ] [280])
                (plus:DI (reg/f:DI 0 ax [509])
                    (reg:DI 1 dx [orig:279 D.6528 ] [279])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:356 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])
            (reg:DI 1 dx [orig:279 D.6528 ] [279]))
        (nil)))
(insn 636 635 637 22 (set (mem/j:DI (plus:DI (reg/f:DI 0 ax [orig:280 D.6537 ] [280])
                (const_int 8 [0x8])) [0 _288->ctcount.number+0 S8 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:356 89 {*movdi_internal}
     (nil))
(insn 637 636 638 22 (set (reg:SI 0 ax [510])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:357 90 {*movsi_internal}
     (nil))
(insn 638 637 639 22 (set (reg:DI 0 ax [orig:281 D.6528 ] [281])
        (sign_extend:DI (reg:SI 0 ax [510]))) sim2fitman_sup.cpp:357 142 {*extendsidi2_rex64}
     (nil))
(insn 639 638 878 22 (parallel [
            (set (reg:DI 0 ax [orig:282 D.6528 ] [282])
                (ashift:DI (reg:DI 0 ax [orig:282 D.6528 ] [282])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:357 512 {*ashldi3_1}
     (nil))
(insn 878 639 640 22 (set (reg:DI 1 dx [orig:282 D.6528 ] [282])
        (reg:DI 0 ax [orig:282 D.6528 ] [282])) sim2fitman_sup.cpp:357 89 {*movdi_internal}
     (nil))
(insn 640 878 641 22 (set (reg/f:DI 0 ax [511])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])) sim2fitman_sup.cpp:357 89 {*movdi_internal}
     (nil))
(insn 641 640 642 22 (parallel [
            (set (reg/f:DI 0 ax [orig:283 D.6537 ] [283])
                (plus:DI (reg/f:DI 0 ax [511])
                    (reg:DI 1 dx [orig:282 D.6528 ] [282])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:357 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])
            (reg:DI 1 dx [orig:282 D.6528 ] [282]))
        (nil)))
(insn 642 641 643 22 (set (reg:SF 21 xmm0 [512])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:357 129 {*movsf_internal}
     (nil))
(insn 643 642 644 22 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:283 D.6537 ] [283])
                (const_int 16 [0x10])) [0 _292->lpval.number+0 S4 A64])
        (reg:SF 21 xmm0 [512])) sim2fitman_sup.cpp:357 129 {*movsf_internal}
     (nil))
(insn 644 643 645 22 (set (reg:SI 0 ax [513])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:358 90 {*movsi_internal}
     (nil))
(insn 645 644 646 22 (set (reg:DI 0 ax [orig:284 D.6528 ] [284])
        (sign_extend:DI (reg:SI 0 ax [513]))) sim2fitman_sup.cpp:358 142 {*extendsidi2_rex64}
     (nil))
(insn 646 645 880 22 (parallel [
            (set (reg:DI 0 ax [orig:285 D.6528 ] [285])
                (ashift:DI (reg:DI 0 ax [orig:285 D.6528 ] [285])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:358 512 {*ashldi3_1}
     (nil))
(insn 880 646 647 22 (set (reg:DI 1 dx [orig:285 D.6528 ] [285])
        (reg:DI 0 ax [orig:285 D.6528 ] [285])) sim2fitman_sup.cpp:358 89 {*movdi_internal}
     (nil))
(insn 647 880 648 22 (set (reg/f:DI 0 ax [514])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])) sim2fitman_sup.cpp:358 89 {*movdi_internal}
     (nil))
(insn 648 647 649 22 (parallel [
            (set (reg/f:DI 0 ax [orig:286 D.6537 ] [286])
                (plus:DI (reg/f:DI 0 ax [514])
                    (reg:DI 1 dx [orig:285 D.6528 ] [285])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:358 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])
            (reg:DI 1 dx [orig:285 D.6528 ] [285]))
        (nil)))
(insn 649 648 650 22 (set (reg:SF 21 xmm0 [515])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:358 129 {*movsf_internal}
     (nil))
(insn 650 649 651 22 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:286 D.6537 ] [286])
                (const_int 20 [0x14])) [0 _296->rpval.number+0 S4 A32])
        (reg:SF 21 xmm0 [515])) sim2fitman_sup.cpp:358 129 {*movsf_internal}
     (nil))
(insn 651 650 652 22 (set (reg:SI 0 ax [516])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:359 90 {*movsi_internal}
     (nil))
(insn 652 651 653 22 (set (reg:DI 0 ax [orig:287 D.6528 ] [287])
        (sign_extend:DI (reg:SI 0 ax [516]))) sim2fitman_sup.cpp:359 142 {*extendsidi2_rex64}
     (nil))
(insn 653 652 882 22 (parallel [
            (set (reg:DI 0 ax [orig:288 D.6528 ] [288])
                (ashift:DI (reg:DI 0 ax [orig:288 D.6528 ] [288])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:359 512 {*ashldi3_1}
     (nil))
(insn 882 653 654 22 (set (reg:DI 1 dx [orig:288 D.6528 ] [288])
        (reg:DI 0 ax [orig:288 D.6528 ] [288])) sim2fitman_sup.cpp:359 89 {*movdi_internal}
     (nil))
(insn 654 882 655 22 (set (reg/f:DI 0 ax [517])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])) sim2fitman_sup.cpp:359 89 {*movdi_internal}
     (nil))
(insn 655 654 656 22 (parallel [
            (set (reg/f:DI 0 ax [orig:289 D.6537 ] [289])
                (plus:DI (reg/f:DI 0 ax [517])
                    (reg:DI 1 dx [orig:288 D.6528 ] [288])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:359 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])
            (reg:DI 1 dx [orig:288 D.6528 ] [288]))
        (nil)))
(insn 656 655 657 22 (set (reg:SF 21 xmm0 [518])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:359 129 {*movsf_internal}
     (nil))
(insn 657 656 658 22 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:289 D.6537 ] [289])
                (const_int 24 [0x18])) [0 _300->lvl.number+0 S4 A64])
        (reg:SF 21 xmm0 [518])) sim2fitman_sup.cpp:359 129 {*movsf_internal}
     (nil))
(insn 658 657 659 22 (set (reg:SI 0 ax [519])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:360 90 {*movsi_internal}
     (nil))
(insn 659 658 660 22 (set (reg:DI 0 ax [orig:290 D.6528 ] [290])
        (sign_extend:DI (reg:SI 0 ax [519]))) sim2fitman_sup.cpp:360 142 {*extendsidi2_rex64}
     (nil))
(insn 660 659 884 22 (parallel [
            (set (reg:DI 0 ax [orig:291 D.6528 ] [291])
                (ashift:DI (reg:DI 0 ax [orig:291 D.6528 ] [291])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:360 512 {*ashldi3_1}
     (nil))
(insn 884 660 661 22 (set (reg:DI 1 dx [orig:291 D.6528 ] [291])
        (reg:DI 0 ax [orig:291 D.6528 ] [291])) sim2fitman_sup.cpp:360 89 {*movdi_internal}
     (nil))
(insn 661 884 662 22 (set (reg/f:DI 0 ax [520])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])) sim2fitman_sup.cpp:360 89 {*movdi_internal}
     (nil))
(insn 662 661 663 22 (parallel [
            (set (reg/f:DI 0 ax [orig:292 D.6537 ] [292])
                (plus:DI (reg/f:DI 0 ax [520])
                    (reg:DI 1 dx [orig:291 D.6528 ] [291])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:360 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [0 block_header+0 S8 A64])
            (reg:DI 1 dx [orig:291 D.6528 ] [291]))
        (nil)))
(insn 663 662 664 22 (set (reg:SF 21 xmm0 [521])
        (mem/u/c:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [0  S4 A32])) sim2fitman_sup.cpp:360 129 {*movsf_internal}
     (nil))
(insn 664 663 665 22 (set (mem/j:SF (plus:DI (reg/f:DI 0 ax [orig:292 D.6537 ] [292])
                (const_int 28 [0x1c])) [0 _304->tlt.number+0 S4 A32])
        (reg:SF 21 xmm0 [521])) sim2fitman_sup.cpp:360 129 {*movsf_internal}
     (nil))
(insn 665 664 666 22 (set (reg:SI 0 ax [522])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:363 90 {*movsi_internal}
     (nil))
(insn 666 665 667 22 (set (reg:DI 0 ax [orig:293 D.6528 ] [293])
        (sign_extend:DI (reg:SI 0 ax [522]))) sim2fitman_sup.cpp:363 142 {*extendsidi2_rex64}
     (nil))
(insn 667 666 886 22 (parallel [
            (set (reg:DI 0 ax [orig:294 D.6528 ] [294])
                (ashift:DI (reg:DI 0 ax [orig:294 D.6528 ] [294])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:363 512 {*ashldi3_1}
     (nil))
(insn 886 667 668 22 (set (reg:DI 1 dx [orig:294 D.6528 ] [294])
        (reg:DI 0 ax [orig:294 D.6528 ] [294])) sim2fitman_sup.cpp:363 89 {*movdi_internal}
     (nil))
(insn 668 886 669 22 (set (reg/f:DI 0 ax [523])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 infile_struct+0 S8 A64])) sim2fitman_sup.cpp:363 89 {*movdi_internal}
     (nil))
(insn 669 668 670 22 (parallel [
            (set (reg/f:DI 0 ax [orig:295 D.6538 ] [295])
                (plus:DI (reg/f:DI 0 ax [523])
                    (reg:DI 1 dx [orig:294 D.6528 ] [294])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:363 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 infile_struct+0 S8 A64])
            (reg:DI 1 dx [orig:294 D.6528 ] [294]))
        (nil)))
(insn 670 669 671 22 (set (mem/j:SI (reg/f:DI 0 ax [orig:295 D.6538 ] [295]) [0 _309->num_datasets+0 S4 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:363 90 {*movsi_internal}
     (nil))
(insn 671 670 672 22 (set (reg:SI 0 ax [524])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:364 90 {*movsi_internal}
     (nil))
(insn 672 671 673 22 (set (reg:DI 0 ax [orig:296 D.6528 ] [296])
        (sign_extend:DI (reg:SI 0 ax [524]))) sim2fitman_sup.cpp:364 142 {*extendsidi2_rex64}
     (nil))
(insn 673 672 888 22 (parallel [
            (set (reg:DI 0 ax [orig:297 D.6528 ] [297])
                (ashift:DI (reg:DI 0 ax [orig:297 D.6528 ] [297])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:364 512 {*ashldi3_1}
     (nil))
(insn 888 673 674 22 (set (reg:DI 1 dx [orig:297 D.6528 ] [297])
        (reg:DI 0 ax [orig:297 D.6528 ] [297])) sim2fitman_sup.cpp:364 89 {*movdi_internal}
     (nil))
(insn 674 888 675 22 (set (reg/f:DI 0 ax [525])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 infile_struct+0 S8 A64])) sim2fitman_sup.cpp:364 89 {*movdi_internal}
     (nil))
(insn 675 674 676 22 (parallel [
            (set (reg/f:DI 0 ax [orig:298 D.6538 ] [298])
                (plus:DI (reg/f:DI 0 ax [525])
                    (reg:DI 1 dx [orig:297 D.6528 ] [297])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:364 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 infile_struct+0 S8 A64])
            (reg:DI 1 dx [orig:297 D.6528 ] [297]))
        (nil)))
(insn 676 675 677 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:298 D.6538 ] [298])
                (const_int 4 [0x4])) [0 _313->num_unsup_sets+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:364 90 {*movsi_internal}
     (nil))
(insn 677 676 678 22 (set (reg:SI 0 ax [526])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:365 90 {*movsi_internal}
     (nil))
(insn 678 677 679 22 (set (reg:DI 0 ax [orig:299 D.6528 ] [299])
        (sign_extend:DI (reg:SI 0 ax [526]))) sim2fitman_sup.cpp:365 142 {*extendsidi2_rex64}
     (nil))
(insn 679 678 890 22 (parallel [
            (set (reg:DI 0 ax [orig:300 D.6528 ] [300])
                (ashift:DI (reg:DI 0 ax [orig:300 D.6528 ] [300])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:365 512 {*ashldi3_1}
     (nil))
(insn 890 679 680 22 (set (reg:DI 1 dx [orig:300 D.6528 ] [300])
        (reg:DI 0 ax [orig:300 D.6528 ] [300])) sim2fitman_sup.cpp:365 89 {*movdi_internal}
     (nil))
(insn 680 890 681 22 (set (reg/f:DI 0 ax [527])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 infile_struct+0 S8 A64])) sim2fitman_sup.cpp:365 89 {*movdi_internal}
     (nil))
(insn 681 680 682 22 (parallel [
            (set (reg/f:DI 0 ax [orig:301 D.6538 ] [301])
                (plus:DI (reg/f:DI 0 ax [527])
                    (reg:DI 1 dx [orig:300 D.6528 ] [300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:365 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 infile_struct+0 S8 A64])
            (reg:DI 1 dx [orig:300 D.6528 ] [300]))
        (nil)))
(insn 682 681 683 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:301 D.6538 ] [301])
                (const_int 8 [0x8])) [0 _317->file_size+0 S4 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:365 90 {*movsi_internal}
     (nil))
(insn 683 682 684 22 (set (reg:SI 0 ax [528])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:366 90 {*movsi_internal}
     (nil))
(insn 684 683 685 22 (set (reg:DI 0 ax [orig:302 D.6528 ] [302])
        (sign_extend:DI (reg:SI 0 ax [528]))) sim2fitman_sup.cpp:366 142 {*extendsidi2_rex64}
     (nil))
(insn 685 684 892 22 (parallel [
            (set (reg:DI 0 ax [orig:303 D.6528 ] [303])
                (ashift:DI (reg:DI 0 ax [orig:303 D.6528 ] [303])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:366 512 {*ashldi3_1}
     (nil))
(insn 892 685 686 22 (set (reg:DI 1 dx [orig:303 D.6528 ] [303])
        (reg:DI 0 ax [orig:303 D.6528 ] [303])) sim2fitman_sup.cpp:366 89 {*movdi_internal}
     (nil))
(insn 686 892 687 22 (set (reg/f:DI 0 ax [529])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 infile_struct+0 S8 A64])) sim2fitman_sup.cpp:366 89 {*movdi_internal}
     (nil))
(insn 687 686 688 22 (parallel [
            (set (reg/f:DI 0 ax [orig:304 D.6538 ] [304])
                (plus:DI (reg/f:DI 0 ax [529])
                    (reg:DI 1 dx [orig:303 D.6528 ] [303])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:366 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 infile_struct+0 S8 A64])
            (reg:DI 1 dx [orig:303 D.6528 ] [303]))
        (nil)))
(insn 688 687 689 22 (set (mem/j:SI (plus:DI (reg/f:DI 0 ax [orig:304 D.6538 ] [304])
                (const_int 12 [0xc])) [0 _321->total_data_size+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:366 90 {*movsi_internal}
     (nil))
(insn 689 688 705 22 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:367 90 {*movsi_internal}
     (nil))
;;  succ:       23 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;;              24 [100.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 305 530
(code_label 705 689 690 23 70 "" [1 uses])
(note 690 705 691 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 691 690 692 23 (set (reg:SI 0 ax [530])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:367 90 {*movsi_internal}
     (nil))
(insn 692 691 693 23 (set (reg:DI 0 ax [orig:305 D.6528 ] [305])
        (sign_extend:DI (reg:SI 0 ax [530]))) sim2fitman_sup.cpp:367 142 {*extendsidi2_rex64}
     (nil))
(insn 693 692 694 23 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 0 ax [orig:305 D.6528 ] [305])
            (const_int 4 [0x4]))) sim2fitman_sup.cpp:367 8 {*cmpdi_1}
     (nil))
(jump_insn 694 693 695 23 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 708)
            (pc))) sim2fitman_sup.cpp:367 612 {*jcc_1}
     (nil)
 -> 708)
;;  succ:       25
;;              24 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 306 307 308 531 532 533 534
(note 695 694 696 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 696 695 697 24 (set (reg:SI 0 ax [531])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:368 90 {*movsi_internal}
     (nil))
(insn 697 696 698 24 (set (reg:DI 0 ax [orig:306 D.6528 ] [306])
        (sign_extend:DI (reg:SI 0 ax [531]))) sim2fitman_sup.cpp:368 142 {*extendsidi2_rex64}
     (nil))
(insn 698 697 894 24 (parallel [
            (set (reg:DI 0 ax [orig:307 D.6528 ] [307])
                (ashift:DI (reg:DI 0 ax [orig:307 D.6528 ] [307])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:368 512 {*ashldi3_1}
     (nil))
(insn 894 698 699 24 (set (reg:DI 1 dx [orig:307 D.6528 ] [307])
        (reg:DI 0 ax [orig:307 D.6528 ] [307])) sim2fitman_sup.cpp:368 89 {*movdi_internal}
     (nil))
(insn 699 894 700 24 (set (reg/f:DI 0 ax [532])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 infile_struct+0 S8 A64])) sim2fitman_sup.cpp:368 89 {*movdi_internal}
     (nil))
(insn 700 699 701 24 (parallel [
            (set (reg/f:DI 1 dx [orig:308 D.6538 ] [308])
                (plus:DI (reg:DI 1 dx [orig:307 D.6528 ] [307])
                    (reg/f:DI 0 ax [532])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:368 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -64 [0xffffffffffffffc0])) [0 infile_struct+0 S8 A64])
            (reg:DI 1 dx [orig:307 D.6528 ] [307]))
        (nil)))
(insn 701 700 702 24 (set (reg:SI 0 ax [534])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])) sim2fitman_sup.cpp:368 90 {*movsi_internal}
     (nil))
(insn 702 701 703 24 (set (reg:DI 0 ax [533])
        (sign_extend:DI (reg:SI 0 ax [534]))) sim2fitman_sup.cpp:368 142 {*extendsidi2_rex64}
     (nil))
(insn 703 702 704 24 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [orig:308 D.6538 ] [308])
                    (reg:DI 0 ax [533]))
                (const_int 16 [0x10])) [0 _327->version S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:368 93 {*movqi_internal}
     (nil))
(insn 704 703 772 24 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 j+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:367 217 {*addsi_1}
     (nil))
(jump_insn 772 704 773 24 (set (pc)
        (label_ref 705)) sim2fitman_sup.cpp:367 654 {jump}
     (nil)
 -> 705)
;;  succ:       23 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 773 772 708)
;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 708 773 709 25 69 "" [1 uses])
(note 709 708 710 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 710 709 774 25 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:260 217 {*addsi_1}
     (nil))
(jump_insn 774 710 775 25 (set (pc)
        (label_ref 711)) sim2fitman_sup.cpp:260 654 {jump}
     (nil)
 -> 711)
;;  succ:       3 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 775 774 714)
;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 309 310 311 312 313 314 315 535 536 537 538 539 540
(code_label 714 775 715 26 56 "" [1 uses])
(note 715 714 716 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 716 715 717 26 (set (reg/f:DI 0 ax [orig:309 D.6539 ] [309])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:373 89 {*movdi_internal}
     (nil))
(insn 717 716 895 26 (set (reg:DI 5 di [607])
        (const_int 7954883516223745870 [0x6e656c6946206f4e])) sim2fitman_sup.cpp:373 89 {*movdi_internal}
     (nil))
(insn 895 717 718 26 (set (mem:DI (reg/f:DI 0 ax [orig:309 D.6539 ] [309]) [0 MEM[(void *)_332]+0 S8 A8])
        (reg:DI 5 di [607])) sim2fitman_sup.cpp:373 89 {*movdi_internal}
     (nil))
(insn 718 895 896 26 (set (reg:DI 2 cx [608])
        (const_int 7593480468811836769 [0x6961764120656d61])) sim2fitman_sup.cpp:373 89 {*movdi_internal}
     (nil))
(insn 896 718 719 26 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:309 D.6539 ] [309])
                (const_int 8 [0x8])) [0 MEM[(void *)_332]+8 S8 A8])
        (reg:DI 2 cx [608])) sim2fitman_sup.cpp:373 89 {*movdi_internal}
     (nil))
(insn 719 896 720 26 (set (mem:SI (plus:DI (reg/f:DI 0 ax [orig:309 D.6539 ] [309])
                (const_int 16 [0x10])) [0 MEM[(void *)_332]+16 S4 A8])
        (const_int 1818386796 [0x6c62616c])) sim2fitman_sup.cpp:373 90 {*movsi_internal}
     (nil))
(insn 720 719 721 26 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:309 D.6539 ] [309])
                (const_int 20 [0x14])) [0 MEM[(void *)_332]+20 S2 A8])
        (const_int 101 [0x65])) sim2fitman_sup.cpp:373 92 {*movhi_internal}
     (nil))
(insn 721 720 722 26 (set (reg/f:DI 0 ax [535])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:374 89 {*movdi_internal}
     (nil))
(insn 722 721 723 26 (parallel [
            (set (reg/f:DI 0 ax [orig:310 D.6539 ] [310])
                (plus:DI (reg/f:DI 0 ax [535])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:374 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])
            (const_int 256 [0x100]))
        (nil)))
(insn 723 722 897 26 (set (reg:DI 4 si [609])
        (const_int 7954883516223745870 [0x6e656c6946206f4e])) sim2fitman_sup.cpp:374 89 {*movdi_internal}
     (nil))
(insn 897 723 724 26 (set (mem:DI (reg/f:DI 0 ax [orig:310 D.6539 ] [310]) [0 MEM[(void *)_334]+0 S8 A8])
        (reg:DI 4 si [609])) sim2fitman_sup.cpp:374 89 {*movdi_internal}
     (nil))
(insn 724 897 898 26 (set (reg:DI 5 di [610])
        (const_int 7593480468811836769 [0x6961764120656d61])) sim2fitman_sup.cpp:374 89 {*movdi_internal}
     (nil))
(insn 898 724 725 26 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:310 D.6539 ] [310])
                (const_int 8 [0x8])) [0 MEM[(void *)_334]+8 S8 A8])
        (reg:DI 5 di [610])) sim2fitman_sup.cpp:374 89 {*movdi_internal}
     (nil))
(insn 725 898 726 26 (set (mem:SI (plus:DI (reg/f:DI 0 ax [orig:310 D.6539 ] [310])
                (const_int 16 [0x10])) [0 MEM[(void *)_334]+16 S4 A8])
        (const_int 1818386796 [0x6c62616c])) sim2fitman_sup.cpp:374 90 {*movsi_internal}
     (nil))
(insn 726 725 727 26 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:310 D.6539 ] [310])
                (const_int 20 [0x14])) [0 MEM[(void *)_334]+20 S2 A8])
        (const_int 101 [0x65])) sim2fitman_sup.cpp:374 92 {*movhi_internal}
     (nil))
(insn 727 726 728 26 (set (reg/f:DI 0 ax [536])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:375 89 {*movdi_internal}
     (nil))
(insn 728 727 729 26 (parallel [
            (set (reg/f:DI 0 ax [orig:311 D.6539 ] [311])
                (plus:DI (reg/f:DI 0 ax [536])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:375 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])
            (const_int 512 [0x200]))
        (nil)))
(insn 729 728 899 26 (set (reg:DI 2 cx [611])
        (const_int 7954883516223745870 [0x6e656c6946206f4e])) sim2fitman_sup.cpp:375 89 {*movdi_internal}
     (nil))
(insn 899 729 730 26 (set (mem:DI (reg/f:DI 0 ax [orig:311 D.6539 ] [311]) [0 MEM[(void *)_336]+0 S8 A8])
        (reg:DI 2 cx [611])) sim2fitman_sup.cpp:375 89 {*movdi_internal}
     (nil))
(insn 730 899 900 26 (set (reg:DI 4 si [612])
        (const_int 7593480468811836769 [0x6961764120656d61])) sim2fitman_sup.cpp:375 89 {*movdi_internal}
     (nil))
(insn 900 730 731 26 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:311 D.6539 ] [311])
                (const_int 8 [0x8])) [0 MEM[(void *)_336]+8 S8 A8])
        (reg:DI 4 si [612])) sim2fitman_sup.cpp:375 89 {*movdi_internal}
     (nil))
(insn 731 900 732 26 (set (mem:SI (plus:DI (reg/f:DI 0 ax [orig:311 D.6539 ] [311])
                (const_int 16 [0x10])) [0 MEM[(void *)_336]+16 S4 A8])
        (const_int 1818386796 [0x6c62616c])) sim2fitman_sup.cpp:375 90 {*movsi_internal}
     (nil))
(insn 732 731 733 26 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:311 D.6539 ] [311])
                (const_int 20 [0x14])) [0 MEM[(void *)_336]+20 S2 A8])
        (const_int 101 [0x65])) sim2fitman_sup.cpp:375 92 {*movhi_internal}
     (nil))
(insn 733 732 734 26 (set (reg/f:DI 0 ax [537])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:376 89 {*movdi_internal}
     (nil))
(insn 734 733 735 26 (parallel [
            (set (reg/f:DI 0 ax [orig:312 D.6539 ] [312])
                (plus:DI (reg/f:DI 0 ax [537])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:376 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])
            (const_int 768 [0x300]))
        (nil)))
(insn 735 734 901 26 (set (reg:DI 5 di [613])
        (const_int 7954883516223745870 [0x6e656c6946206f4e])) sim2fitman_sup.cpp:376 89 {*movdi_internal}
     (nil))
(insn 901 735 736 26 (set (mem:DI (reg/f:DI 0 ax [orig:312 D.6539 ] [312]) [0 MEM[(void *)_338]+0 S8 A8])
        (reg:DI 5 di [613])) sim2fitman_sup.cpp:376 89 {*movdi_internal}
     (nil))
(insn 736 901 902 26 (set (reg:DI 2 cx [614])
        (const_int 7593480468811836769 [0x6961764120656d61])) sim2fitman_sup.cpp:376 89 {*movdi_internal}
     (nil))
(insn 902 736 737 26 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:312 D.6539 ] [312])
                (const_int 8 [0x8])) [0 MEM[(void *)_338]+8 S8 A8])
        (reg:DI 2 cx [614])) sim2fitman_sup.cpp:376 89 {*movdi_internal}
     (nil))
(insn 737 902 738 26 (set (mem:SI (plus:DI (reg/f:DI 0 ax [orig:312 D.6539 ] [312])
                (const_int 16 [0x10])) [0 MEM[(void *)_338]+16 S4 A8])
        (const_int 1818386796 [0x6c62616c])) sim2fitman_sup.cpp:376 90 {*movsi_internal}
     (nil))
(insn 738 737 739 26 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:312 D.6539 ] [312])
                (const_int 20 [0x14])) [0 MEM[(void *)_338]+20 S2 A8])
        (const_int 101 [0x65])) sim2fitman_sup.cpp:376 92 {*movhi_internal}
     (nil))
(insn 739 738 740 26 (set (reg/f:DI 0 ax [538])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:377 89 {*movdi_internal}
     (nil))
(insn 740 739 741 26 (parallel [
            (set (reg/f:DI 0 ax [orig:313 D.6539 ] [313])
                (plus:DI (reg/f:DI 0 ax [538])
                    (const_int 1024 [0x400])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:377 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])
            (const_int 1024 [0x400]))
        (nil)))
(insn 741 740 903 26 (set (reg:DI 4 si [615])
        (const_int 7954883516223745870 [0x6e656c6946206f4e])) sim2fitman_sup.cpp:377 89 {*movdi_internal}
     (nil))
(insn 903 741 742 26 (set (mem:DI (reg/f:DI 0 ax [orig:313 D.6539 ] [313]) [0 MEM[(void *)_340]+0 S8 A8])
        (reg:DI 4 si [615])) sim2fitman_sup.cpp:377 89 {*movdi_internal}
     (nil))
(insn 742 903 904 26 (set (reg:DI 5 di [616])
        (const_int 7593480468811836769 [0x6961764120656d61])) sim2fitman_sup.cpp:377 89 {*movdi_internal}
     (nil))
(insn 904 742 743 26 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:313 D.6539 ] [313])
                (const_int 8 [0x8])) [0 MEM[(void *)_340]+8 S8 A8])
        (reg:DI 5 di [616])) sim2fitman_sup.cpp:377 89 {*movdi_internal}
     (nil))
(insn 743 904 744 26 (set (mem:SI (plus:DI (reg/f:DI 0 ax [orig:313 D.6539 ] [313])
                (const_int 16 [0x10])) [0 MEM[(void *)_340]+16 S4 A8])
        (const_int 1818386796 [0x6c62616c])) sim2fitman_sup.cpp:377 90 {*movsi_internal}
     (nil))
(insn 744 743 745 26 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:313 D.6539 ] [313])
                (const_int 20 [0x14])) [0 MEM[(void *)_340]+20 S2 A8])
        (const_int 101 [0x65])) sim2fitman_sup.cpp:377 92 {*movhi_internal}
     (nil))
(insn 745 744 746 26 (set (reg/f:DI 0 ax [539])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:378 89 {*movdi_internal}
     (nil))
(insn 746 745 747 26 (parallel [
            (set (reg/f:DI 0 ax [orig:314 D.6539 ] [314])
                (plus:DI (reg/f:DI 0 ax [539])
                    (const_int 1280 [0x500])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:378 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])
            (const_int 1280 [0x500]))
        (nil)))
(insn 747 746 905 26 (set (reg:DI 2 cx [617])
        (const_int 7954883516223745870 [0x6e656c6946206f4e])) sim2fitman_sup.cpp:378 89 {*movdi_internal}
     (nil))
(insn 905 747 748 26 (set (mem:DI (reg/f:DI 0 ax [orig:314 D.6539 ] [314]) [0 MEM[(void *)_342]+0 S8 A8])
        (reg:DI 2 cx [617])) sim2fitman_sup.cpp:378 89 {*movdi_internal}
     (nil))
(insn 748 905 906 26 (set (reg:DI 4 si [618])
        (const_int 7593480468811836769 [0x6961764120656d61])) sim2fitman_sup.cpp:378 89 {*movdi_internal}
     (nil))
(insn 906 748 749 26 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:314 D.6539 ] [314])
                (const_int 8 [0x8])) [0 MEM[(void *)_342]+8 S8 A8])
        (reg:DI 4 si [618])) sim2fitman_sup.cpp:378 89 {*movdi_internal}
     (nil))
(insn 749 906 750 26 (set (mem:SI (plus:DI (reg/f:DI 0 ax [orig:314 D.6539 ] [314])
                (const_int 16 [0x10])) [0 MEM[(void *)_342]+16 S4 A8])
        (const_int 1818386796 [0x6c62616c])) sim2fitman_sup.cpp:378 90 {*movsi_internal}
     (nil))
(insn 750 749 751 26 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:314 D.6539 ] [314])
                (const_int 20 [0x14])) [0 MEM[(void *)_342]+20 S2 A8])
        (const_int 101 [0x65])) sim2fitman_sup.cpp:378 92 {*movhi_internal}
     (nil))
(insn 751 750 752 26 (set (reg/f:DI 0 ax [540])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:379 89 {*movdi_internal}
     (nil))
(insn 752 751 753 26 (parallel [
            (set (reg/f:DI 0 ax [orig:315 D.6539 ] [315])
                (plus:DI (reg/f:DI 0 ax [540])
                    (const_int 1536 [0x600])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:379 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 io_filenames+0 S8 A64])
            (const_int 1536 [0x600]))
        (nil)))
(insn 753 752 907 26 (set (reg:DI 5 di [619])
        (const_int 7954883516223745870 [0x6e656c6946206f4e])) sim2fitman_sup.cpp:379 89 {*movdi_internal}
     (nil))
(insn 907 753 754 26 (set (mem:DI (reg/f:DI 0 ax [orig:315 D.6539 ] [315]) [0 MEM[(void *)_344]+0 S8 A8])
        (reg:DI 5 di [619])) sim2fitman_sup.cpp:379 89 {*movdi_internal}
     (nil))
(insn 754 907 908 26 (set (reg:DI 2 cx [620])
        (const_int 7593480468811836769 [0x6961764120656d61])) sim2fitman_sup.cpp:379 89 {*movdi_internal}
     (nil))
(insn 908 754 755 26 (set (mem:DI (plus:DI (reg/f:DI 0 ax [orig:315 D.6539 ] [315])
                (const_int 8 [0x8])) [0 MEM[(void *)_344]+8 S8 A8])
        (reg:DI 2 cx [620])) sim2fitman_sup.cpp:379 89 {*movdi_internal}
     (nil))
(insn 755 908 756 26 (set (mem:SI (plus:DI (reg/f:DI 0 ax [orig:315 D.6539 ] [315])
                (const_int 16 [0x10])) [0 MEM[(void *)_344]+16 S4 A8])
        (const_int 1818386796 [0x6c62616c])) sim2fitman_sup.cpp:379 90 {*movsi_internal}
     (nil))
(insn 756 755 759 26 (set (mem:HI (plus:DI (reg/f:DI 0 ax [orig:315 D.6539 ] [315])
                (const_int 20 [0x14])) [0 MEM[(void *)_344]+20 S2 A8])
        (const_int 101 [0x65])) sim2fitman_sup.cpp:379 92 {*movhi_internal}
     (nil))
(insn 759 756 776 26 (const_int 0 [0]) sim2fitman_sup.cpp:382 684 {nop}
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 776 759 0 NOTE_INSN_DELETED)

;; Function void disp_help(int) (_Z9disp_helpi, funcdef_no=11, decl_uid=5503, cgraph_uid=11, symbol_order=11)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=32, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=16, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) ?mr {*cmpsi_ccno_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 9:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 11:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 13:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 14:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 15:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 16:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 17:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 19:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 21:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 22:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 27:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 28:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 29:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 30:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 31:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 33:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 34:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 35:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 37:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 38:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 39:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 40:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 41:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 42:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 43:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 44:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 45:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 47:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 49:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 50:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 51:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 52:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 53:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 54:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 55:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 57:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 58:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 59:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 60:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 61:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 62:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 63:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 65:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 66:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 67:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 68:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 69:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 71:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 72:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 73:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 75:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 76:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 77:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 78:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 79:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 80:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 81:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 82:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 83:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 84:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 85:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 86:  (1) rBwBz {*call_value}

********** Pseudo live ranges #1: **********

New elimination table:
Can't eliminate 16 to 7 (offset=32, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=16, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
starting the processing of deferred insns
ending the processing of deferred insns


void disp_help(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={38d} r1={38d} r2={38d} r4={38d} r5={75d,38u} r6={1d,8u} r7={1d,43u} r8={37d} r9={37d} r10={37d} r11={37d} r12={37d} r13={37d} r14={37d} r15={37d} r17={38d,1u} r18={37d} r19={37d} r20={1d,1u} r21={38d} r22={38d} r23={38d} r24={38d} r25={38d} r26={38d} r27={38d} r28={38d} r29={37d} r30={37d} r31={37d} r32={37d} r33={37d} r34={37d} r35={37d} r36={37d} r37={38d} r38={38d} r39={37d} r40={37d} r45={37d} r46={37d} r47={37d} r48={37d} r49={37d} r50={37d} r51={37d} r52={37d} r53={37d} r54={37d} r55={37d} r56={37d} r57={37d} r58={37d} r59={37d} r60={37d} r61={37d} r62={37d} r63={37d} r64={37d} r65={37d} r66={37d} r67={37d} r68={37d} r69={37d} r70={37d} r71={37d} r72={37d} r73={37d} r74={37d} r75={37d} r76={37d} r77={37d} r78={37d} r79={37d} r80={37d} 
;;    total ref usage 2811{2720d,91u,0e} in 79{42 regular + 37 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 version+0 S4 A32])
        (reg:SI 5 di [ version ])) sim2fitman_sup.cpp:387 90 {*movsi_internal}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 version+0 S4 A32])
            (const_int 0 [0]))) sim2fitman_sup.cpp:389 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) sim2fitman_sup.cpp:389 612 {*jcc_1}
     (nil)
 -> 25)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x7f2bf25bf870 *.LC18>)) sim2fitman_sup.cpp:390 89 {*movdi_internal}
     (nil))
(call_insn 10 9 11 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:390 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 11 10 12 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x7f2bf25bf900 *.LC19>)) sim2fitman_sup.cpp:391 89 {*movdi_internal}
     (nil))
(call_insn 12 11 13 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:391 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 13 12 14 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x7f2bf25bf990 *.LC20>)) sim2fitman_sup.cpp:393 89 {*movdi_internal}
     (nil))
(call_insn 14 13 15 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:393 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 15 14 16 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x7f2bf25bfa20 *.LC21>)) sim2fitman_sup.cpp:394 89 {*movdi_internal}
     (nil))
(call_insn 16 15 17 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:394 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 17 16 18 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x7f2bf25bfab0 *.LC22>)) sim2fitman_sup.cpp:395 89 {*movdi_internal}
     (nil))
(call_insn 18 17 19 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:395 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 19 18 20 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x7f2bf25bfb40 *.LC23>)) sim2fitman_sup.cpp:396 89 {*movdi_internal}
     (nil))
(call_insn 20 19 21 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:396 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 21 20 22 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2]  <var_decl 0x7f2bf25bfbd0 *.LC24>)) sim2fitman_sup.cpp:397 89 {*movdi_internal}
     (nil))
(call_insn 22 21 91 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:397 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 91 22 92 3 (set (pc)
        (label_ref:DI 95)) sim2fitman_sup.cpp:475 654 {jump}
     (nil)
 -> 95)
;;  succ:       6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 92 91 25)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 25 92 26 4 73 "" [1 uses])
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7f2bf25bfc60 *.LC25>)) sim2fitman_sup.cpp:410 89 {*movdi_internal}
     (nil))
(call_insn 28 27 29 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:410 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 29 28 30 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC26") [flags 0x2]  <var_decl 0x7f2bf25bfcf0 *.LC26>)) sim2fitman_sup.cpp:411 89 {*movdi_internal}
     (nil))
(call_insn 30 29 31 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:411 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 31 30 32 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x7f2bf25bf900 *.LC19>)) sim2fitman_sup.cpp:412 89 {*movdi_internal}
     (nil))
(call_insn 32 31 33 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:412 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 33 32 34 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7f2bf25bfd80 *.LC27>)) sim2fitman_sup.cpp:416 89 {*movdi_internal}
     (nil))
(call_insn 34 33 35 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:416 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 35 34 36 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC28") [flags 0x2]  <var_decl 0x7f2bf25bfe10 *.LC28>)) sim2fitman_sup.cpp:418 89 {*movdi_internal}
     (nil))
(call_insn 36 35 37 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:418 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 37 36 38 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC29") [flags 0x2]  <var_decl 0x7f2bf25bfea0 *.LC29>)) sim2fitman_sup.cpp:419 89 {*movdi_internal}
     (nil))
(call_insn 38 37 39 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:419 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 39 38 40 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC30") [flags 0x2]  <var_decl 0x7f2bf25bff30 *.LC30>)) sim2fitman_sup.cpp:420 89 {*movdi_internal}
     (nil))
(call_insn 40 39 41 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:420 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 41 40 42 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC31") [flags 0x2]  <var_decl 0x7f2bf25c8000 *.LC31>)) sim2fitman_sup.cpp:421 89 {*movdi_internal}
     (nil))
(call_insn 42 41 43 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:421 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 43 42 44 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC32") [flags 0x2]  <var_decl 0x7f2bf25c8090 *.LC32>)) sim2fitman_sup.cpp:422 89 {*movdi_internal}
     (nil))
(call_insn 44 43 45 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:422 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 45 44 46 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x7f2bf25bf990 *.LC20>)) sim2fitman_sup.cpp:424 89 {*movdi_internal}
     (nil))
(call_insn 46 45 47 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:424 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 47 46 48 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC33") [flags 0x2]  <var_decl 0x7f2bf25c8120 *.LC33>)) sim2fitman_sup.cpp:425 89 {*movdi_internal}
     (nil))
(call_insn 48 47 49 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:425 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 49 48 50 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC34") [flags 0x2]  <var_decl 0x7f2bf25c81b0 *.LC34>)) sim2fitman_sup.cpp:426 89 {*movdi_internal}
     (nil))
(call_insn 50 49 51 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:426 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 51 50 52 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC35") [flags 0x2]  <var_decl 0x7f2bf25c8240 *.LC35>)) sim2fitman_sup.cpp:427 89 {*movdi_internal}
     (nil))
(call_insn 52 51 53 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:427 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 53 52 54 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC36") [flags 0x2]  <var_decl 0x7f2bf25c82d0 *.LC36>)) sim2fitman_sup.cpp:428 89 {*movdi_internal}
     (nil))
(call_insn 54 53 55 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:428 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 55 54 56 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC37") [flags 0x2]  <var_decl 0x7f2bf25c8360 *.LC37>)) sim2fitman_sup.cpp:429 89 {*movdi_internal}
     (nil))
(call_insn 56 55 57 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:429 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 57 56 58 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x7f2bf25bfab0 *.LC22>)) sim2fitman_sup.cpp:431 89 {*movdi_internal}
     (nil))
(call_insn 58 57 59 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:431 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 59 58 60 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC38") [flags 0x2]  <var_decl 0x7f2bf25c83f0 *.LC38>)) sim2fitman_sup.cpp:432 89 {*movdi_internal}
     (nil))
(call_insn 60 59 61 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:432 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 61 60 62 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC39") [flags 0x2]  <var_decl 0x7f2bf25c8480 *.LC39>)) sim2fitman_sup.cpp:433 89 {*movdi_internal}
     (nil))
(call_insn 62 61 63 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:433 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 63 62 64 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC40") [flags 0x2]  <var_decl 0x7f2bf25c8510 *.LC40>)) sim2fitman_sup.cpp:434 89 {*movdi_internal}
     (nil))
(call_insn 64 63 65 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:434 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 65 64 66 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC41") [flags 0x2]  <var_decl 0x7f2bf25c85a0 *.LC41>)) sim2fitman_sup.cpp:435 89 {*movdi_internal}
     (nil))
(call_insn 66 65 67 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:435 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 67 66 68 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC42") [flags 0x2]  <var_decl 0x7f2bf25c8630 *.LC42>)) sim2fitman_sup.cpp:436 89 {*movdi_internal}
     (nil))
(call_insn 68 67 69 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:436 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 69 68 70 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC43") [flags 0x2]  <var_decl 0x7f2bf25c86c0 *.LC43>)) sim2fitman_sup.cpp:437 89 {*movdi_internal}
     (nil))
(call_insn 70 69 71 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:437 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 71 70 72 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC44") [flags 0x2]  <var_decl 0x7f2bf25c8750 *.LC44>)) sim2fitman_sup.cpp:438 89 {*movdi_internal}
     (nil))
(call_insn 72 71 73 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:438 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 73 72 74 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC45") [flags 0x2]  <var_decl 0x7f2bf25c87e0 *.LC45>)) sim2fitman_sup.cpp:456 89 {*movdi_internal}
     (nil))
(call_insn 74 73 75 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:456 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 75 74 76 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC46") [flags 0x2]  <var_decl 0x7f2bf25c8870 *.LC46>)) sim2fitman_sup.cpp:457 89 {*movdi_internal}
     (nil))
(call_insn 76 75 77 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:457 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 77 76 78 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC47") [flags 0x2]  <var_decl 0x7f2bf25c8900 *.LC47>)) sim2fitman_sup.cpp:458 89 {*movdi_internal}
     (nil))
(call_insn 78 77 79 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:458 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 79 78 80 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC48") [flags 0x2]  <var_decl 0x7f2bf25c8990 *.LC48>)) sim2fitman_sup.cpp:460 89 {*movdi_internal}
     (nil))
(call_insn 80 79 81 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:460 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 81 80 82 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC49") [flags 0x2]  <var_decl 0x7f2bf25c8a20 *.LC49>)) sim2fitman_sup.cpp:468 89 {*movdi_internal}
     (nil))
(call_insn 82 81 83 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:468 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 83 82 84 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC50") [flags 0x2]  <var_decl 0x7f2bf25c8ab0 *.LC50>)) sim2fitman_sup.cpp:469 89 {*movdi_internal}
     (nil))
(call_insn 84 83 85 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:469 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 85 84 86 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC51") [flags 0x2]  <var_decl 0x7f2bf25c8b40 *.LC51>)) sim2fitman_sup.cpp:471 89 {*movdi_internal}
     (nil))
(call_insn 86 85 95 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:471 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 5, flags: (NEW, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              3 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 95 86 93 6 75 "" [1 uses])
(note 93 95 94 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 89 6 (const_int 0 [0]) sim2fitman_sup.cpp:475 684 {nop}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 89 94 90 5 72 "" [0 uses])
(note 90 89 96 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 96 90 0 NOTE_INSN_DELETED)

;; Function void check_outfile(IOFiles*, bool, int) (_Z13check_outfileP7IOFilesbi, funcdef_no=12, decl_uid=5514, cgraph_uid=12, symbol_order=12)

      Creating newreg=434
Removing SCRATCH in insn #7 (nop 2)
rescanning insn with uid = 7.
      Creating newreg=435
Removing SCRATCH in insn #838 (nop 3)
rescanning insn with uid = 838.

********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=144, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=128, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 5:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 4:  (0) m  (1) qn {*movqi_internal}
            2 Scratch win: reject+=2
          alt=0,overall=2,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 7:  (0) =m  (1) i  (2) =&r {stack_tls_protect_set_di}
      Change to class INDEX_REGS for r434
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 10:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 11:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 12:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 13:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 14:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 15:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 16:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 17:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 18:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 19:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 20:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 21:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 22:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 23:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 24:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 25:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 26:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 27:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 28:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 29:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 30:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 31:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 32:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 33:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 34:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 35:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 39:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 40:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 41:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 42:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 44:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 46:  (0) =r  (1) g {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 47:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 49:  (0) rm  (1) re {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 52:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 54:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 57:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 58:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 59:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 60:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=436 from oldreg=96, assigning class GENERAL_REGS to r436
   60: {r436:SI=r436:SI-r95:SI;clobber flags:CC;}
      REG_DEAD r95:SI
      REG_DEAD r94:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  900: r436:SI=r94:SI
    Inserting insn reload after:
  901: r96:SI=r436:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 61:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 62:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 63:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 64:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 66:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 68:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 70:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 71:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 72:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 78:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (0) rm  (1) re {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 82:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 84:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 87:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 88:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 89:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 90:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=437 from oldreg=104, assigning class GENERAL_REGS to r437
   90: {r437:SI=r437:SI-r103:SI;clobber flags:CC;}
      REG_DEAD r103:SI
      REG_DEAD r102:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  902: r437:SI=r102:SI
    Inserting insn reload after:
  903: r104:SI=r437:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 91:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 92:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 93:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 94:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 96:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 98:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 99:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 100:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 101:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 102:  (0) rm  (1) 0  (2) re {*addsi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 108:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 109:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 111:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 113:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 116:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 117:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 120:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 121:  (0) =r  (1) %0  (2) rme {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 122:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 123:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 124:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 125:  (0) qm  (1) qn {*cmpqi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 128:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 130:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 133:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 134:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 135:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 136:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=438 from oldreg=131, assigning class GENERAL_REGS to r438
  136: {r438:SI=r438:SI-r130:SI;clobber flags:CC;}
      REG_DEAD r130:SI
      REG_DEAD r129:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  904: r438:SI=r129:SI
    Inserting insn reload after:
  905: r131:SI=r438:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 137:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 138:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 139:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 140:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 142:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 144:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 145:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 146:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 147:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 148:  (0) rm  (1) 0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 154:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 156:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 159:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 160:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 161:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 162:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=439 from oldreg=124, assigning class GENERAL_REGS to r439
  162: {r439:SI=r439:SI-r123:SI;clobber flags:CC;}
      REG_DEAD r123:SI
      REG_DEAD r122:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  906: r439:SI=r122:SI
    Inserting insn reload after:
  907: r124:SI=r439:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 163:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 164:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 165:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 166:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 168:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 170:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 171:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 172:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 173:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 174:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 180:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 181:  (0) rm  (1) re {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 184:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 186:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 189:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 190:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 191:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 192:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=440 from oldreg=114, assigning class GENERAL_REGS to r440
  192: {r440:SI=r440:SI-r113:SI;clobber flags:CC;}
      REG_DEAD r113:SI
      REG_DEAD r112:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  908: r440:SI=r112:SI
    Inserting insn reload after:
  909: r114:SI=r440:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 193:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 194:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 195:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 196:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 198:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 200:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 201:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 202:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 203:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 204:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 210:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 211:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 214:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 215:  (0) =r  (1) %0  (2) rme {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 216:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 217:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 218:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 219:  (0) qm  (1) qn {*cmpqi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 222:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 224:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 227:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 228:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 229:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 230:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=441 from oldreg=149, assigning class GENERAL_REGS to r441
  230: {r441:SI=r441:SI-r148:SI;clobber flags:CC;}
      REG_DEAD r148:SI
      REG_DEAD r147:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  910: r441:SI=r147:SI
    Inserting insn reload after:
  911: r149:SI=r441:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 231:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 232:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 233:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 234:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 236:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 238:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 239:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 240:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 241:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 242:  (0) rm  (1) 0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 248:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 250:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 253:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 254:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 255:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 256:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=442 from oldreg=142, assigning class GENERAL_REGS to r442
  256: {r442:SI=r442:SI-r141:SI;clobber flags:CC;}
      REG_DEAD r141:SI
      REG_DEAD r140:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  912: r442:SI=r140:SI
    Inserting insn reload after:
  913: r142:SI=r442:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 257:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 258:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 259:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 260:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 262:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 264:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 265:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 266:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 267:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 268:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 274:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 275:  (0) rm  (1) re {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 278:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 280:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 283:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 284:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 285:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 286:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=443 from oldreg=157, assigning class GENERAL_REGS to r443
  286: {r443:SI=r443:SI-r156:SI;clobber flags:CC;}
      REG_DEAD r156:SI
      REG_DEAD r155:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  914: r443:SI=r155:SI
    Inserting insn reload after:
  915: r157:SI=r443:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 287:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 288:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 289:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 290:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 292:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 294:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 295:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 296:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 297:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 298:  (0) rm  (1) 0  (2) re {*addsi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 304:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 305:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 307:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 309:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 312:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 313:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 316:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 317:  (0) =r  (1) %0  (2) rme {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 318:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 319:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 320:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 321:  (0) qm  (1) qn {*cmpqi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 324:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 326:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 329:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 330:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 331:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 332:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=444 from oldreg=184, assigning class GENERAL_REGS to r444
  332: {r444:SI=r444:SI-r183:SI;clobber flags:CC;}
      REG_DEAD r183:SI
      REG_DEAD r182:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  916: r444:SI=r182:SI
    Inserting insn reload after:
  917: r184:SI=r444:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 333:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 334:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 335:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 336:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 338:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 340:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 341:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 342:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 343:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 344:  (0) rm  (1) 0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 350:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 352:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 355:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 356:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 357:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 358:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=445 from oldreg=177, assigning class GENERAL_REGS to r445
  358: {r445:SI=r445:SI-r176:SI;clobber flags:CC;}
      REG_DEAD r176:SI
      REG_DEAD r175:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  918: r445:SI=r175:SI
    Inserting insn reload after:
  919: r177:SI=r445:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 359:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 360:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 361:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 362:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 364:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 366:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 367:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 368:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 369:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 370:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 376:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 377:  (0) rm  (1) re {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 380:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 382:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 385:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 386:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 387:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 388:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=446 from oldreg=167, assigning class GENERAL_REGS to r446
  388: {r446:SI=r446:SI-r166:SI;clobber flags:CC;}
      REG_DEAD r166:SI
      REG_DEAD r165:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  920: r446:SI=r165:SI
    Inserting insn reload after:
  921: r167:SI=r446:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 389:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 390:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 391:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 392:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 394:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 396:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 397:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 398:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 399:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 400:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 406:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 407:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 410:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 411:  (0) =r  (1) %0  (2) rme {*addsi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 412:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 413:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 414:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 415:  (0) qm  (1) qn {*cmpqi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 418:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 420:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 423:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 424:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 425:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 426:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=447 from oldreg=202, assigning class GENERAL_REGS to r447
  426: {r447:SI=r447:SI-r201:SI;clobber flags:CC;}
      REG_DEAD r201:SI
      REG_DEAD r200:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  922: r447:SI=r200:SI
    Inserting insn reload after:
  923: r202:SI=r447:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 427:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 428:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 429:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 430:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 432:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 434:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 435:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 436:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 437:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 438:  (0) rm  (1) 0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 444:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 446:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 449:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 450:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 451:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 452:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=448 from oldreg=195, assigning class GENERAL_REGS to r448
  452: {r448:SI=r448:SI-r194:SI;clobber flags:CC;}
      REG_DEAD r194:SI
      REG_DEAD r193:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  924: r448:SI=r193:SI
    Inserting insn reload after:
  925: r195:SI=r448:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 453:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 454:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 455:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 456:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 458:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 460:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 461:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 462:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 463:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 464:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 470:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 471:  (0) rm  (1) re {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 474:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 476:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 479:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 480:  (0) =r  (1) g {*movsi_internal}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 481:  (0) r  (1) 0  (2) rm {*subsi_1}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 482:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=449 from oldreg=210, assigning class GENERAL_REGS to r449
  482: {r449:SI=r449:SI-r209:SI;clobber flags:CC;}
      REG_DEAD r209:SI
      REG_DEAD r208:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  926: r449:SI=r208:SI
    Inserting insn reload after:
  927: r210:SI=r449:SI

            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 483:  (0) r  (1) rem {*movdi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 484:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 485:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 486:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 488:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 490:  (0) =q  (1) q {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 491:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 492:  (0) =*a  (1) *0 {*extendsidi2_rex64}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=609,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=5,overall=615,losers=1,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 493:  (0) m  (1) qn {*movqi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 494:  (0) rm  (1) 0  (2) re {*addsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 500:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 503:  (0) rm  (1) re {*cmpsi_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 507:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 508:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 510:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 512:  (0) r {*cmpsi_ccno_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 515:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 516:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 518:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 520:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 523:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 524:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 525:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 526:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 530:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 531
	 Choosing alt 0 in insn 531:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 532:  (0) m  (1) re {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 537:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 538:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 540:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 542:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 545:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 546:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 547:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 548:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 552:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 553
	 Choosing alt 0 in insn 553:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 554:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 559:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 560:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 561:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 562:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 566:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 567
	 Choosing alt 0 in insn 567:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 568:  (0) m  (1) re {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 575:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 576:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 578:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 580:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 583:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 584:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 585:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 586:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 590:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 591
	 Choosing alt 0 in insn 591:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 592:  (0) m  (1) re {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 597:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 598:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 600:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 602:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 605:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 606:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 607:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 608:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 612:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 613
	 Choosing alt 0 in insn 613:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 614:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 619:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 620:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 621:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 625:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 626
	 Choosing alt 0 in insn 626:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 627:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 630:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 631:  (0) m  (1) re {*movsi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 632:  (0) m  (1) rn {*movhi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 633:  (0) m  (1) qn {*movqi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 634:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            Staticly defined alt reject+=600
            alt=3: Bad operand -- refuse
	 Choosing alt 0 in insn 635:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 636:  (0) q {*cmpqi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 639:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 640:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 641:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 643:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 645:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 646:  (0) ?mr {*cmpdi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 647:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 648:  (0) q {*cmpqi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 651:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 652:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 653:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 656:  (0) rBwBz {*call}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 659:  (0) ?mr {*cmpdi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 662:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 664:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 667:  (0) ?mr {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 670:  (0) rm  (1) re {*cmpsi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 674:  (0) m  (1) re {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 675:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 676:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 678:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 680:  (0) r {*cmpsi_ccno_1}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 683:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 684:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 686:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 688:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 691:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 692:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 693:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 694:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 698:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 699
	 Choosing alt 0 in insn 699:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 700:  (0) m  (1) re {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 705:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 706:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 708:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 710:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 713:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 714:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 715:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 716:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 720:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 721
	 Choosing alt 0 in insn 721:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 722:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 727:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 728:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 729:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 730:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 734:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 735
	 Choosing alt 0 in insn 735:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 736:  (0) m  (1) re {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 743:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 744:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 746:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 748:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 751:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 752:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 753:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 754:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 758:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 759
	 Choosing alt 0 in insn 759:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 760:  (0) m  (1) re {*movdi_internal}
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=0,overall=10,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=1,overall=10,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 765:  (0) r  (1) r  (2) le {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 766:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 768:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 770:  (0) r {*cmpsi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 773:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 774:  (0) =r  (1) %0  (2) rme {*addsi_1}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 775:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 776:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 780:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 781
	 Choosing alt 0 in insn 781:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 782:  (0) m  (1) re {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 787:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 788:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 789:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 793:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 794
	 Choosing alt 0 in insn 794:  (0) =r  (1) %0  (2) rme {*adddi_1}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 795:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 798:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=3,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=5,overall=9,losers=1,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Staticly defined alt reject+=6
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=16,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=22,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=11: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=14,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=2 -- refuse
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=16,overall=15,losers=1 -- refuse
            Staticly defined alt reject+=6
            alt=18: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=19: Bad operand -- refuse
            Staticly defined alt reject+=6
            alt=20: Bad operand -- refuse
            alt=21: Bad operand -- refuse
            alt=22: Bad operand -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=23,overall=10,losers=1 -- refuse
            alt=24: Bad operand -- refuse
	 Choosing alt 4 in insn 799:  (0) r  (1) i {*movdi_internal}
      Creating newreg=450, assigning class GENERAL_REGS to r450
  799: r450:DI=0x7461642e736e755f
    Inserting insn reload after:
  928: [r428:DI]=r450:DI

            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non pseudo reload: reject++
          alt=3,overall=610,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            1 Non pseudo reload: reject++
          alt=5,overall=1,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 928:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=18,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 800:  (0) m  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 801:  (0) rm  (1) re {*cmpsi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 804:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            0 Spill pseudo into memory: reject+=3
            0 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            Staticly defined alt reject+=600
            alt=3: Bad operand -- refuse
	 Choosing alt 0 in insn 805:  (0) =q  (1) %0  (2) qmn {*xorqi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 806:  (0) q {*cmpqi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 809:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 810:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 811:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 813:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 815:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 816:  (0) ?mr {*cmpdi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 817:  (0) =qm {*setcc_qi}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 818:  (0) q {*cmpqi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 821:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 822:  (0) r  (1) r  (2) le {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 823:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 826:  (0) rBwBz {*call}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 829:  (0) ?mr {*cmpdi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 832:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 834:  (1) rBwBz {*call_value}
            3 Scratch win: reject+=2
          alt=0,overall=2,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 838:  (1) m  (2) i  (3) =r {stack_tls_protect_test_di}
      Change to class INDEX_REGS for r435
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 840:  (0) rBwBz {*call}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13
EBB 14
EBB 15
EBB 16
EBB 17
EBB 18
EBB 19
EBB 20
EBB 21
EBB 22
EBB 23
EBB 24
EBB 25
EBB 26
EBB 27
EBB 28
EBB 29
EBB 30
EBB 31
EBB 32
EBB 33
EBB 34
EBB 35
EBB 36
EBB 37
EBB 38
EBB 39
EBB 40
EBB 41
EBB 42
EBB 43
EBB 44
EBB 45
EBB 46
EBB 47
EBB 48
EBB 49
EBB 50
EBB 51
EBB 52
EBB 53
EBB 54
EBB 55
EBB 56
EBB 57
EBB 58
EBB 59
EBB 60
EBB 61
EBB 62
EBB 63
EBB 64
EBB 65
EBB 66
EBB 67
EBB 68
EBB 69
EBB 70
EBB 71
EBB 72
EBB 73
EBB 74
EBB 75
EBB 76
EBB 77
EBB 78
EBB 79
EBB 80
EBB 81
EBB 82
EBB 83
EBB 84
EBB 85
EBB 86
EBB 87
EBB 88
EBB 89
EBB 90
EBB 91
EBB 92
EBB 93
EBB 94
EBB 95
EBB 96
EBB 100
EBB 97
EBB 98
EBB 99

********** Pseudo live ranges #1: **********

  BB 98
   Insn 840: point = 0
  BB 99
  BB 97
   Insn 839: point = 0
   Insn 838: point = 0
  BB 100
   Insn 898: point = 1
  BB 96
   Insn 834: point = 1
   Insn 833: point = 1
   Insn 832: point = 2
  BB 95
   Insn 830: point = 3
   Insn 829: point = 3
  BB 94
   Insn 826: point = 3
   Insn 825: point = 3
   Insn 824: point = 4
   Insn 823: point = 5
   Insn 822: point = 6
   Insn 821: point = 8
  BB 93
   Insn 819: point = 9
   Insn 818: point = 9
   Insn 817: point = 10
   Insn 816: point = 11
   Insn 815: point = 11
   Insn 814: point = 12
   Insn 813: point = 13
   Insn 812: point = 13
   Insn 811: point = 14
   Insn 810: point = 14
   Insn 809: point = 16
  BB 92
   Insn 807: point = 17
   Insn 806: point = 17
   Insn 805: point = 18
   Insn 804: point = 20
  BB 91
   Insn 802: point = 21
   Insn 801: point = 21
   Insn 800: point = 21
   Insn 928: point = 22
   Insn 799: point = 23
   Insn 798: point = 24
  BB 89
   Insn 892: point = 25
   Insn 782: point = 25
   Insn 781: point = 26
   Insn 780: point = 28
   Insn 776: point = 29
   Insn 775: point = 31
   Insn 774: point = 33
   Insn 773: point = 35
  BB 82
   Insn 884: point = 36
   Insn 700: point = 36
   Insn 699: point = 37
   Insn 698: point = 39
   Insn 694: point = 40
   Insn 693: point = 42
   Insn 692: point = 44
   Insn 691: point = 46
  BB 90
   Insn 795: point = 47
   Insn 794: point = 48
   Insn 793: point = 50
   Insn 789: point = 51
   Insn 788: point = 53
   Insn 787: point = 55
  BB 88
   Insn 771: point = 56
   Insn 770: point = 56
   Insn 769: point = 57
   Insn 768: point = 58
   Insn 767: point = 58
   Insn 766: point = 59
   Insn 765: point = 59
  BB 87
   Insn 890: point = 60
   Insn 760: point = 60
   Insn 759: point = 61
   Insn 758: point = 63
   Insn 754: point = 64
   Insn 753: point = 66
   Insn 752: point = 68
   Insn 751: point = 70
  BB 86
   Insn 749: point = 71
   Insn 748: point = 71
   Insn 747: point = 72
   Insn 746: point = 73
   Insn 745: point = 73
   Insn 744: point = 74
   Insn 743: point = 74
  BB 85
   Insn 888: point = 75
   Insn 736: point = 75
   Insn 735: point = 76
   Insn 734: point = 78
   Insn 730: point = 79
   Insn 729: point = 81
   Insn 728: point = 83
   Insn 727: point = 85
  BB 84
   Insn 886: point = 86
   Insn 722: point = 86
   Insn 721: point = 87
   Insn 720: point = 89
   Insn 716: point = 90
   Insn 715: point = 92
   Insn 714: point = 94
   Insn 713: point = 96
  BB 83
   Insn 711: point = 97
   Insn 710: point = 97
   Insn 709: point = 98
   Insn 708: point = 99
   Insn 707: point = 99
   Insn 706: point = 100
   Insn 705: point = 100
  BB 81
   Insn 689: point = 101
   Insn 688: point = 101
   Insn 687: point = 102
   Insn 686: point = 103
   Insn 685: point = 103
   Insn 684: point = 104
   Insn 683: point = 104
  BB 80
   Insn 681: point = 105
   Insn 680: point = 105
   Insn 679: point = 106
   Insn 678: point = 107
   Insn 677: point = 107
   Insn 676: point = 108
   Insn 675: point = 108
   Insn 674: point = 109
  BB 79
   Insn 671: point = 109
   Insn 670: point = 109
  BB 78
   Insn 668: point = 109
   Insn 667: point = 109
  BB 77
   Insn 664: point = 109
   Insn 663: point = 109
   Insn 662: point = 110
  BB 76
   Insn 660: point = 111
   Insn 659: point = 111
  BB 75
   Insn 656: point = 111
   Insn 655: point = 111
   Insn 654: point = 112
   Insn 653: point = 113
   Insn 652: point = 114
   Insn 651: point = 116
  BB 74
   Insn 649: point = 117
   Insn 648: point = 117
   Insn 647: point = 118
   Insn 646: point = 119
   Insn 645: point = 119
   Insn 644: point = 120
   Insn 643: point = 121
   Insn 642: point = 121
   Insn 641: point = 122
   Insn 640: point = 122
   Insn 639: point = 124
  BB 73
   Insn 637: point = 125
   Insn 636: point = 125
   Insn 635: point = 126
   Insn 634: point = 128
   Insn 633: point = 129
   Insn 632: point = 130
   Insn 631: point = 130
   Insn 630: point = 130
  BB 71
   Insn 882: point = 131
   Insn 614: point = 131
   Insn 613: point = 132
   Insn 612: point = 134
   Insn 608: point = 135
   Insn 607: point = 137
   Insn 606: point = 139
   Insn 605: point = 141
  BB 64
   Insn 874: point = 142
   Insn 532: point = 142
   Insn 531: point = 143
   Insn 530: point = 145
   Insn 526: point = 146
   Insn 525: point = 148
   Insn 524: point = 150
   Insn 523: point = 152
  BB 72
   Insn 627: point = 153
   Insn 626: point = 154
   Insn 625: point = 156
   Insn 621: point = 157
   Insn 620: point = 159
   Insn 619: point = 161
  BB 70
   Insn 603: point = 162
   Insn 602: point = 162
   Insn 601: point = 163
   Insn 600: point = 164
   Insn 599: point = 164
   Insn 598: point = 165
   Insn 597: point = 165
  BB 69
   Insn 880: point = 166
   Insn 592: point = 166
   Insn 591: point = 167
   Insn 590: point = 169
   Insn 586: point = 170
   Insn 585: point = 172
   Insn 584: point = 174
   Insn 583: point = 176
  BB 68
   Insn 581: point = 177
   Insn 580: point = 177
   Insn 579: point = 178
   Insn 578: point = 179
   Insn 577: point = 179
   Insn 576: point = 180
   Insn 575: point = 180
  BB 67
   Insn 878: point = 181
   Insn 568: point = 181
   Insn 567: point = 182
   Insn 566: point = 184
   Insn 562: point = 185
   Insn 561: point = 187
   Insn 560: point = 189
   Insn 559: point = 191
  BB 66
   Insn 876: point = 192
   Insn 554: point = 192
   Insn 553: point = 193
   Insn 552: point = 195
   Insn 548: point = 196
   Insn 547: point = 198
   Insn 546: point = 200
   Insn 545: point = 202
  BB 65
   Insn 543: point = 203
   Insn 542: point = 203
   Insn 541: point = 204
   Insn 540: point = 205
   Insn 539: point = 205
   Insn 538: point = 206
   Insn 537: point = 206
  BB 63
   Insn 521: point = 207
   Insn 520: point = 207
   Insn 519: point = 208
   Insn 518: point = 209
   Insn 517: point = 209
   Insn 516: point = 210
   Insn 515: point = 210
  BB 62
   Insn 513: point = 211
   Insn 512: point = 211
   Insn 511: point = 212
   Insn 510: point = 213
   Insn 509: point = 213
   Insn 508: point = 214
   Insn 507: point = 214
  BB 61
   Insn 504: point = 215
   Insn 503: point = 215
  BB 60
   Insn 501: point = 215
   Insn 500: point = 215
  BB 51
   Insn 421: point = 215
   Insn 420: point = 215
  BB 52
   Insn 868: point = 215
   Insn 438: point = 215
   Insn 437: point = 215
   Insn 436: point = 216
   Insn 435: point = 218
   Insn 434: point = 219
   Insn 433: point = 221
   Insn 432: point = 222
   Insn 431: point = 222
   Insn 430: point = 223
   Insn 429: point = 225
   Insn 428: point = 227
   Insn 427: point = 229
   Insn 923: point = 230
	Hard reg 0 is preferable by r447 with profit 1
   Insn 426: point = 232
   Insn 922: point = 233
	Hard reg 0 is preferable by r447 with profit 1
	Hard reg 1 is preferable by r447 with profit 1
   Insn 425: point = 235
   Insn 424: point = 237
   Insn 423: point = 238
  BB 50
   Insn 418: point = 239
  BB 46
   Insn 383: point = 239
   Insn 382: point = 239
  BB 47
   Insn 866: point = 239
   Insn 400: point = 239
   Insn 399: point = 239
   Insn 398: point = 240
   Insn 397: point = 242
   Insn 396: point = 243
   Insn 395: point = 245
   Insn 394: point = 246
   Insn 393: point = 246
   Insn 392: point = 247
   Insn 391: point = 249
   Insn 390: point = 251
   Insn 389: point = 253
   Insn 921: point = 254
	Hard reg 0 is preferable by r446 with profit 1
   Insn 388: point = 256
   Insn 920: point = 257
	Hard reg 0 is preferable by r446 with profit 1
	Hard reg 1 is preferable by r446 with profit 1
   Insn 387: point = 259
   Insn 386: point = 261
   Insn 385: point = 262
  BB 45
   Insn 380: point = 263
  BB 39
   Insn 327: point = 263
   Insn 326: point = 263
  BB 40
   Insn 862: point = 263
   Insn 344: point = 263
   Insn 343: point = 263
   Insn 342: point = 264
   Insn 341: point = 266
   Insn 340: point = 267
   Insn 339: point = 269
   Insn 338: point = 270
   Insn 337: point = 270
   Insn 336: point = 271
   Insn 335: point = 273
   Insn 334: point = 275
   Insn 333: point = 277
   Insn 917: point = 278
	Hard reg 0 is preferable by r444 with profit 1
   Insn 332: point = 280
   Insn 916: point = 281
	Hard reg 0 is preferable by r444 with profit 1
	Hard reg 1 is preferable by r444 with profit 1
   Insn 331: point = 283
   Insn 330: point = 285
   Insn 329: point = 286
  BB 38
   Insn 324: point = 287
  BB 42
   Insn 353: point = 287
   Insn 352: point = 287
  BB 43
   Insn 864: point = 287
   Insn 370: point = 287
   Insn 369: point = 287
   Insn 368: point = 288
   Insn 367: point = 290
   Insn 366: point = 291
   Insn 365: point = 293
   Insn 364: point = 294
   Insn 363: point = 294
   Insn 362: point = 295
   Insn 361: point = 297
   Insn 360: point = 299
   Insn 359: point = 301
   Insn 919: point = 302
	Hard reg 0 is preferable by r445 with profit 1
   Insn 358: point = 304
   Insn 918: point = 305
	Hard reg 0 is preferable by r445 with profit 1
	Hard reg 1 is preferable by r445 with profit 1
   Insn 357: point = 307
   Insn 356: point = 309
   Insn 355: point = 310
  BB 41
   Insn 350: point = 311
  BB 37
   Insn 322: point = 311
   Insn 321: point = 311
   Insn 320: point = 312
   Insn 319: point = 314
   Insn 318: point = 316
   Insn 317: point = 317
   Insn 316: point = 319
  BB 58
   Insn 477: point = 320
   Insn 476: point = 320
  BB 59
   Insn 872: point = 320
   Insn 494: point = 320
   Insn 493: point = 320
   Insn 492: point = 321
   Insn 491: point = 323
   Insn 490: point = 324
   Insn 489: point = 326
   Insn 488: point = 327
   Insn 487: point = 327
   Insn 486: point = 328
   Insn 485: point = 330
   Insn 484: point = 332
   Insn 483: point = 334
   Insn 927: point = 335
	Hard reg 0 is preferable by r449 with profit 1
   Insn 482: point = 337
   Insn 926: point = 338
	Hard reg 0 is preferable by r449 with profit 1
	Hard reg 1 is preferable by r449 with profit 1
   Insn 481: point = 340
   Insn 480: point = 342
   Insn 479: point = 343
  BB 57
   Insn 474: point = 344
  BB 56
   Insn 472: point = 344
   Insn 471: point = 344
   Insn 470: point = 345
  BB 54
   Insn 447: point = 346
   Insn 446: point = 346
  BB 55
   Insn 870: point = 346
   Insn 464: point = 346
   Insn 463: point = 346
   Insn 462: point = 347
   Insn 461: point = 349
   Insn 460: point = 350
   Insn 459: point = 352
   Insn 458: point = 353
   Insn 457: point = 353
   Insn 456: point = 354
   Insn 455: point = 356
   Insn 454: point = 358
   Insn 453: point = 360
   Insn 925: point = 361
	Hard reg 0 is preferable by r448 with profit 1
   Insn 452: point = 363
   Insn 924: point = 364
	Hard reg 0 is preferable by r448 with profit 1
	Hard reg 1 is preferable by r448 with profit 1
   Insn 451: point = 366
   Insn 450: point = 368
   Insn 449: point = 369
  BB 53
   Insn 444: point = 370
  BB 49
   Insn 416: point = 370
   Insn 415: point = 370
   Insn 414: point = 371
   Insn 413: point = 373
   Insn 412: point = 375
   Insn 411: point = 376
   Insn 410: point = 378
  BB 48
   Insn 408: point = 379
   Insn 407: point = 379
   Insn 406: point = 380
  BB 44
   Insn 378: point = 381
   Insn 377: point = 381
   Insn 376: point = 382
  BB 36
   Insn 314: point = 383
   Insn 313: point = 383
   Insn 312: point = 384
  BB 35
   Insn 310: point = 385
   Insn 309: point = 385
   Insn 308: point = 386
   Insn 307: point = 387
   Insn 306: point = 387
   Insn 305: point = 388
   Insn 304: point = 388
  BB 26
   Insn 225: point = 389
   Insn 224: point = 389
  BB 27
   Insn 856: point = 389
   Insn 242: point = 389
   Insn 241: point = 389
   Insn 240: point = 390
   Insn 239: point = 392
   Insn 238: point = 393
   Insn 237: point = 395
   Insn 236: point = 396
   Insn 235: point = 396
   Insn 234: point = 397
   Insn 233: point = 399
   Insn 232: point = 401
   Insn 231: point = 403
   Insn 911: point = 404
	Hard reg 0 is preferable by r441 with profit 1
   Insn 230: point = 406
   Insn 910: point = 407
	Hard reg 0 is preferable by r441 with profit 1
	Hard reg 1 is preferable by r441 with profit 1
   Insn 229: point = 409
   Insn 228: point = 411
   Insn 227: point = 412
  BB 25
   Insn 222: point = 413
  BB 21
   Insn 187: point = 413
   Insn 186: point = 413
  BB 22
   Insn 854: point = 413
   Insn 204: point = 413
   Insn 203: point = 413
   Insn 202: point = 414
   Insn 201: point = 416
   Insn 200: point = 417
   Insn 199: point = 419
   Insn 198: point = 420
   Insn 197: point = 420
   Insn 196: point = 421
   Insn 195: point = 423
   Insn 194: point = 425
   Insn 193: point = 427
   Insn 909: point = 428
	Hard reg 0 is preferable by r440 with profit 1
   Insn 192: point = 430
   Insn 908: point = 431
	Hard reg 0 is preferable by r440 with profit 1
	Hard reg 1 is preferable by r440 with profit 1
   Insn 191: point = 433
   Insn 190: point = 435
   Insn 189: point = 436
  BB 20
   Insn 184: point = 437
  BB 14
   Insn 131: point = 437
   Insn 130: point = 437
  BB 15
   Insn 850: point = 437
   Insn 148: point = 437
   Insn 147: point = 437
   Insn 146: point = 438
   Insn 145: point = 440
   Insn 144: point = 441
   Insn 143: point = 443
   Insn 142: point = 444
   Insn 141: point = 444
   Insn 140: point = 445
   Insn 139: point = 447
   Insn 138: point = 449
   Insn 137: point = 451
   Insn 905: point = 452
	Hard reg 0 is preferable by r438 with profit 1
   Insn 136: point = 454
   Insn 904: point = 455
	Hard reg 0 is preferable by r438 with profit 1
	Hard reg 1 is preferable by r438 with profit 1
   Insn 135: point = 457
   Insn 134: point = 459
   Insn 133: point = 460
  BB 13
   Insn 128: point = 461
  BB 17
   Insn 157: point = 461
   Insn 156: point = 461
  BB 18
   Insn 852: point = 461
   Insn 174: point = 461
   Insn 173: point = 461
   Insn 172: point = 462
   Insn 171: point = 464
   Insn 170: point = 465
   Insn 169: point = 467
   Insn 168: point = 468
   Insn 167: point = 468
   Insn 166: point = 469
   Insn 165: point = 471
   Insn 164: point = 473
   Insn 163: point = 475
   Insn 907: point = 476
	Hard reg 0 is preferable by r439 with profit 1
   Insn 162: point = 478
   Insn 906: point = 479
	Hard reg 0 is preferable by r439 with profit 1
	Hard reg 1 is preferable by r439 with profit 1
   Insn 161: point = 481
   Insn 160: point = 483
   Insn 159: point = 484
  BB 16
   Insn 154: point = 485
  BB 12
   Insn 126: point = 485
   Insn 125: point = 485
   Insn 124: point = 486
   Insn 123: point = 488
   Insn 122: point = 490
   Insn 121: point = 491
   Insn 120: point = 493
  BB 33
   Insn 281: point = 494
   Insn 280: point = 494
  BB 34
   Insn 860: point = 494
   Insn 298: point = 494
   Insn 297: point = 494
   Insn 296: point = 495
   Insn 295: point = 497
   Insn 294: point = 498
   Insn 293: point = 500
   Insn 292: point = 501
   Insn 291: point = 501
   Insn 290: point = 502
   Insn 289: point = 504
   Insn 288: point = 506
   Insn 287: point = 508
   Insn 915: point = 509
	Hard reg 0 is preferable by r443 with profit 1
   Insn 286: point = 511
   Insn 914: point = 512
	Hard reg 0 is preferable by r443 with profit 1
	Hard reg 1 is preferable by r443 with profit 1
   Insn 285: point = 514
   Insn 284: point = 516
   Insn 283: point = 517
  BB 32
   Insn 278: point = 518
  BB 31
   Insn 276: point = 518
   Insn 275: point = 518
   Insn 274: point = 519
  BB 29
   Insn 251: point = 520
   Insn 250: point = 520
  BB 30
   Insn 858: point = 520
   Insn 268: point = 520
   Insn 267: point = 520
   Insn 266: point = 521
   Insn 265: point = 523
   Insn 264: point = 524
   Insn 263: point = 526
   Insn 262: point = 527
   Insn 261: point = 527
   Insn 260: point = 528
   Insn 259: point = 530
   Insn 258: point = 532
   Insn 257: point = 534
   Insn 913: point = 535
	Hard reg 0 is preferable by r442 with profit 1
   Insn 256: point = 537
   Insn 912: point = 538
	Hard reg 0 is preferable by r442 with profit 1
	Hard reg 1 is preferable by r442 with profit 1
   Insn 255: point = 540
   Insn 254: point = 542
   Insn 253: point = 543
  BB 28
   Insn 248: point = 544
  BB 24
   Insn 220: point = 544
   Insn 219: point = 544
   Insn 218: point = 545
   Insn 217: point = 547
   Insn 216: point = 549
   Insn 215: point = 550
   Insn 214: point = 552
  BB 23
   Insn 212: point = 553
   Insn 211: point = 553
   Insn 210: point = 554
  BB 19
   Insn 182: point = 555
   Insn 181: point = 555
   Insn 180: point = 556
  BB 11
   Insn 118: point = 557
   Insn 117: point = 557
   Insn 116: point = 558
  BB 10
   Insn 114: point = 559
   Insn 113: point = 559
   Insn 112: point = 560
   Insn 111: point = 561
   Insn 110: point = 561
   Insn 109: point = 562
   Insn 108: point = 562
  BB 8
   Insn 85: point = 563
   Insn 84: point = 563
  BB 9
   Insn 848: point = 563
   Insn 102: point = 563
   Insn 101: point = 563
   Insn 100: point = 564
   Insn 99: point = 566
   Insn 98: point = 567
   Insn 97: point = 569
   Insn 96: point = 570
   Insn 95: point = 570
   Insn 94: point = 571
   Insn 93: point = 573
   Insn 92: point = 575
   Insn 91: point = 577
   Insn 903: point = 578
	Hard reg 0 is preferable by r437 with profit 1
   Insn 90: point = 580
   Insn 902: point = 581
	Hard reg 0 is preferable by r437 with profit 1
	Hard reg 1 is preferable by r437 with profit 1
   Insn 89: point = 583
   Insn 88: point = 585
   Insn 87: point = 586
  BB 7
   Insn 82: point = 587
  BB 6
   Insn 80: point = 587
   Insn 79: point = 587
   Insn 78: point = 588
  BB 4
   Insn 55: point = 589
   Insn 54: point = 589
  BB 5
   Insn 846: point = 589
   Insn 72: point = 589
   Insn 71: point = 589
   Insn 70: point = 590
   Insn 69: point = 592
   Insn 68: point = 593
   Insn 67: point = 595
   Insn 66: point = 596
   Insn 65: point = 596
   Insn 64: point = 597
   Insn 63: point = 599
   Insn 62: point = 601
   Insn 61: point = 603
   Insn 901: point = 604
	Hard reg 0 is preferable by r436 with profit 1
   Insn 60: point = 606
   Insn 900: point = 607
	Hard reg 0 is preferable by r436 with profit 1
	Hard reg 1 is preferable by r436 with profit 1
   Insn 59: point = 609
   Insn 58: point = 611
   Insn 57: point = 612
  BB 3
   Insn 52: point = 613
  BB 2
   Insn 50: point = 613
   Insn 49: point = 613
   Insn 48: point = 614
   Insn 47: point = 615
   Insn 46: point = 616
   Insn 45: point = 618
   Insn 44: point = 619
   Insn 43: point = 619
   Insn 42: point = 620
   Insn 41: point = 622
   Insn 40: point = 623
   Insn 39: point = 624
   Insn 38: point = 626
   Insn 37: point = 627
   Insn 36: point = 627
   Insn 35: point = 628
   Insn 34: point = 630
   Insn 33: point = 631
   Insn 32: point = 631
   Insn 31: point = 631
   Insn 30: point = 631
   Insn 29: point = 631
   Insn 28: point = 631
   Insn 27: point = 631
   Insn 26: point = 631
   Insn 25: point = 631
   Insn 24: point = 631
   Insn 23: point = 631
   Insn 22: point = 631
   Insn 21: point = 631
   Insn 20: point = 631
   Insn 19: point = 631
   Insn 18: point = 631
   Insn 17: point = 631
   Insn 16: point = 631
   Insn 15: point = 631
   Insn 14: point = 631
   Insn 13: point = 631
   Insn 12: point = 631
   Insn 11: point = 631
   Insn 10: point = 631
   Insn 7: point = 631
   Insn 4: point = 633
   Insn 5: point = 634
   Insn 3: point = 634
   Insn 2: point = 635
 r87: [627..628]
 r88: [625..626]
 r89: [623..624]
 r90: [619..620]
 r91: [617..618]
 r92: [615..616]
 r93: [613..614]
 r94: [608..612]
 r95: [606..609]
 r96: [602..604]
 r97: [598..599]
 r98: [596..597]
 r99: [594..595]
 r100: [589..593]
 r101: [587..588]
 r102: [582..586]
 r103: [580..583]
 r104: [576..578]
 r105: [572..573]
 r106: [570..571]
 r107: [568..569]
 r108: [563..567]
 r109: [559..560]
 r110: [557..558]
 r111: [555..556]
 r112: [432..436]
 r113: [430..433]
 r114: [426..428]
 r115: [422..423]
 r116: [420..421]
 r117: [418..419]
 r118: [413..417]
 r119: [492..493]
 r120: [489..491]
 r121: [485..486]
 r122: [480..484]
 r123: [478..481]
 r124: [474..476]
 r125: [470..471]
 r126: [468..469]
 r127: [466..467]
 r128: [461..465]
 r129: [456..460]
 r130: [454..457]
 r131: [450..452]
 r132: [446..447]
 r133: [444..445]
 r134: [442..443]
 r135: [437..441]
 r136: [553..554]
 r137: [551..552]
 r138: [548..550]
 r139: [544..545]
 r140: [539..543]
 r141: [537..540]
 r142: [533..535]
 r143: [529..530]
 r144: [527..528]
 r145: [525..526]
 r146: [520..524]
 r147: [408..412]
 r148: [406..409]
 r149: [402..404]
 r150: [398..399]
 r151: [396..397]
 r152: [394..395]
 r153: [389..393]
 r154: [518..519]
 r155: [513..517]
 r156: [511..514]
 r157: [507..509]
 r158: [503..504]
 r159: [501..502]
 r160: [499..500]
 r161: [494..498]
 r162: [385..386]
 r163: [383..384]
 r164: [381..382]
 r165: [258..262]
 r166: [256..259]
 r167: [252..254]
 r168: [248..249]
 r169: [246..247]
 r170: [244..245]
 r171: [239..243]
 r172: [318..319]
 r173: [315..317]
 r174: [311..312]
 r175: [306..310]
 r176: [304..307]
 r177: [300..302]
 r178: [296..297]
 r179: [294..295]
 r180: [292..293]
 r181: [287..291]
 r182: [282..286]
 r183: [280..283]
 r184: [276..278]
 r185: [272..273]
 r186: [270..271]
 r187: [268..269]
 r188: [263..267]
 r189: [379..380]
 r190: [377..378]
 r191: [374..376]
 r192: [370..371]
 r193: [365..369]
 r194: [363..366]
 r195: [359..361]
 r196: [355..356]
 r197: [353..354]
 r198: [351..352]
 r199: [346..350]
 r200: [234..238]
 r201: [232..235]
 r202: [228..230]
 r203: [224..225]
 r204: [222..223]
 r205: [220..221]
 r206: [215..219]
 r207: [344..345]
 r208: [339..343]
 r209: [337..340]
 r210: [333..335]
 r211: [329..330]
 r212: [327..328]
 r213: [325..326]
 r214: [320..324]
 r215: [211..212]
 r216: [207..208]
 r217: [151..152]
 r218: [149..150]
 r219: [203..204]
 r220: [201..202]
 r221: [199..200]
 r222: [190..191]
 r223: [188..189]
 r224: [177..178]
 r225: [175..176]
 r226: [173..174]
 r227: [162..163]
 r228: [140..141]
 r229: [138..139]
 r230: [160..161]
 r231: [125..126]
 r232: [121..122]
 r233: [119..120]
 r234: [117..118]
 r235: [111..114]
 r236: [105..106]
 r237: [101..102]
 r238: [45..46]
 r239: [43..44]
 r240: [97..98]
 r241: [95..96]
 r242: [93..94]
 r243: [84..85]
 r244: [82..83]
 r245: [71..72]
 r246: [69..70]
 r247: [67..68]
 r248: [56..57]
 r249: [34..35]
 r250: [32..33]
 r251: [54..55]
 r252: [17..18]
 r253: [13..14]
 r254: [11..12]
 r255: [9..10]
 r256: [3..6]
 r257: [633..634]
 r258: [629..630]
 r259: [621..622]
 r260: [610..611]
 r261: [600..603]
 r262: [600..601]
 r263: [589..590]
 r264: [591..592]
 r265: [584..585]
 r266: [574..577]
 r267: [574..575]
 r268: [563..564]
 r269: [565..566]
 r270: [561..562]
 r271: [487..490]
 r272: [487..488]
 r273: [458..459]
 r274: [448..451]
 r275: [448..449]
 r276: [437..438]
 r277: [439..440]
 r278: [482..483]
 r279: [472..475]
 r280: [472..473]
 r281: [461..462]
 r282: [463..464]
 r283: [434..435]
 r284: [424..427]
 r285: [424..425]
 r286: [413..414]
 r287: [415..416]
 r288: [546..549]
 r289: [546..547]
 r290: [410..411]
 r291: [400..403]
 r292: [400..401]
 r293: [389..390]
 r294: [391..392]
 r295: [541..542]
 r296: [531..534]
 r297: [531..532]
 r298: [520..521]
 r299: [522..523]
 r300: [515..516]
 r301: [505..508]
 r302: [505..506]
 r303: [494..495]
 r304: [496..497]
 r305: [387..388]
 r306: [313..316]
 r307: [313..314]
 r308: [284..285]
 r309: [274..277]
 r310: [274..275]
 r311: [263..264]
 r312: [265..266]
 r313: [308..309]
 r314: [298..301]
 r315: [298..299]
 r316: [287..288]
 r317: [289..290]
 r318: [260..261]
 r319: [250..253]
 r320: [250..251]
 r321: [239..240]
 r322: [241..242]
 r323: [372..375]
 r324: [372..373]
 r325: [236..237]
 r326: [226..229]
 r327: [226..227]
 r328: [215..216]
 r329: [217..218]
 r330: [367..368]
 r331: [357..360]
 r332: [357..358]
 r333: [346..347]
 r334: [348..349]
 r335: [341..342]
 r336: [331..334]
 r337: [331..332]
 r338: [320..321]
 r339: [322..323]
 r340: [213..214]
 r341: [209..210]
 r342: [147..148]
 r343: [144..146]
 r346: [142..143]
 r347: [144..145]
 r348: [205..206]
 r349: [197..198]
 r350: [194..196]
 r353: [192..193]
 r354: [194..195]
 r355: [186..187]
 r356: [183..185]
 r359: [181..182]
 r360: [183..184]
 r361: [179..180]
 r362: [171..172]
 r363: [168..170]
 r366: [166..167]
 r367: [168..169]
 r368: [164..165]
 r369: [136..137]
 r370: [133..135]
 r373: [131..132]
 r374: [133..134]
 r375: [158..159]
 r376: [155..157]
 r379: [153..154]
 r380: [155..156]
 r381: [129..130]
 r382: [127..128]
 r383: [123..124]
 r384: [115..116]
 r385: [112..113]
 r386: [109..110]
 r387: [107..108]
 r388: [103..104]
 r389: [41..42]
 r390: [38..40]
 r393: [36..37]
 r394: [38..39]
 r395: [99..100]
 r396: [91..92]
 r397: [88..90]
 r400: [86..87]
 r401: [88..89]
 r402: [80..81]
 r403: [77..79]
 r406: [75..76]
 r407: [77..78]
 r408: [73..74]
 r409: [65..66]
 r410: [62..64]
 r413: [60..61]
 r414: [62..63]
 r415: [58..59]
 r416: [30..31]
 r417: [27..29]
 r420: [25..26]
 r421: [27..28]
 r422: [52..53]
 r423: [49..51]
 r426: [47..48]
 r427: [49..50]
 r428: [21..24]
 r429: [19..20]
 r430: [15..16]
 r431: [7..8]
 r432: [4..5]
 r433: [1..2]
 r434: [631..632]
 r435: [0..0]
 r436: [605..607]
 r437: [579..581]
 r438: [453..455]
 r439: [477..479]
 r440: [429..431]
 r441: [405..407]
 r442: [536..538]
 r443: [510..512]
 r444: [279..281]
 r445: [303..305]
 r446: [255..257]
 r447: [231..233]
 r448: [362..364]
 r449: [336..338]
 r450: [22..23]
Compressing live ranges: from 635 to 557 - 87%
Ranges after the compression:
 r87: [549..550]
 r88: [547..548]
 r89: [545..546]
 r90: [541..542]
 r91: [539..540]
 r92: [537..538]
 r93: [535..536]
 r94: [531..534]
 r95: [529..532]
 r96: [527..528]
 r97: [523..524]
 r98: [521..522]
 r99: [519..520]
 r100: [515..518]
 r101: [513..514]
 r102: [509..512]
 r103: [507..510]
 r104: [505..506]
 r105: [501..502]
 r106: [499..500]
 r107: [497..498]
 r108: [493..496]
 r109: [489..490]
 r110: [487..488]
 r111: [485..486]
 r112: [381..384]
 r113: [379..382]
 r114: [377..378]
 r115: [373..374]
 r116: [371..372]
 r117: [369..370]
 r118: [365..368]
 r119: [431..432]
 r120: [429..430]
 r121: [425..426]
 r122: [421..424]
 r123: [419..422]
 r124: [417..418]
 r125: [413..414]
 r126: [411..412]
 r127: [409..410]
 r128: [405..408]
 r129: [401..404]
 r130: [399..402]
 r131: [397..398]
 r132: [393..394]
 r133: [391..392]
 r134: [389..390]
 r135: [385..388]
 r136: [483..484]
 r137: [481..482]
 r138: [479..480]
 r139: [475..476]
 r140: [471..474]
 r141: [469..472]
 r142: [467..468]
 r143: [463..464]
 r144: [461..462]
 r145: [459..460]
 r146: [455..458]
 r147: [361..364]
 r148: [359..362]
 r149: [357..358]
 r150: [353..354]
 r151: [351..352]
 r152: [349..350]
 r153: [345..348]
 r154: [453..454]
 r155: [449..452]
 r156: [447..450]
 r157: [445..446]
 r158: [441..442]
 r159: [439..440]
 r160: [437..438]
 r161: [433..436]
 r162: [341..342]
 r163: [339..340]
 r164: [337..338]
 r165: [233..236]
 r166: [231..234]
 r167: [229..230]
 r168: [225..226]
 r169: [223..224]
 r170: [221..222]
 r171: [217..220]
 r172: [283..284]
 r173: [281..282]
 r174: [277..278]
 r175: [273..276]
 r176: [271..274]
 r177: [269..270]
 r178: [265..266]
 r179: [263..264]
 r180: [261..262]
 r181: [257..260]
 r182: [253..256]
 r183: [251..254]
 r184: [249..250]
 r185: [245..246]
 r186: [243..244]
 r187: [241..242]
 r188: [237..240]
 r189: [335..336]
 r190: [333..334]
 r191: [331..332]
 r192: [327..328]
 r193: [323..326]
 r194: [321..324]
 r195: [319..320]
 r196: [315..316]
 r197: [313..314]
 r198: [311..312]
 r199: [307..310]
 r200: [213..216]
 r201: [211..214]
 r202: [209..210]
 r203: [205..206]
 r204: [203..204]
 r205: [201..202]
 r206: [197..200]
 r207: [305..306]
 r208: [301..304]
 r209: [299..302]
 r210: [297..298]
 r211: [293..294]
 r212: [291..292]
 r213: [289..290]
 r214: [285..288]
 r215: [193..194]
 r216: [189..190]
 r217: [137..138]
 r218: [135..136]
 r219: [185..186]
 r220: [183..184]
 r221: [181..182]
 r222: [173..174]
 r223: [171..172]
 r224: [161..162]
 r225: [159..160]
 r226: [157..158]
 r227: [147..148]
 r228: [127..128]
 r229: [125..126]
 r230: [145..146]
 r231: [113..114]
 r232: [109..110]
 r233: [107..108]
 r234: [105..106]
 r235: [101..102]
 r236: [95..96]
 r237: [91..92]
 r238: [39..40]
 r239: [37..38]
 r240: [87..88]
 r241: [85..86]
 r242: [83..84]
 r243: [75..76]
 r244: [73..74]
 r245: [63..64]
 r246: [61..62]
 r247: [59..60]
 r248: [49..50]
 r249: [29..30]
 r250: [27..28]
 r251: [47..48]
 r252: [15..16]
 r253: [11..12]
 r254: [9..10]
 r255: [7..8]
 r256: [3..4]
 r257: [555..556]
 r258: [551..552]
 r259: [543..544]
 r260: [533..534]
 r261: [525..528]
 r262: [525..526]
 r263: [515..516]
 r264: [517..518]
 r265: [511..512]
 r266: [503..506]
 r267: [503..504]
 r268: [493..494]
 r269: [495..496]
 r270: [491..492]
 r271: [427..430]
 r272: [427..428]
 r273: [403..404]
 r274: [395..398]
 r275: [395..396]
 r276: [385..386]
 r277: [387..388]
 r278: [423..424]
 r279: [415..418]
 r280: [415..416]
 r281: [405..406]
 r282: [407..408]
 r283: [383..384]
 r284: [375..378]
 r285: [375..376]
 r286: [365..366]
 r287: [367..368]
 r288: [477..480]
 r289: [477..478]
 r290: [363..364]
 r291: [355..358]
 r292: [355..356]
 r293: [345..346]
 r294: [347..348]
 r295: [473..474]
 r296: [465..468]
 r297: [465..466]
 r298: [455..456]
 r299: [457..458]
 r300: [451..452]
 r301: [443..446]
 r302: [443..444]
 r303: [433..434]
 r304: [435..436]
 r305: [343..344]
 r306: [279..282]
 r307: [279..280]
 r308: [255..256]
 r309: [247..250]
 r310: [247..248]
 r311: [237..238]
 r312: [239..240]
 r313: [275..276]
 r314: [267..270]
 r315: [267..268]
 r316: [257..258]
 r317: [259..260]
 r318: [235..236]
 r319: [227..230]
 r320: [227..228]
 r321: [217..218]
 r322: [219..220]
 r323: [329..332]
 r324: [329..330]
 r325: [215..216]
 r326: [207..210]
 r327: [207..208]
 r328: [197..198]
 r329: [199..200]
 r330: [325..326]
 r331: [317..320]
 r332: [317..318]
 r333: [307..308]
 r334: [309..310]
 r335: [303..304]
 r336: [295..298]
 r337: [295..296]
 r338: [285..286]
 r339: [287..288]
 r340: [195..196]
 r341: [191..192]
 r342: [133..134]
 r343: [131..132]
 r346: [129..130]
 r347: [131..132]
 r348: [187..188]
 r349: [179..180]
 r350: [177..178]
 r353: [175..176]
 r354: [177..178]
 r355: [169..170]
 r356: [167..168]
 r359: [165..166]
 r360: [167..168]
 r361: [163..164]
 r362: [155..156]
 r363: [153..154]
 r366: [151..152]
 r367: [153..154]
 r368: [149..150]
 r369: [123..124]
 r370: [121..122]
 r373: [119..120]
 r374: [121..122]
 r375: [143..144]
 r376: [141..142]
 r379: [139..140]
 r380: [141..142]
 r381: [117..118]
 r382: [115..116]
 r383: [111..112]
 r384: [103..104]
 r385: [101..102]
 r386: [99..100]
 r387: [97..98]
 r388: [93..94]
 r389: [35..36]
 r390: [33..34]
 r393: [31..32]
 r394: [33..34]
 r395: [89..90]
 r396: [81..82]
 r397: [79..80]
 r400: [77..78]
 r401: [79..80]
 r402: [71..72]
 r403: [69..70]
 r406: [67..68]
 r407: [69..70]
 r408: [65..66]
 r409: [57..58]
 r410: [55..56]
 r413: [53..54]
 r414: [55..56]
 r415: [51..52]
 r416: [25..26]
 r417: [23..24]
 r420: [21..22]
 r421: [23..24]
 r422: [45..46]
 r423: [43..44]
 r426: [41..42]
 r427: [43..44]
 r428: [19..20]
 r429: [17..18]
 r430: [13..14]
 r431: [5..6]
 r432: [3..4]
 r433: [1..2]
 r434: [553..554]
 r435: [0..0]
 r436: [529..530]
 r437: [507..508]
 r438: [399..400]
 r439: [419..420]
 r440: [379..380]
 r441: [359..360]
 r442: [469..470]
 r443: [447..448]
 r444: [251..252]
 r445: [271..272]
 r446: [231..232]
 r447: [211..212]
 r448: [321..322]
 r449: [299..300]
 r450: [19..20]

********** Assignment #1: **********

	 Assigning to 436 (cl=GENERAL_REGS, orig=96, freq=3, tfirst=436, tfreq=3)...
	   Assign 1 to reload r436 (freq=3)
	 Assigning to 437 (cl=GENERAL_REGS, orig=104, freq=3, tfirst=437, tfreq=3)...
	   Assign 1 to reload r437 (freq=3)
	 Assigning to 438 (cl=GENERAL_REGS, orig=131, freq=3, tfirst=438, tfreq=3)...
	   Assign 1 to reload r438 (freq=3)
	 Assigning to 439 (cl=GENERAL_REGS, orig=124, freq=3, tfirst=439, tfreq=3)...
	   Assign 1 to reload r439 (freq=3)
	 Assigning to 440 (cl=GENERAL_REGS, orig=114, freq=3, tfirst=440, tfreq=3)...
	   Assign 1 to reload r440 (freq=3)
	 Assigning to 441 (cl=GENERAL_REGS, orig=149, freq=3, tfirst=441, tfreq=3)...
	   Assign 1 to reload r441 (freq=3)
	 Assigning to 442 (cl=GENERAL_REGS, orig=142, freq=3, tfirst=442, tfreq=3)...
	   Assign 1 to reload r442 (freq=3)
	 Assigning to 443 (cl=GENERAL_REGS, orig=157, freq=3, tfirst=443, tfreq=3)...
	   Assign 1 to reload r443 (freq=3)
	 Assigning to 444 (cl=GENERAL_REGS, orig=184, freq=3, tfirst=444, tfreq=3)...
	   Assign 1 to reload r444 (freq=3)
	 Assigning to 445 (cl=GENERAL_REGS, orig=177, freq=3, tfirst=445, tfreq=3)...
	   Assign 1 to reload r445 (freq=3)
	 Assigning to 446 (cl=GENERAL_REGS, orig=167, freq=3, tfirst=446, tfreq=3)...
	   Assign 1 to reload r446 (freq=3)
	 Assigning to 447 (cl=GENERAL_REGS, orig=202, freq=3, tfirst=447, tfreq=3)...
	   Assign 1 to reload r447 (freq=3)
	 Assigning to 448 (cl=GENERAL_REGS, orig=195, freq=3, tfirst=448, tfreq=3)...
	   Assign 1 to reload r448 (freq=3)
	 Assigning to 449 (cl=GENERAL_REGS, orig=210, freq=3, tfirst=449, tfreq=3)...
	   Assign 1 to reload r449 (freq=3)
	 Assigning to 450 (cl=GENERAL_REGS, orig=450, freq=2, tfirst=450, tfreq=2)...
	   Assign 2 to reload r450 (freq=2)
	 Assigning to 434 (cl=INDEX_REGS, orig=434, freq=1, tfirst=434, tfreq=1)...
	   Assign 0 to reload r434 (freq=1)
	 Assigning to 435 (cl=INDEX_REGS, orig=435, freq=1, tfirst=435, tfreq=1)...
	   Assign 0 to reload r435 (freq=1)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=144, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=128, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 35
changing reg in insn 36
changing reg in insn 38
changing reg in insn 39
changing reg in insn 40
changing reg in insn 42
changing reg in insn 43
changing reg in insn 45
changing reg in insn 46
changing reg in insn 47
changing reg in insn 48
changing reg in insn 49
changing reg in insn 57
changing reg in insn 59
changing reg in insn 60
changing reg in insn 62
changing reg in insn 63
changing reg in insn 64
changing reg in insn 64
changing reg in insn 65
changing reg in insn 67
changing reg in insn 68
changing reg in insn 71
changing reg in insn 78
changing reg in insn 79
changing reg in insn 87
changing reg in insn 89
changing reg in insn 90
changing reg in insn 92
changing reg in insn 93
changing reg in insn 94
changing reg in insn 94
changing reg in insn 95
changing reg in insn 97
changing reg in insn 98
changing reg in insn 101
changing reg in insn 112
changing reg in insn 113
changing reg in insn 116
changing reg in insn 117
changing reg in insn 180
changing reg in insn 181
changing reg in insn 189
changing reg in insn 191
changing reg in insn 192
changing reg in insn 194
changing reg in insn 195
changing reg in insn 196
changing reg in insn 196
changing reg in insn 197
changing reg in insn 199
changing reg in insn 200
changing reg in insn 203
changing reg in insn 120
changing reg in insn 121
changing reg in insn 121
changing reg in insn 123
changing reg in insn 124
changing reg in insn 125
changing reg in insn 159
changing reg in insn 161
changing reg in insn 162
changing reg in insn 164
changing reg in insn 165
changing reg in insn 166
changing reg in insn 166
changing reg in insn 167
changing reg in insn 169
changing reg in insn 170
changing reg in insn 173
changing reg in insn 133
changing reg in insn 135
changing reg in insn 136
changing reg in insn 138
changing reg in insn 139
changing reg in insn 140
changing reg in insn 140
changing reg in insn 141
changing reg in insn 143
changing reg in insn 144
changing reg in insn 147
changing reg in insn 210
changing reg in insn 211
changing reg in insn 214
changing reg in insn 215
changing reg in insn 215
changing reg in insn 217
changing reg in insn 218
changing reg in insn 219
changing reg in insn 253
changing reg in insn 255
changing reg in insn 256
changing reg in insn 258
changing reg in insn 259
changing reg in insn 260
changing reg in insn 260
changing reg in insn 261
changing reg in insn 263
changing reg in insn 264
changing reg in insn 267
changing reg in insn 227
changing reg in insn 229
changing reg in insn 230
changing reg in insn 232
changing reg in insn 233
changing reg in insn 234
changing reg in insn 234
changing reg in insn 235
changing reg in insn 237
changing reg in insn 238
changing reg in insn 241
changing reg in insn 274
changing reg in insn 275
changing reg in insn 283
changing reg in insn 285
changing reg in insn 286
changing reg in insn 288
changing reg in insn 289
changing reg in insn 290
changing reg in insn 290
changing reg in insn 291
changing reg in insn 293
changing reg in insn 294
changing reg in insn 297
changing reg in insn 308
changing reg in insn 309
changing reg in insn 312
changing reg in insn 313
changing reg in insn 376
changing reg in insn 377
changing reg in insn 385
changing reg in insn 387
changing reg in insn 388
changing reg in insn 390
changing reg in insn 391
changing reg in insn 392
changing reg in insn 392
changing reg in insn 393
changing reg in insn 395
changing reg in insn 396
changing reg in insn 399
changing reg in insn 316
changing reg in insn 317
changing reg in insn 317
changing reg in insn 319
changing reg in insn 320
changing reg in insn 321
changing reg in insn 355
changing reg in insn 357
changing reg in insn 358
changing reg in insn 360
changing reg in insn 361
changing reg in insn 362
changing reg in insn 362
changing reg in insn 363
changing reg in insn 365
changing reg in insn 366
changing reg in insn 369
changing reg in insn 329
changing reg in insn 331
changing reg in insn 332
changing reg in insn 334
changing reg in insn 335
changing reg in insn 336
changing reg in insn 336
changing reg in insn 337
changing reg in insn 339
changing reg in insn 340
changing reg in insn 343
changing reg in insn 406
changing reg in insn 407
changing reg in insn 410
changing reg in insn 411
changing reg in insn 411
changing reg in insn 413
changing reg in insn 414
changing reg in insn 415
changing reg in insn 449
changing reg in insn 451
changing reg in insn 452
changing reg in insn 454
changing reg in insn 455
changing reg in insn 456
changing reg in insn 456
changing reg in insn 457
changing reg in insn 459
changing reg in insn 460
changing reg in insn 463
changing reg in insn 423
changing reg in insn 425
changing reg in insn 426
changing reg in insn 428
changing reg in insn 429
changing reg in insn 430
changing reg in insn 430
changing reg in insn 431
changing reg in insn 433
changing reg in insn 434
changing reg in insn 437
changing reg in insn 470
changing reg in insn 471
changing reg in insn 479
changing reg in insn 481
changing reg in insn 482
changing reg in insn 484
changing reg in insn 485
changing reg in insn 486
changing reg in insn 486
changing reg in insn 487
changing reg in insn 489
changing reg in insn 490
changing reg in insn 493
changing reg in insn 511
changing reg in insn 512
changing reg in insn 519
changing reg in insn 520
changing reg in insn 523
changing reg in insn 524
changing reg in insn 524
changing reg in insn 525
changing reg in insn 541
changing reg in insn 542
changing reg in insn 545
changing reg in insn 546
changing reg in insn 546
changing reg in insn 547
changing reg in insn 559
changing reg in insn 560
changing reg in insn 560
changing reg in insn 561
changing reg in insn 579
changing reg in insn 580
changing reg in insn 583
changing reg in insn 584
changing reg in insn 584
changing reg in insn 585
changing reg in insn 601
changing reg in insn 602
changing reg in insn 605
changing reg in insn 606
changing reg in insn 606
changing reg in insn 607
changing reg in insn 619
changing reg in insn 620
changing reg in insn 635
changing reg in insn 636
changing reg in insn 640
changing reg in insn 642
changing reg in insn 644
changing reg in insn 645
changing reg in insn 647
changing reg in insn 648
changing reg in insn 652
changing reg in insn 655
changing reg in insn 679
changing reg in insn 680
changing reg in insn 687
changing reg in insn 688
changing reg in insn 691
changing reg in insn 692
changing reg in insn 692
changing reg in insn 693
changing reg in insn 709
changing reg in insn 710
changing reg in insn 713
changing reg in insn 714
changing reg in insn 714
changing reg in insn 715
changing reg in insn 727
changing reg in insn 728
changing reg in insn 728
changing reg in insn 729
changing reg in insn 747
changing reg in insn 748
changing reg in insn 751
changing reg in insn 752
changing reg in insn 752
changing reg in insn 753
changing reg in insn 769
changing reg in insn 770
changing reg in insn 773
changing reg in insn 774
changing reg in insn 774
changing reg in insn 775
changing reg in insn 787
changing reg in insn 788
changing reg in insn 805
changing reg in insn 806
changing reg in insn 810
changing reg in insn 812
changing reg in insn 814
changing reg in insn 815
changing reg in insn 817
changing reg in insn 818
changing reg in insn 822
changing reg in insn 825
changing reg in insn 3
changing reg in insn 34
changing reg in insn 35
changing reg in insn 41
changing reg in insn 42
changing reg in insn 58
changing reg in insn 59
changing reg in insn 61
changing reg in insn 63
changing reg in insn 62
changing reg in insn 63
changing reg in insn 70
changing reg in insn 71
changing reg in insn 69
changing reg in insn 70
changing reg in insn 88
changing reg in insn 89
changing reg in insn 91
changing reg in insn 93
changing reg in insn 92
changing reg in insn 93
changing reg in insn 100
changing reg in insn 101
changing reg in insn 99
changing reg in insn 100
changing reg in insn 108
changing reg in insn 110
changing reg in insn 122
changing reg in insn 124
changing reg in insn 123
changing reg in insn 124
changing reg in insn 134
changing reg in insn 135
changing reg in insn 137
changing reg in insn 139
changing reg in insn 138
changing reg in insn 139
changing reg in insn 146
changing reg in insn 147
changing reg in insn 145
changing reg in insn 146
changing reg in insn 160
changing reg in insn 161
changing reg in insn 163
changing reg in insn 165
changing reg in insn 164
changing reg in insn 165
changing reg in insn 172
changing reg in insn 173
changing reg in insn 171
changing reg in insn 172
changing reg in insn 190
changing reg in insn 191
changing reg in insn 193
changing reg in insn 195
changing reg in insn 194
changing reg in insn 195
changing reg in insn 202
changing reg in insn 203
changing reg in insn 201
changing reg in insn 202
changing reg in insn 216
changing reg in insn 218
changing reg in insn 217
changing reg in insn 218
changing reg in insn 228
changing reg in insn 229
changing reg in insn 231
changing reg in insn 233
changing reg in insn 232
changing reg in insn 233
changing reg in insn 240
changing reg in insn 241
changing reg in insn 239
changing reg in insn 240
changing reg in insn 254
changing reg in insn 255
changing reg in insn 257
changing reg in insn 259
changing reg in insn 258
changing reg in insn 259
changing reg in insn 266
changing reg in insn 267
changing reg in insn 265
changing reg in insn 266
changing reg in insn 284
changing reg in insn 285
changing reg in insn 287
changing reg in insn 289
changing reg in insn 288
changing reg in insn 289
changing reg in insn 296
changing reg in insn 297
changing reg in insn 295
changing reg in insn 296
changing reg in insn 304
changing reg in insn 306
changing reg in insn 318
changing reg in insn 320
changing reg in insn 319
changing reg in insn 320
changing reg in insn 330
changing reg in insn 331
changing reg in insn 333
changing reg in insn 335
changing reg in insn 334
changing reg in insn 335
changing reg in insn 342
changing reg in insn 343
changing reg in insn 341
changing reg in insn 342
changing reg in insn 356
changing reg in insn 357
changing reg in insn 359
changing reg in insn 361
changing reg in insn 360
changing reg in insn 361
changing reg in insn 368
changing reg in insn 369
changing reg in insn 367
changing reg in insn 368
changing reg in insn 386
changing reg in insn 387
changing reg in insn 389
changing reg in insn 391
changing reg in insn 390
changing reg in insn 391
changing reg in insn 398
changing reg in insn 399
changing reg in insn 397
changing reg in insn 398
changing reg in insn 412
changing reg in insn 414
changing reg in insn 413
changing reg in insn 414
changing reg in insn 424
changing reg in insn 425
changing reg in insn 427
changing reg in insn 429
changing reg in insn 428
changing reg in insn 429
changing reg in insn 436
changing reg in insn 437
changing reg in insn 435
changing reg in insn 436
changing reg in insn 450
changing reg in insn 451
changing reg in insn 453
changing reg in insn 455
changing reg in insn 454
changing reg in insn 455
changing reg in insn 462
changing reg in insn 463
changing reg in insn 461
changing reg in insn 462
changing reg in insn 480
changing reg in insn 481
changing reg in insn 483
changing reg in insn 485
changing reg in insn 484
changing reg in insn 485
changing reg in insn 492
changing reg in insn 493
changing reg in insn 491
changing reg in insn 492
changing reg in insn 507
changing reg in insn 509
changing reg in insn 515
changing reg in insn 517
changing reg in insn 525
changing reg in insn 526
changing reg in insn 526
changing reg in insn 531
changing reg in insn 531
changing reg in insn 532
changing reg in insn 530
changing reg in insn 537
changing reg in insn 539
changing reg in insn 547
changing reg in insn 548
changing reg in insn 548
changing reg in insn 553
changing reg in insn 553
changing reg in insn 554
changing reg in insn 552
changing reg in insn 561
changing reg in insn 562
changing reg in insn 562
changing reg in insn 567
changing reg in insn 567
changing reg in insn 568
changing reg in insn 566
changing reg in insn 575
changing reg in insn 577
changing reg in insn 585
changing reg in insn 586
changing reg in insn 586
changing reg in insn 591
changing reg in insn 591
changing reg in insn 592
changing reg in insn 590
changing reg in insn 597
changing reg in insn 599
changing reg in insn 607
changing reg in insn 608
changing reg in insn 608
changing reg in insn 613
changing reg in insn 613
changing reg in insn 614
changing reg in insn 612
changing reg in insn 620
changing reg in insn 621
changing reg in insn 621
changing reg in insn 626
changing reg in insn 626
changing reg in insn 627
changing reg in insn 625
changing reg in insn 630
changing reg in insn 633
changing reg in insn 632
changing reg in insn 631
changing reg in insn 634
changing reg in insn 635
changing reg in insn 639
changing reg in insn 640
changing reg in insn 651
changing reg in insn 652
changing reg in insn 653
changing reg in insn 654
changing reg in insn 662
changing reg in insn 663
changing reg in insn 675
changing reg in insn 677
changing reg in insn 683
changing reg in insn 685
changing reg in insn 693
changing reg in insn 694
changing reg in insn 694
changing reg in insn 699
changing reg in insn 699
changing reg in insn 700
changing reg in insn 698
changing reg in insn 705
changing reg in insn 707
changing reg in insn 715
changing reg in insn 716
changing reg in insn 716
changing reg in insn 721
changing reg in insn 721
changing reg in insn 722
changing reg in insn 720
changing reg in insn 729
changing reg in insn 730
changing reg in insn 730
changing reg in insn 735
changing reg in insn 735
changing reg in insn 736
changing reg in insn 734
changing reg in insn 743
changing reg in insn 745
changing reg in insn 753
changing reg in insn 754
changing reg in insn 754
changing reg in insn 759
changing reg in insn 759
changing reg in insn 760
changing reg in insn 758
changing reg in insn 765
changing reg in insn 767
changing reg in insn 775
changing reg in insn 776
changing reg in insn 776
changing reg in insn 781
changing reg in insn 781
changing reg in insn 782
changing reg in insn 780
changing reg in insn 788
changing reg in insn 789
changing reg in insn 789
changing reg in insn 794
changing reg in insn 794
changing reg in insn 795
changing reg in insn 793
changing reg in insn 798
changing reg in insn 800
changing reg in insn 799
changing reg in insn 804
changing reg in insn 805
changing reg in insn 809
changing reg in insn 810
changing reg in insn 821
changing reg in insn 822
changing reg in insn 823
changing reg in insn 824
changing reg in insn 832
changing reg in insn 833
changing reg in insn 7
changing reg in insn 838
deleting insn with uid = 38.
deleting insn with uid = 45.
deleting insn with uid = 900.
deleting insn with uid = 67.
deleting insn with uid = 902.
deleting insn with uid = 97.
deleting insn with uid = 112.
deleting insn with uid = 904.
deleting insn with uid = 143.
deleting insn with uid = 906.
deleting insn with uid = 169.
deleting insn with uid = 908.
deleting insn with uid = 199.
deleting insn with uid = 910.
deleting insn with uid = 237.
deleting insn with uid = 912.
deleting insn with uid = 263.
deleting insn with uid = 914.
deleting insn with uid = 293.
deleting insn with uid = 308.
deleting insn with uid = 916.
deleting insn with uid = 339.
deleting insn with uid = 918.
deleting insn with uid = 365.
deleting insn with uid = 920.
deleting insn with uid = 395.
deleting insn with uid = 922.
deleting insn with uid = 433.
deleting insn with uid = 924.
deleting insn with uid = 459.
deleting insn with uid = 926.
deleting insn with uid = 489.
deleting insn with uid = 511.
deleting insn with uid = 519.
deleting insn with uid = 541.
deleting insn with uid = 579.
deleting insn with uid = 601.
deleting insn with uid = 644.
deleting insn with uid = 679.
deleting insn with uid = 687.
deleting insn with uid = 709.
deleting insn with uid = 747.
deleting insn with uid = 769.
deleting insn with uid = 814.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 37.
verify found no changes in insn with uid = 44.
verify found no changes in insn with uid = 66.
verify found no changes in insn with uid = 96.
verify found no changes in insn with uid = 111.
verify found no changes in insn with uid = 142.
verify found no changes in insn with uid = 168.
verify found no changes in insn with uid = 198.
verify found no changes in insn with uid = 236.
verify found no changes in insn with uid = 262.
verify found no changes in insn with uid = 292.
verify found no changes in insn with uid = 307.
verify found no changes in insn with uid = 338.
verify found no changes in insn with uid = 364.
verify found no changes in insn with uid = 394.
verify found no changes in insn with uid = 432.
verify found no changes in insn with uid = 458.
verify found no changes in insn with uid = 488.
verify found no changes in insn with uid = 510.
verify found no changes in insn with uid = 518.
verify found no changes in insn with uid = 540.
verify found no changes in insn with uid = 578.
verify found no changes in insn with uid = 600.
verify found no changes in insn with uid = 643.
verify found no changes in insn with uid = 656.
verify found no changes in insn with uid = 664.
verify found no changes in insn with uid = 678.
verify found no changes in insn with uid = 686.
verify found no changes in insn with uid = 708.
verify found no changes in insn with uid = 746.
verify found no changes in insn with uid = 768.
verify found no changes in insn with uid = 813.
verify found no changes in insn with uid = 826.
verify found no changes in insn with uid = 834.
verify found no changes in insn with uid = 840.


void check_outfile(IOFiles*, bool, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={271d,266u} r1={110d,75u,12e} r2={37d,1u} r4={52d,17u} r5={70d,35u} r6={1d,349u} r7={1d,135u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r17={190d,54u} r18={35d} r19={35d} r20={1d,1u,20e} r21={36d} r22={36d} r23={36d} r24={36d} r25={36d} r26={36d} r27={36d} r28={36d} r29={35d} r30={35d} r31={35d} r32={35d} r33={35d} r34={35d} r35={35d} r36={35d} r37={36d} r38={36d} r39={35d} r40={35d} r45={35d} r46={35d} r47={35d} r48={35d} r49={35d} r50={35d} r51={35d} r52={35d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} 
;;    total ref usage 4018{3053d,933u,32e} in 616{581 regular + 35 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 90 91 92 93 257 258 259
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
        (reg:DI 5 di [ io_filenames ])) sim2fitman_sup.cpp:482 89 {*movdi_internal}
     (nil))
(insn 3 2 5 2 (set (reg:SI 0 ax [257])
        (reg:SI 4 si [ overwrite ])) sim2fitman_sup.cpp:482 90 {*movsi_internal}
     (nil))
(insn 5 3 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 s_u_out+0 S4 A32])
        (reg:SI 1 dx [ s_u_out ])) sim2fitman_sup.cpp:482 90 {*movsi_internal}
     (nil))
(insn 4 5 6 2 (set (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -124 [0xffffffffffffff84])) [0 overwrite+0 S1 A32])
        (reg:QI 0 ax [257])) sim2fitman_sup.cpp:482 93 {*movqi_internal}
     (nil))
(note 6 4 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 6 10 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.6580+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (reg:DI 0 ax [434])
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:482 986 {stack_tls_protect_set_di}
     (nil))
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 found_extension+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:483 90 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 sup_ext+0 S1 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:486 93 {*movqi_internal}
     (nil))
(insn 12 11 13 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -63 [0xffffffffffffffc1])) [0 sup_ext+1 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:486 93 {*movqi_internal}
     (nil))
(insn 13 12 14 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -62 [0xffffffffffffffc2])) [0 sup_ext+2 S1 A16])
        (const_int 0 [0])) sim2fitman_sup.cpp:486 93 {*movqi_internal}
     (nil))
(insn 14 13 15 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -61 [0xffffffffffffffc3])) [0 sup_ext+3 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:486 93 {*movqi_internal}
     (nil))
(insn 15 14 16 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [0 sup_ext+4 S1 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:486 93 {*movqi_internal}
     (nil))
(insn 16 15 17 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 sup_suf+0 S1 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:487 93 {*movqi_internal}
     (nil))
(insn 17 16 18 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -47 [0xffffffffffffffd1])) [0 sup_suf+1 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:487 93 {*movqi_internal}
     (nil))
(insn 18 17 19 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -46 [0xffffffffffffffd2])) [0 sup_suf+2 S1 A16])
        (const_int 0 [0])) sim2fitman_sup.cpp:487 93 {*movqi_internal}
     (nil))
(insn 19 18 20 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -45 [0xffffffffffffffd3])) [0 sup_suf+3 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:487 93 {*movqi_internal}
     (nil))
(insn 20 19 21 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 sup_suf+4 S1 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:487 93 {*movqi_internal}
     (nil))
(insn 21 20 22 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 uns_ext+0 S1 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:488 93 {*movqi_internal}
     (nil))
(insn 22 21 23 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -31 [0xffffffffffffffe1])) [0 uns_ext+1 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:488 93 {*movqi_internal}
     (nil))
(insn 23 22 24 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -30 [0xffffffffffffffe2])) [0 uns_ext+2 S1 A16])
        (const_int 0 [0])) sim2fitman_sup.cpp:488 93 {*movqi_internal}
     (nil))
(insn 24 23 25 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -29 [0xffffffffffffffe3])) [0 uns_ext+3 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:488 93 {*movqi_internal}
     (nil))
(insn 25 24 26 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 uns_ext+4 S1 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:488 93 {*movqi_internal}
     (nil))
(insn 26 25 27 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 uns_suf+0 S1 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:489 93 {*movqi_internal}
     (nil))
(insn 27 26 28 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -15 [0xfffffffffffffff1])) [0 uns_suf+1 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:489 93 {*movqi_internal}
     (nil))
(insn 28 27 29 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -14 [0xfffffffffffffff2])) [0 uns_suf+2 S1 A16])
        (const_int 0 [0])) sim2fitman_sup.cpp:489 93 {*movqi_internal}
     (nil))
(insn 29 28 30 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -13 [0xfffffffffffffff3])) [0 uns_suf+3 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:489 93 {*movqi_internal}
     (nil))
(insn 30 29 31 2 (set (mem/j/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 uns_suf+4 S1 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:489 93 {*movqi_internal}
     (nil))
(insn 31 30 32 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:491 90 {*movsi_internal}
     (nil))
(insn 32 31 33 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:491 90 {*movsi_internal}
     (nil))
(insn 33 32 34 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 check_file+0 S8 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:494 89 {*movdi_internal}
     (nil))
(insn 34 33 35 2 (set (reg/f:DI 0 ax [258])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:496 89 {*movdi_internal}
     (nil))
(insn 35 34 36 2 (parallel [
            (set (reg/f:DI 0 ax [orig:87 D.6574 ] [87])
                (plus:DI (reg/f:DI 0 ax [258])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:496 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (const_int 512 [0x200]))
        (nil)))
(insn 36 35 37 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:87 D.6574 ] [87])) sim2fitman_sup.cpp:496 89 {*movdi_internal}
     (nil))
(call_insn/i 37 36 39 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x7f2bf2a6c0d8 strlen>) [0 __builtin_strlen S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:496 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 39 37 40 2 (set (reg:SI 0 ax [orig:89 D.6576 ] [89])
        (reg:SI 0 ax [orig:88 D.6575 ] [88])) sim2fitman_sup.cpp:496 90 {*movsi_internal}
     (nil))
(insn 40 39 41 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])
        (reg:SI 0 ax [orig:89 D.6576 ] [89])) sim2fitman_sup.cpp:496 90 {*movsi_internal}
     (nil))
(insn 41 40 42 2 (set (reg/f:DI 0 ax [259])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:497 89 {*movdi_internal}
     (nil))
(insn 42 41 43 2 (parallel [
            (set (reg/f:DI 0 ax [orig:90 D.6574 ] [90])
                (plus:DI (reg/f:DI 0 ax [259])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:497 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (const_int 768 [0x300]))
        (nil)))
(insn 43 42 44 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:90 D.6574 ] [90])) sim2fitman_sup.cpp:497 89 {*movdi_internal}
     (nil))
(call_insn/i 44 43 46 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x7f2bf2a6c0d8 strlen>) [0 __builtin_strlen S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:497 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 46 44 47 2 (set (reg:SI 0 ax [orig:92 D.6576 ] [92])
        (reg:SI 0 ax [orig:91 D.6575 ] [91])) sim2fitman_sup.cpp:497 90 {*movsi_internal}
     (nil))
(insn 47 46 48 2 (set (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])
        (reg:SI 0 ax [orig:92 D.6576 ] [92])) sim2fitman_sup.cpp:497 90 {*movsi_internal}
     (nil))
(insn 48 47 49 2 (set (reg:SI 0 ax [orig:93 D.6576 ] [93])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:499 90 {*movsi_internal}
     (nil))
(insn 49 48 50 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:93 D.6576 ] [93])
            (const_int 4 [0x4]))) sim2fitman_sup.cpp:499 7 {*cmpsi_1}
     (nil))
(jump_insn 50 49 51 2 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) sim2fitman_sup.cpp:499 612 {*jcc_1}
     (nil)
 -> 76)
;;  succ:       3 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 51 50 52 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 73 3 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:500 90 {*movsi_internal}
     (nil))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;;              5 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 73 52 53 4 78 "" [1 uses])
(note 53 73 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 3 [0x3]))) sim2fitman_sup.cpp:500 7 {*cmpsi_1}
     (nil))
(jump_insn 55 54 56 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) sim2fitman_sup.cpp:500 612 {*jcc_1}
     (nil)
 -> 76)
;;  succ:       6
;;              5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 94 95 96 97 98 99 100 260 261 262 263 264
(note 56 55 57 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 5 (set (reg:SI 1 dx [orig:94 D.6576 ] [94])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:501 90 {*movsi_internal}
     (nil))
(insn 58 57 59 5 (set (reg:SI 0 ax [260])
        (const_int 4 [0x4])) sim2fitman_sup.cpp:501 90 {*movsi_internal}
     (nil))
(insn 59 58 60 5 (parallel [
            (set (reg:SI 0 ax [orig:95 D.6576 ] [95])
                (minus:SI (reg:SI 0 ax [260])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:501 260 {*subsi_1}
     (nil))
(insn 60 59 901 5 (parallel [
            (set (reg:SI 1 dx [orig:96 D.6576 ] [96])
                (minus:SI (reg:SI 1 dx [orig:96 D.6576 ] [96])
                    (reg:SI 0 ax [orig:95 D.6576 ] [95])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:501 260 {*subsi_1}
     (nil))
(insn 901 60 61 5 (set (reg:SI 0 ax [orig:96 D.6576 ] [96])
        (reg:SI 1 dx [orig:96 D.6576 ] [96])) sim2fitman_sup.cpp:501 90 {*movsi_internal}
     (nil))
(insn 61 901 62 5 (set (reg/f:DI 1 dx [261])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:501 89 {*movdi_internal}
     (nil))
(insn 62 61 63 5 (set (reg:DI 0 ax [262])
        (sign_extend:DI (reg:SI 0 ax [orig:96 D.6576 ] [96]))) sim2fitman_sup.cpp:501 142 {*extendsidi2_rex64}
     (nil))
(insn 63 62 64 5 (set (reg:QI 0 ax [orig:97 D.6577 ] [97])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [261])
                    (reg:DI 0 ax [262]))
                (const_int 512 [0x200])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:501 93 {*movqi_internal}
     (nil))
(insn 64 63 65 5 (set (reg:SI 0 ax [orig:98 D.6576 ] [98])
        (sign_extend:SI (reg:QI 0 ax [orig:97 D.6577 ] [97]))) sim2fitman_sup.cpp:501 148 {extendqisi2}
     (nil))
(insn 65 64 66 5 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:98 D.6576 ] [98])) sim2fitman_sup.cpp:501 90 {*movsi_internal}
     (nil))
(call_insn/i 66 65 68 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:501 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 68 66 69 5 (set (reg:QI 1 dx [orig:100 D.6577 ] [100])
        (reg:QI 0 ax [orig:99 D.6576 ] [99])) sim2fitman_sup.cpp:501 93 {*movqi_internal}
     (nil))
(insn 69 68 70 5 (set (reg:SI 0 ax [264])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:501 90 {*movsi_internal}
     (nil))
(insn 70 69 71 5 (set (reg:DI 0 ax [263])
        (sign_extend:DI (reg:SI 0 ax [264]))) sim2fitman_sup.cpp:501 142 {*extendsidi2_rex64}
     (nil))
(insn 71 70 72 5 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [263]))
                (const_int -64 [0xffffffffffffffc0])) [0 sup_ext S1 A8])
        (reg:QI 1 dx [orig:100 D.6577 ] [100])) sim2fitman_sup.cpp:501 93 {*movqi_internal}
     (nil))
(insn 72 71 846 5 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:500 217 {*addsi_1}
     (nil))
(jump_insn 846 72 847 5 (set (pc)
        (label_ref 73)) sim2fitman_sup.cpp:500 654 {jump}
     (nil)
 -> 73)
;;  succ:       4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 847 846 76)
;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 101
(code_label 76 847 77 6 77 "" [2 uses])
(note 77 76 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 6 (set (reg:SI 0 ax [orig:101 D.6576 ] [101])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:505 90 {*movsi_internal}
     (nil))
(insn 79 78 80 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:101 D.6576 ] [101])
            (const_int 4 [0x4]))) sim2fitman_sup.cpp:505 7 {*cmpsi_1}
     (nil))
(jump_insn 80 79 81 6 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) sim2fitman_sup.cpp:505 612 {*jcc_1}
     (nil)
 -> 106)
;;  succ:       7 (FALLTHRU)
;;              10
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 81 80 82 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 82 81 103 7 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:506 90 {*movsi_internal}
     (nil))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;;              9 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 103 82 83 8 80 "" [1 uses])
(note 83 103 84 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 8 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 3 [0x3]))) sim2fitman_sup.cpp:506 7 {*cmpsi_1}
     (nil))
(jump_insn 85 84 86 8 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) sim2fitman_sup.cpp:506 612 {*jcc_1}
     (nil)
 -> 106)
;;  succ:       10
;;              9 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 104 105 106 107 108 265 266 267 268 269
(note 86 85 87 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 9 (set (reg:SI 1 dx [orig:102 D.6576 ] [102])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:507 90 {*movsi_internal}
     (nil))
(insn 88 87 89 9 (set (reg:SI 0 ax [265])
        (const_int 4 [0x4])) sim2fitman_sup.cpp:507 90 {*movsi_internal}
     (nil))
(insn 89 88 90 9 (parallel [
            (set (reg:SI 0 ax [orig:103 D.6576 ] [103])
                (minus:SI (reg:SI 0 ax [265])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:507 260 {*subsi_1}
     (nil))
(insn 90 89 903 9 (parallel [
            (set (reg:SI 1 dx [orig:104 D.6576 ] [104])
                (minus:SI (reg:SI 1 dx [orig:104 D.6576 ] [104])
                    (reg:SI 0 ax [orig:103 D.6576 ] [103])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:507 260 {*subsi_1}
     (nil))
(insn 903 90 91 9 (set (reg:SI 0 ax [orig:104 D.6576 ] [104])
        (reg:SI 1 dx [orig:104 D.6576 ] [104])) sim2fitman_sup.cpp:507 90 {*movsi_internal}
     (nil))
(insn 91 903 92 9 (set (reg/f:DI 1 dx [266])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:507 89 {*movdi_internal}
     (nil))
(insn 92 91 93 9 (set (reg:DI 0 ax [267])
        (sign_extend:DI (reg:SI 0 ax [orig:104 D.6576 ] [104]))) sim2fitman_sup.cpp:507 142 {*extendsidi2_rex64}
     (nil))
(insn 93 92 94 9 (set (reg:QI 0 ax [orig:105 D.6577 ] [105])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [266])
                    (reg:DI 0 ax [267]))
                (const_int 768 [0x300])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:507 93 {*movqi_internal}
     (nil))
(insn 94 93 95 9 (set (reg:SI 0 ax [orig:106 D.6576 ] [106])
        (sign_extend:SI (reg:QI 0 ax [orig:105 D.6577 ] [105]))) sim2fitman_sup.cpp:507 148 {extendqisi2}
     (nil))
(insn 95 94 96 9 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:106 D.6576 ] [106])) sim2fitman_sup.cpp:507 90 {*movsi_internal}
     (nil))
(call_insn/i 96 95 98 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:507 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 98 96 99 9 (set (reg:QI 1 dx [orig:108 D.6577 ] [108])
        (reg:QI 0 ax [orig:107 D.6576 ] [107])) sim2fitman_sup.cpp:507 93 {*movqi_internal}
     (nil))
(insn 99 98 100 9 (set (reg:SI 0 ax [269])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:507 90 {*movsi_internal}
     (nil))
(insn 100 99 101 9 (set (reg:DI 0 ax [268])
        (sign_extend:DI (reg:SI 0 ax [269]))) sim2fitman_sup.cpp:507 142 {*extendsidi2_rex64}
     (nil))
(insn 101 100 102 9 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [268]))
                (const_int -32 [0xffffffffffffffe0])) [0 uns_ext S1 A8])
        (reg:QI 1 dx [orig:108 D.6577 ] [108])) sim2fitman_sup.cpp:507 93 {*movqi_internal}
     (nil))
(insn 102 101 848 9 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:506 217 {*addsi_1}
     (nil))
(jump_insn 848 102 849 9 (set (pc)
        (label_ref 103)) sim2fitman_sup.cpp:506 654 {jump}
     (nil)
 -> 103)
;;  succ:       8 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 849 848 106)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6
;;              8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 109 270
(code_label 106 849 107 10 79 "" [2 uses])
(note 107 106 108 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 109 10 (parallel [
            (set (reg:DI 0 ax [270])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:512 218 {*adddi_1}
     (nil))
(insn 109 108 110 10 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC52") [flags 0x2]  <var_decl 0x7f2bf25ce630 *.LC52>)) sim2fitman_sup.cpp:512 89 {*movdi_internal}
     (nil))
(insn 110 109 111 10 (set (reg:DI 5 di)
        (reg:DI 0 ax [270])) sim2fitman_sup.cpp:512 89 {*movdi_internal}
     (nil))
(call_insn/i 111 110 113 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:512 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 113 111 114 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:109 D.6576 ] [109])
            (const_int 0 [0]))) sim2fitman_sup.cpp:512 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 114 113 115 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 208)
            (pc))) sim2fitman_sup.cpp:512 612 {*jcc_1}
     (nil)
 -> 208)
;;  succ:       11 (FALLTHRU)
;;              23
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 110
(note 115 114 116 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 117 11 (set (reg:SI 0 ax [orig:110 D.6576 ] [110])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:513 90 {*movsi_internal}
     (nil))
(insn 117 116 118 11 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:110 D.6576 ] [110])
            (const_int 8 [0x8]))) sim2fitman_sup.cpp:513 7 {*cmpsi_1}
     (nil))
(jump_insn 118 117 119 11 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 178)
            (pc))) sim2fitman_sup.cpp:513 612 {*jcc_1}
     (nil)
 -> 178)
;;  succ:       12 (FALLTHRU)
;;              19
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 119 120 121 271 272
(note 119 118 120 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 120 119 121 12 (set (reg:SI 0 ax [orig:119 D.6576 ] [119])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:514 90 {*movsi_internal}
     (nil))
(insn 121 120 122 12 (parallel [
            (set (reg:SI 0 ax [orig:120 D.6576 ] [120])
                (plus:SI (reg:SI 0 ax [orig:119 D.6576 ] [119])
                    (const_int -6 [0xfffffffffffffffa])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:514 217 {*addsi_1}
     (nil))
(insn 122 121 123 12 (set (reg/f:DI 1 dx [271])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:514 89 {*movdi_internal}
     (nil))
(insn 123 122 124 12 (set (reg:DI 0 ax [272])
        (sign_extend:DI (reg:SI 0 ax [orig:120 D.6576 ] [120]))) sim2fitman_sup.cpp:514 142 {*extendsidi2_rex64}
     (nil))
(insn 124 123 125 12 (set (reg:QI 0 ax [orig:121 D.6577 ] [121])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [271])
                    (reg:DI 0 ax [272]))
                (const_int 512 [0x200])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:514 93 {*movqi_internal}
     (nil))
(insn 125 124 126 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:121 D.6577 ] [121])
            (const_int 95 [0x5f]))) sim2fitman_sup.cpp:514 5 {*cmpqi_1}
     (nil))
(jump_insn 126 125 127 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 152)
            (pc))) sim2fitman_sup.cpp:514 612 {*jcc_1}
     (nil)
 -> 152)
;;  succ:       13 (FALLTHRU)
;;              16
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 127 126 128 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 149 13 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:516 90 {*movsi_internal}
     (nil))
;;  succ:       14 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;;              15 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 149 128 129 14 85 "" [1 uses])
(note 129 149 130 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 130 129 131 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:516 7 {*cmpsi_1}
     (nil))
(jump_insn 131 130 132 14 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) sim2fitman_sup.cpp:516 612 {*jcc_1}
     (nil)
 -> 302)
;;  succ:       35
;;              15 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 129 130 131 132 133 134 135 273 274 275 276 277
(note 132 131 133 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 133 132 134 15 (set (reg:SI 1 dx [orig:129 D.6576 ] [129])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:517 90 {*movsi_internal}
     (nil))
(insn 134 133 135 15 (set (reg:SI 0 ax [273])
        (const_int 6 [0x6])) sim2fitman_sup.cpp:517 90 {*movsi_internal}
     (nil))
(insn 135 134 136 15 (parallel [
            (set (reg:SI 0 ax [orig:130 D.6576 ] [130])
                (minus:SI (reg:SI 0 ax [273])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:517 260 {*subsi_1}
     (nil))
(insn 136 135 905 15 (parallel [
            (set (reg:SI 1 dx [orig:131 D.6576 ] [131])
                (minus:SI (reg:SI 1 dx [orig:131 D.6576 ] [131])
                    (reg:SI 0 ax [orig:130 D.6576 ] [130])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:517 260 {*subsi_1}
     (nil))
(insn 905 136 137 15 (set (reg:SI 0 ax [orig:131 D.6576 ] [131])
        (reg:SI 1 dx [orig:131 D.6576 ] [131])) sim2fitman_sup.cpp:517 90 {*movsi_internal}
     (nil))
(insn 137 905 138 15 (set (reg/f:DI 1 dx [274])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:517 89 {*movdi_internal}
     (nil))
(insn 138 137 139 15 (set (reg:DI 0 ax [275])
        (sign_extend:DI (reg:SI 0 ax [orig:131 D.6576 ] [131]))) sim2fitman_sup.cpp:517 142 {*extendsidi2_rex64}
     (nil))
(insn 139 138 140 15 (set (reg:QI 0 ax [orig:132 D.6577 ] [132])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [274])
                    (reg:DI 0 ax [275]))
                (const_int 512 [0x200])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:517 93 {*movqi_internal}
     (nil))
(insn 140 139 141 15 (set (reg:SI 0 ax [orig:133 D.6576 ] [133])
        (sign_extend:SI (reg:QI 0 ax [orig:132 D.6577 ] [132]))) sim2fitman_sup.cpp:517 148 {extendqisi2}
     (nil))
(insn 141 140 142 15 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:133 D.6576 ] [133])) sim2fitman_sup.cpp:517 90 {*movsi_internal}
     (nil))
(call_insn/i 142 141 144 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:517 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 144 142 145 15 (set (reg:QI 1 dx [orig:135 D.6577 ] [135])
        (reg:QI 0 ax [orig:134 D.6576 ] [134])) sim2fitman_sup.cpp:517 93 {*movqi_internal}
     (nil))
(insn 145 144 146 15 (set (reg:SI 0 ax [277])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:517 90 {*movsi_internal}
     (nil))
(insn 146 145 147 15 (set (reg:DI 0 ax [276])
        (sign_extend:DI (reg:SI 0 ax [277]))) sim2fitman_sup.cpp:517 142 {*extendsidi2_rex64}
     (nil))
(insn 147 146 148 15 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [276]))
                (const_int -48 [0xffffffffffffffd0])) [0 sup_suf S1 A8])
        (reg:QI 1 dx [orig:135 D.6577 ] [135])) sim2fitman_sup.cpp:517 93 {*movqi_internal}
     (nil))
(insn 148 147 850 15 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:516 217 {*addsi_1}
     (nil))
(jump_insn 850 148 851 15 (set (pc)
        (label_ref 149)) sim2fitman_sup.cpp:516 654 {jump}
     (nil)
 -> 149)
;;  succ:       14 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 851 850 152)
;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 152 851 153 16 83 "" [1 uses])
(note 153 152 154 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 154 153 175 16 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:521 90 {*movsi_internal}
     (nil))
;;  succ:       17 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;;              18 [100.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 175 154 155 17 86 "" [1 uses])
(note 155 175 156 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 157 17 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 3 [0x3]))) sim2fitman_sup.cpp:521 7 {*cmpsi_1}
     (nil))
(jump_insn 157 156 158 17 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) sim2fitman_sup.cpp:521 612 {*jcc_1}
     (nil)
 -> 302)
;;  succ:       35
;;              18 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 122 123 124 125 126 127 128 278 279 280 281 282
(note 158 157 159 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 159 158 160 18 (set (reg:SI 1 dx [orig:122 D.6576 ] [122])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:522 90 {*movsi_internal}
     (nil))
(insn 160 159 161 18 (set (reg:SI 0 ax [278])
        (const_int 8 [0x8])) sim2fitman_sup.cpp:522 90 {*movsi_internal}
     (nil))
(insn 161 160 162 18 (parallel [
            (set (reg:SI 0 ax [orig:123 D.6576 ] [123])
                (minus:SI (reg:SI 0 ax [278])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:522 260 {*subsi_1}
     (nil))
(insn 162 161 907 18 (parallel [
            (set (reg:SI 1 dx [orig:124 D.6576 ] [124])
                (minus:SI (reg:SI 1 dx [orig:124 D.6576 ] [124])
                    (reg:SI 0 ax [orig:123 D.6576 ] [123])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:522 260 {*subsi_1}
     (nil))
(insn 907 162 163 18 (set (reg:SI 0 ax [orig:124 D.6576 ] [124])
        (reg:SI 1 dx [orig:124 D.6576 ] [124])) sim2fitman_sup.cpp:522 90 {*movsi_internal}
     (nil))
(insn 163 907 164 18 (set (reg/f:DI 1 dx [279])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:522 89 {*movdi_internal}
     (nil))
(insn 164 163 165 18 (set (reg:DI 0 ax [280])
        (sign_extend:DI (reg:SI 0 ax [orig:124 D.6576 ] [124]))) sim2fitman_sup.cpp:522 142 {*extendsidi2_rex64}
     (nil))
(insn 165 164 166 18 (set (reg:QI 0 ax [orig:125 D.6577 ] [125])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [279])
                    (reg:DI 0 ax [280]))
                (const_int 512 [0x200])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:522 93 {*movqi_internal}
     (nil))
(insn 166 165 167 18 (set (reg:SI 0 ax [orig:126 D.6576 ] [126])
        (sign_extend:SI (reg:QI 0 ax [orig:125 D.6577 ] [125]))) sim2fitman_sup.cpp:522 148 {extendqisi2}
     (nil))
(insn 167 166 168 18 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:126 D.6576 ] [126])) sim2fitman_sup.cpp:522 90 {*movsi_internal}
     (nil))
(call_insn/i 168 167 170 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:522 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 170 168 171 18 (set (reg:QI 1 dx [orig:128 D.6577 ] [128])
        (reg:QI 0 ax [orig:127 D.6576 ] [127])) sim2fitman_sup.cpp:522 93 {*movqi_internal}
     (nil))
(insn 171 170 172 18 (set (reg:SI 0 ax [282])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:522 90 {*movsi_internal}
     (nil))
(insn 172 171 173 18 (set (reg:DI 0 ax [281])
        (sign_extend:DI (reg:SI 0 ax [282]))) sim2fitman_sup.cpp:522 142 {*extendsidi2_rex64}
     (nil))
(insn 173 172 174 18 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [281]))
                (const_int -48 [0xffffffffffffffd0])) [0 sup_suf S1 A8])
        (reg:QI 1 dx [orig:128 D.6577 ] [128])) sim2fitman_sup.cpp:522 93 {*movqi_internal}
     (nil))
(insn 174 173 852 18 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:521 217 {*addsi_1}
     (nil))
(jump_insn 852 174 853 18 (set (pc)
        (label_ref 175)) sim2fitman_sup.cpp:521 654 {jump}
     (nil)
 -> 175)
;;  succ:       17 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 853 852 178)
;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 111
(code_label 178 853 179 19 82 "" [1 uses])
(note 179 178 180 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 180 179 181 19 (set (reg:SI 0 ax [orig:111 D.6576 ] [111])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:526 90 {*movsi_internal}
     (nil))
(insn 181 180 182 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:111 D.6576 ] [111])
            (const_int 6 [0x6]))) sim2fitman_sup.cpp:526 7 {*cmpsi_1}
     (nil))
(jump_insn 182 181 183 19 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) sim2fitman_sup.cpp:526 612 {*jcc_1}
     (nil)
 -> 302)
;;  succ:       20 (FALLTHRU)
;;              35
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 183 182 184 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 184 183 205 20 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:528 90 {*movsi_internal}
     (nil))
;;  succ:       21 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;;              22 [100.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 205 184 185 21 87 "" [1 uses])
(note 185 205 186 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 186 185 187 21 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:528 7 {*cmpsi_1}
     (nil))
(jump_insn 187 186 188 21 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) sim2fitman_sup.cpp:528 612 {*jcc_1}
     (nil)
 -> 302)
;;  succ:       35
;;              22 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 112 113 114 115 116 117 118 283 284 285 286 287
(note 188 187 189 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 189 188 190 22 (set (reg:SI 1 dx [orig:112 D.6576 ] [112])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:529 90 {*movsi_internal}
     (nil))
(insn 190 189 191 22 (set (reg:SI 0 ax [283])
        (const_int 6 [0x6])) sim2fitman_sup.cpp:529 90 {*movsi_internal}
     (nil))
(insn 191 190 192 22 (parallel [
            (set (reg:SI 0 ax [orig:113 D.6576 ] [113])
                (minus:SI (reg:SI 0 ax [283])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:529 260 {*subsi_1}
     (nil))
(insn 192 191 909 22 (parallel [
            (set (reg:SI 1 dx [orig:114 D.6576 ] [114])
                (minus:SI (reg:SI 1 dx [orig:114 D.6576 ] [114])
                    (reg:SI 0 ax [orig:113 D.6576 ] [113])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:529 260 {*subsi_1}
     (nil))
(insn 909 192 193 22 (set (reg:SI 0 ax [orig:114 D.6576 ] [114])
        (reg:SI 1 dx [orig:114 D.6576 ] [114])) sim2fitman_sup.cpp:529 90 {*movsi_internal}
     (nil))
(insn 193 909 194 22 (set (reg/f:DI 1 dx [284])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:529 89 {*movdi_internal}
     (nil))
(insn 194 193 195 22 (set (reg:DI 0 ax [285])
        (sign_extend:DI (reg:SI 0 ax [orig:114 D.6576 ] [114]))) sim2fitman_sup.cpp:529 142 {*extendsidi2_rex64}
     (nil))
(insn 195 194 196 22 (set (reg:QI 0 ax [orig:115 D.6577 ] [115])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [284])
                    (reg:DI 0 ax [285]))
                (const_int 512 [0x200])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:529 93 {*movqi_internal}
     (nil))
(insn 196 195 197 22 (set (reg:SI 0 ax [orig:116 D.6576 ] [116])
        (sign_extend:SI (reg:QI 0 ax [orig:115 D.6577 ] [115]))) sim2fitman_sup.cpp:529 148 {extendqisi2}
     (nil))
(insn 197 196 198 22 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:116 D.6576 ] [116])) sim2fitman_sup.cpp:529 90 {*movsi_internal}
     (nil))
(call_insn/i 198 197 200 22 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:529 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 200 198 201 22 (set (reg:QI 1 dx [orig:118 D.6577 ] [118])
        (reg:QI 0 ax [orig:117 D.6576 ] [117])) sim2fitman_sup.cpp:529 93 {*movqi_internal}
     (nil))
(insn 201 200 202 22 (set (reg:SI 0 ax [287])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:529 90 {*movsi_internal}
     (nil))
(insn 202 201 203 22 (set (reg:DI 0 ax [286])
        (sign_extend:DI (reg:SI 0 ax [287]))) sim2fitman_sup.cpp:529 142 {*extendsidi2_rex64}
     (nil))
(insn 203 202 204 22 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [286]))
                (const_int -48 [0xffffffffffffffd0])) [0 sup_suf S1 A8])
        (reg:QI 1 dx [orig:118 D.6577 ] [118])) sim2fitman_sup.cpp:529 93 {*movqi_internal}
     (nil))
(insn 204 203 854 22 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:528 217 {*addsi_1}
     (nil))
(jump_insn 854 204 855 22 (set (pc)
        (label_ref 205)) sim2fitman_sup.cpp:528 654 {jump}
     (nil)
 -> 205)
;;  succ:       21 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 855 854 208)
;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 136
(code_label 208 855 209 23 81 "" [1 uses])
(note 209 208 210 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 210 209 211 23 (set (reg:SI 0 ax [orig:136 D.6576 ] [136])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:533 90 {*movsi_internal}
     (nil))
(insn 211 210 212 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:136 D.6576 ] [136])
            (const_int 4 [0x4]))) sim2fitman_sup.cpp:533 7 {*cmpsi_1}
     (nil))
(jump_insn 212 211 213 23 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 272)
            (pc))) sim2fitman_sup.cpp:533 612 {*jcc_1}
     (nil)
 -> 272)
;;  succ:       24 (FALLTHRU)
;;              31
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23 (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 137 138 139 288 289
(note 213 212 214 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 214 213 215 24 (set (reg:SI 0 ax [orig:137 D.6576 ] [137])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:534 90 {*movsi_internal}
     (nil))
(insn 215 214 216 24 (parallel [
            (set (reg:SI 0 ax [orig:138 D.6576 ] [138])
                (plus:SI (reg:SI 0 ax [orig:137 D.6576 ] [137])
                    (const_int -2 [0xfffffffffffffffe])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:534 217 {*addsi_1}
     (nil))
(insn 216 215 217 24 (set (reg/f:DI 1 dx [288])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:534 89 {*movdi_internal}
     (nil))
(insn 217 216 218 24 (set (reg:DI 0 ax [289])
        (sign_extend:DI (reg:SI 0 ax [orig:138 D.6576 ] [138]))) sim2fitman_sup.cpp:534 142 {*extendsidi2_rex64}
     (nil))
(insn 218 217 219 24 (set (reg:QI 0 ax [orig:139 D.6577 ] [139])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [288])
                    (reg:DI 0 ax [289]))
                (const_int 512 [0x200])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:534 93 {*movqi_internal}
     (nil))
(insn 219 218 220 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:139 D.6577 ] [139])
            (const_int 95 [0x5f]))) sim2fitman_sup.cpp:534 5 {*cmpqi_1}
     (nil))
(jump_insn 220 219 221 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 246)
            (pc))) sim2fitman_sup.cpp:534 612 {*jcc_1}
     (nil)
 -> 246)
;;  succ:       25 (FALLTHRU)
;;              28
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 221 220 222 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 222 221 243 25 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:536 90 {*movsi_internal}
     (nil))
;;  succ:       26 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 (FALLTHRU)
;;              27 [100.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 243 222 223 26 90 "" [1 uses])
(note 223 243 224 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 224 223 225 26 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:536 7 {*cmpsi_1}
     (nil))
(jump_insn 225 224 226 26 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) sim2fitman_sup.cpp:536 612 {*jcc_1}
     (nil)
 -> 302)
;;  succ:       35
;;              27 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 27, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 147 148 149 150 151 152 153 290 291 292 293 294
(note 226 225 227 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 227 226 228 27 (set (reg:SI 1 dx [orig:147 D.6576 ] [147])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:537 90 {*movsi_internal}
     (nil))
(insn 228 227 229 27 (set (reg:SI 0 ax [290])
        (const_int 2 [0x2])) sim2fitman_sup.cpp:537 90 {*movsi_internal}
     (nil))
(insn 229 228 230 27 (parallel [
            (set (reg:SI 0 ax [orig:148 D.6576 ] [148])
                (minus:SI (reg:SI 0 ax [290])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:537 260 {*subsi_1}
     (nil))
(insn 230 229 911 27 (parallel [
            (set (reg:SI 1 dx [orig:149 D.6576 ] [149])
                (minus:SI (reg:SI 1 dx [orig:149 D.6576 ] [149])
                    (reg:SI 0 ax [orig:148 D.6576 ] [148])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:537 260 {*subsi_1}
     (nil))
(insn 911 230 231 27 (set (reg:SI 0 ax [orig:149 D.6576 ] [149])
        (reg:SI 1 dx [orig:149 D.6576 ] [149])) sim2fitman_sup.cpp:537 90 {*movsi_internal}
     (nil))
(insn 231 911 232 27 (set (reg/f:DI 1 dx [291])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:537 89 {*movdi_internal}
     (nil))
(insn 232 231 233 27 (set (reg:DI 0 ax [292])
        (sign_extend:DI (reg:SI 0 ax [orig:149 D.6576 ] [149]))) sim2fitman_sup.cpp:537 142 {*extendsidi2_rex64}
     (nil))
(insn 233 232 234 27 (set (reg:QI 0 ax [orig:150 D.6577 ] [150])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [291])
                    (reg:DI 0 ax [292]))
                (const_int 512 [0x200])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:537 93 {*movqi_internal}
     (nil))
(insn 234 233 235 27 (set (reg:SI 0 ax [orig:151 D.6576 ] [151])
        (sign_extend:SI (reg:QI 0 ax [orig:150 D.6577 ] [150]))) sim2fitman_sup.cpp:537 148 {extendqisi2}
     (nil))
(insn 235 234 236 27 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:151 D.6576 ] [151])) sim2fitman_sup.cpp:537 90 {*movsi_internal}
     (nil))
(call_insn/i 236 235 238 27 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:537 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 238 236 239 27 (set (reg:QI 1 dx [orig:153 D.6577 ] [153])
        (reg:QI 0 ax [orig:152 D.6576 ] [152])) sim2fitman_sup.cpp:537 93 {*movqi_internal}
     (nil))
(insn 239 238 240 27 (set (reg:SI 0 ax [294])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:537 90 {*movsi_internal}
     (nil))
(insn 240 239 241 27 (set (reg:DI 0 ax [293])
        (sign_extend:DI (reg:SI 0 ax [294]))) sim2fitman_sup.cpp:537 142 {*extendsidi2_rex64}
     (nil))
(insn 241 240 242 27 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [293]))
                (const_int -48 [0xffffffffffffffd0])) [0 sup_suf S1 A8])
        (reg:QI 1 dx [orig:153 D.6577 ] [153])) sim2fitman_sup.cpp:537 93 {*movqi_internal}
     (nil))
(insn 242 241 856 27 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:536 217 {*addsi_1}
     (nil))
(jump_insn 856 242 857 27 (set (pc)
        (label_ref 243)) sim2fitman_sup.cpp:536 654 {jump}
     (nil)
 -> 243)
;;  succ:       26 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 857 856 246)
;; basic block 28, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 246 857 247 28 89 "" [1 uses])
(note 247 246 248 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 248 247 269 28 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:541 90 {*movsi_internal}
     (nil))
;;  succ:       29 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 29, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 (FALLTHRU)
;;              30 [100.0%] 
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 269 248 249 29 91 "" [1 uses])
(note 249 269 250 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 250 249 251 29 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 3 [0x3]))) sim2fitman_sup.cpp:541 7 {*cmpsi_1}
     (nil))
(jump_insn 251 250 252 29 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) sim2fitman_sup.cpp:541 612 {*jcc_1}
     (nil)
 -> 302)
;;  succ:       35
;;              30 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 30, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       29 (FALLTHRU)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 140 141 142 143 144 145 146 295 296 297 298 299
(note 252 251 253 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 253 252 254 30 (set (reg:SI 1 dx [orig:140 D.6576 ] [140])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:542 90 {*movsi_internal}
     (nil))
(insn 254 253 255 30 (set (reg:SI 0 ax [295])
        (const_int 4 [0x4])) sim2fitman_sup.cpp:542 90 {*movsi_internal}
     (nil))
(insn 255 254 256 30 (parallel [
            (set (reg:SI 0 ax [orig:141 D.6576 ] [141])
                (minus:SI (reg:SI 0 ax [295])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:542 260 {*subsi_1}
     (nil))
(insn 256 255 913 30 (parallel [
            (set (reg:SI 1 dx [orig:142 D.6576 ] [142])
                (minus:SI (reg:SI 1 dx [orig:142 D.6576 ] [142])
                    (reg:SI 0 ax [orig:141 D.6576 ] [141])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:542 260 {*subsi_1}
     (nil))
(insn 913 256 257 30 (set (reg:SI 0 ax [orig:142 D.6576 ] [142])
        (reg:SI 1 dx [orig:142 D.6576 ] [142])) sim2fitman_sup.cpp:542 90 {*movsi_internal}
     (nil))
(insn 257 913 258 30 (set (reg/f:DI 1 dx [296])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:542 89 {*movdi_internal}
     (nil))
(insn 258 257 259 30 (set (reg:DI 0 ax [297])
        (sign_extend:DI (reg:SI 0 ax [orig:142 D.6576 ] [142]))) sim2fitman_sup.cpp:542 142 {*extendsidi2_rex64}
     (nil))
(insn 259 258 260 30 (set (reg:QI 0 ax [orig:143 D.6577 ] [143])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [296])
                    (reg:DI 0 ax [297]))
                (const_int 512 [0x200])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:542 93 {*movqi_internal}
     (nil))
(insn 260 259 261 30 (set (reg:SI 0 ax [orig:144 D.6576 ] [144])
        (sign_extend:SI (reg:QI 0 ax [orig:143 D.6577 ] [143]))) sim2fitman_sup.cpp:542 148 {extendqisi2}
     (nil))
(insn 261 260 262 30 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:144 D.6576 ] [144])) sim2fitman_sup.cpp:542 90 {*movsi_internal}
     (nil))
(call_insn/i 262 261 264 30 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:542 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 264 262 265 30 (set (reg:QI 1 dx [orig:146 D.6577 ] [146])
        (reg:QI 0 ax [orig:145 D.6576 ] [145])) sim2fitman_sup.cpp:542 93 {*movqi_internal}
     (nil))
(insn 265 264 266 30 (set (reg:SI 0 ax [299])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:542 90 {*movsi_internal}
     (nil))
(insn 266 265 267 30 (set (reg:DI 0 ax [298])
        (sign_extend:DI (reg:SI 0 ax [299]))) sim2fitman_sup.cpp:542 142 {*extendsidi2_rex64}
     (nil))
(insn 267 266 268 30 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [298]))
                (const_int -48 [0xffffffffffffffd0])) [0 sup_suf S1 A8])
        (reg:QI 1 dx [orig:146 D.6577 ] [146])) sim2fitman_sup.cpp:542 93 {*movqi_internal}
     (nil))
(insn 268 267 858 30 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:541 217 {*addsi_1}
     (nil))
(jump_insn 858 268 859 30 (set (pc)
        (label_ref 269)) sim2fitman_sup.cpp:541 654 {jump}
     (nil)
 -> 269)
;;  succ:       29 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 859 858 272)
;; basic block 31, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       23
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 154
(code_label 272 859 273 31 88 "" [1 uses])
(note 273 272 274 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 274 273 275 31 (set (reg:SI 0 ax [orig:154 D.6576 ] [154])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:546 90 {*movsi_internal}
     (nil))
(insn 275 274 276 31 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:154 D.6576 ] [154])
            (const_int 2 [0x2]))) sim2fitman_sup.cpp:546 7 {*cmpsi_1}
     (nil))
(jump_insn 276 275 277 31 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) sim2fitman_sup.cpp:546 612 {*jcc_1}
     (nil)
 -> 302)
;;  succ:       32 (FALLTHRU)
;;              35
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 32, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 (FALLTHRU)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 277 276 278 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 278 277 299 32 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:547 90 {*movsi_internal}
     (nil))
;;  succ:       33 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 33, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32 (FALLTHRU)
;;              34 [100.0%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 299 278 279 33 92 "" [1 uses])
(note 279 299 280 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 280 279 281 33 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:547 7 {*cmpsi_1}
     (nil))
(jump_insn 281 280 282 33 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) sim2fitman_sup.cpp:547 612 {*jcc_1}
     (nil)
 -> 302)
;;  succ:       35
;;              34 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 34, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       33 (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 155 156 157 158 159 160 161 300 301 302 303 304
(note 282 281 283 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 283 282 284 34 (set (reg:SI 1 dx [orig:155 D.6576 ] [155])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:548 90 {*movsi_internal}
     (nil))
(insn 284 283 285 34 (set (reg:SI 0 ax [300])
        (const_int 2 [0x2])) sim2fitman_sup.cpp:548 90 {*movsi_internal}
     (nil))
(insn 285 284 286 34 (parallel [
            (set (reg:SI 0 ax [orig:156 D.6576 ] [156])
                (minus:SI (reg:SI 0 ax [300])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:548 260 {*subsi_1}
     (nil))
(insn 286 285 915 34 (parallel [
            (set (reg:SI 1 dx [orig:157 D.6576 ] [157])
                (minus:SI (reg:SI 1 dx [orig:157 D.6576 ] [157])
                    (reg:SI 0 ax [orig:156 D.6576 ] [156])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:548 260 {*subsi_1}
     (nil))
(insn 915 286 287 34 (set (reg:SI 0 ax [orig:157 D.6576 ] [157])
        (reg:SI 1 dx [orig:157 D.6576 ] [157])) sim2fitman_sup.cpp:548 90 {*movsi_internal}
     (nil))
(insn 287 915 288 34 (set (reg/f:DI 1 dx [301])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:548 89 {*movdi_internal}
     (nil))
(insn 288 287 289 34 (set (reg:DI 0 ax [302])
        (sign_extend:DI (reg:SI 0 ax [orig:157 D.6576 ] [157]))) sim2fitman_sup.cpp:548 142 {*extendsidi2_rex64}
     (nil))
(insn 289 288 290 34 (set (reg:QI 0 ax [orig:158 D.6577 ] [158])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [301])
                    (reg:DI 0 ax [302]))
                (const_int 512 [0x200])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:548 93 {*movqi_internal}
     (nil))
(insn 290 289 291 34 (set (reg:SI 0 ax [orig:159 D.6576 ] [159])
        (sign_extend:SI (reg:QI 0 ax [orig:158 D.6577 ] [158]))) sim2fitman_sup.cpp:548 148 {extendqisi2}
     (nil))
(insn 291 290 292 34 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:159 D.6576 ] [159])) sim2fitman_sup.cpp:548 90 {*movsi_internal}
     (nil))
(call_insn/i 292 291 294 34 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:548 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 294 292 295 34 (set (reg:QI 1 dx [orig:161 D.6577 ] [161])
        (reg:QI 0 ax [orig:160 D.6576 ] [160])) sim2fitman_sup.cpp:548 93 {*movqi_internal}
     (nil))
(insn 295 294 296 34 (set (reg:SI 0 ax [304])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:548 90 {*movsi_internal}
     (nil))
(insn 296 295 297 34 (set (reg:DI 0 ax [303])
        (sign_extend:DI (reg:SI 0 ax [304]))) sim2fitman_sup.cpp:548 142 {*extendsidi2_rex64}
     (nil))
(insn 297 296 298 34 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [303]))
                (const_int -48 [0xffffffffffffffd0])) [0 sup_suf S1 A8])
        (reg:QI 1 dx [orig:161 D.6577 ] [161])) sim2fitman_sup.cpp:548 93 {*movqi_internal}
     (nil))
(insn 298 297 860 34 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:547 217 {*addsi_1}
     (nil))
(jump_insn 860 298 861 34 (set (pc)
        (label_ref 299)) sim2fitman_sup.cpp:547 654 {jump}
     (nil)
 -> 299)
;;  succ:       33 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 861 860 302)
;; basic block 35, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19
;;              29
;;              31
;;              33
;;              17
;;              14
;;              21
;;              26
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 162 305
(code_label 302 861 303 35 84 "" [8 uses])
(note 303 302 304 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 304 303 305 35 (parallel [
            (set (reg:DI 0 ax [305])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:554 218 {*adddi_1}
     (nil))
(insn 305 304 306 35 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC52") [flags 0x2]  <var_decl 0x7f2bf25ce630 *.LC52>)) sim2fitman_sup.cpp:554 89 {*movdi_internal}
     (nil))
(insn 306 305 307 35 (set (reg:DI 5 di)
        (reg:DI 0 ax [305])) sim2fitman_sup.cpp:554 89 {*movdi_internal}
     (nil))
(call_insn/i 307 306 309 35 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:554 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 309 307 310 35 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:162 D.6576 ] [162])
            (const_int 0 [0]))) sim2fitman_sup.cpp:554 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 310 309 311 35 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 404)
            (pc))) sim2fitman_sup.cpp:554 612 {*jcc_1}
     (nil)
 -> 404)
;;  succ:       36 (FALLTHRU)
;;              48
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 36, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 163
(note 311 310 312 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 312 311 313 36 (set (reg:SI 0 ax [orig:163 D.6576 ] [163])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:555 90 {*movsi_internal}
     (nil))
(insn 313 312 314 36 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:163 D.6576 ] [163])
            (const_int 8 [0x8]))) sim2fitman_sup.cpp:555 7 {*cmpsi_1}
     (nil))
(jump_insn 314 313 315 36 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 374)
            (pc))) sim2fitman_sup.cpp:555 612 {*jcc_1}
     (nil)
 -> 374)
;;  succ:       37 (FALLTHRU)
;;              44
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 37, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 172 173 174 306 307
(note 315 314 316 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 316 315 317 37 (set (reg:SI 0 ax [orig:172 D.6576 ] [172])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:556 90 {*movsi_internal}
     (nil))
(insn 317 316 318 37 (parallel [
            (set (reg:SI 0 ax [orig:173 D.6576 ] [173])
                (plus:SI (reg:SI 0 ax [orig:172 D.6576 ] [172])
                    (const_int -6 [0xfffffffffffffffa])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:556 217 {*addsi_1}
     (nil))
(insn 318 317 319 37 (set (reg/f:DI 1 dx [306])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:556 89 {*movdi_internal}
     (nil))
(insn 319 318 320 37 (set (reg:DI 0 ax [307])
        (sign_extend:DI (reg:SI 0 ax [orig:173 D.6576 ] [173]))) sim2fitman_sup.cpp:556 142 {*extendsidi2_rex64}
     (nil))
(insn 320 319 321 37 (set (reg:QI 0 ax [orig:174 D.6577 ] [174])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [306])
                    (reg:DI 0 ax [307]))
                (const_int 768 [0x300])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:556 93 {*movqi_internal}
     (nil))
(insn 321 320 322 37 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:174 D.6577 ] [174])
            (const_int 95 [0x5f]))) sim2fitman_sup.cpp:556 5 {*cmpqi_1}
     (nil))
(jump_insn 322 321 323 37 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 348)
            (pc))) sim2fitman_sup.cpp:556 612 {*jcc_1}
     (nil)
 -> 348)
;;  succ:       38 (FALLTHRU)
;;              41
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 38, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37 (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 323 322 324 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 324 323 345 38 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:558 90 {*movsi_internal}
     (nil))
;;  succ:       39 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 39, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 (FALLTHRU)
;;              40 [100.0%] 
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 345 324 325 39 97 "" [1 uses])
(note 325 345 326 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 326 325 327 39 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:558 7 {*cmpsi_1}
     (nil))
(jump_insn 327 326 328 39 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 498)
            (pc))) sim2fitman_sup.cpp:558 612 {*jcc_1}
     (nil)
 -> 498)
;;  succ:       60
;;              40 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 40, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 182 183 184 185 186 187 188 308 309 310 311 312
(note 328 327 329 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 329 328 330 40 (set (reg:SI 1 dx [orig:182 D.6576 ] [182])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:559 90 {*movsi_internal}
     (nil))
(insn 330 329 331 40 (set (reg:SI 0 ax [308])
        (const_int 6 [0x6])) sim2fitman_sup.cpp:559 90 {*movsi_internal}
     (nil))
(insn 331 330 332 40 (parallel [
            (set (reg:SI 0 ax [orig:183 D.6576 ] [183])
                (minus:SI (reg:SI 0 ax [308])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:559 260 {*subsi_1}
     (nil))
(insn 332 331 917 40 (parallel [
            (set (reg:SI 1 dx [orig:184 D.6576 ] [184])
                (minus:SI (reg:SI 1 dx [orig:184 D.6576 ] [184])
                    (reg:SI 0 ax [orig:183 D.6576 ] [183])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:559 260 {*subsi_1}
     (nil))
(insn 917 332 333 40 (set (reg:SI 0 ax [orig:184 D.6576 ] [184])
        (reg:SI 1 dx [orig:184 D.6576 ] [184])) sim2fitman_sup.cpp:559 90 {*movsi_internal}
     (nil))
(insn 333 917 334 40 (set (reg/f:DI 1 dx [309])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:559 89 {*movdi_internal}
     (nil))
(insn 334 333 335 40 (set (reg:DI 0 ax [310])
        (sign_extend:DI (reg:SI 0 ax [orig:184 D.6576 ] [184]))) sim2fitman_sup.cpp:559 142 {*extendsidi2_rex64}
     (nil))
(insn 335 334 336 40 (set (reg:QI 0 ax [orig:185 D.6577 ] [185])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [309])
                    (reg:DI 0 ax [310]))
                (const_int 768 [0x300])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:559 93 {*movqi_internal}
     (nil))
(insn 336 335 337 40 (set (reg:SI 0 ax [orig:186 D.6576 ] [186])
        (sign_extend:SI (reg:QI 0 ax [orig:185 D.6577 ] [185]))) sim2fitman_sup.cpp:559 148 {extendqisi2}
     (nil))
(insn 337 336 338 40 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:186 D.6576 ] [186])) sim2fitman_sup.cpp:559 90 {*movsi_internal}
     (nil))
(call_insn/i 338 337 340 40 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:559 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 340 338 341 40 (set (reg:QI 1 dx [orig:188 D.6577 ] [188])
        (reg:QI 0 ax [orig:187 D.6576 ] [187])) sim2fitman_sup.cpp:559 93 {*movqi_internal}
     (nil))
(insn 341 340 342 40 (set (reg:SI 0 ax [312])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:559 90 {*movsi_internal}
     (nil))
(insn 342 341 343 40 (set (reg:DI 0 ax [311])
        (sign_extend:DI (reg:SI 0 ax [312]))) sim2fitman_sup.cpp:559 142 {*extendsidi2_rex64}
     (nil))
(insn 343 342 344 40 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [311]))
                (const_int -16 [0xfffffffffffffff0])) [0 uns_suf S1 A8])
        (reg:QI 1 dx [orig:188 D.6577 ] [188])) sim2fitman_sup.cpp:559 93 {*movqi_internal}
     (nil))
(insn 344 343 862 40 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:558 217 {*addsi_1}
     (nil))
(jump_insn 862 344 863 40 (set (pc)
        (label_ref 345)) sim2fitman_sup.cpp:558 654 {jump}
     (nil)
 -> 345)
;;  succ:       39 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 863 862 348)
;; basic block 41, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 348 863 349 41 95 "" [1 uses])
(note 349 348 350 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 350 349 371 41 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:563 90 {*movsi_internal}
     (nil))
;;  succ:       42 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 42, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       41 (FALLTHRU)
;;              43 [100.0%] 
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 371 350 351 42 98 "" [1 uses])
(note 351 371 352 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 352 351 353 42 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 3 [0x3]))) sim2fitman_sup.cpp:563 7 {*cmpsi_1}
     (nil))
(jump_insn 353 352 354 42 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 498)
            (pc))) sim2fitman_sup.cpp:563 612 {*jcc_1}
     (nil)
 -> 498)
;;  succ:       60
;;              43 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 43, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 175 176 177 178 179 180 181 313 314 315 316 317
(note 354 353 355 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 355 354 356 43 (set (reg:SI 1 dx [orig:175 D.6576 ] [175])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:564 90 {*movsi_internal}
     (nil))
(insn 356 355 357 43 (set (reg:SI 0 ax [313])
        (const_int 8 [0x8])) sim2fitman_sup.cpp:564 90 {*movsi_internal}
     (nil))
(insn 357 356 358 43 (parallel [
            (set (reg:SI 0 ax [orig:176 D.6576 ] [176])
                (minus:SI (reg:SI 0 ax [313])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:564 260 {*subsi_1}
     (nil))
(insn 358 357 919 43 (parallel [
            (set (reg:SI 1 dx [orig:177 D.6576 ] [177])
                (minus:SI (reg:SI 1 dx [orig:177 D.6576 ] [177])
                    (reg:SI 0 ax [orig:176 D.6576 ] [176])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:564 260 {*subsi_1}
     (nil))
(insn 919 358 359 43 (set (reg:SI 0 ax [orig:177 D.6576 ] [177])
        (reg:SI 1 dx [orig:177 D.6576 ] [177])) sim2fitman_sup.cpp:564 90 {*movsi_internal}
     (nil))
(insn 359 919 360 43 (set (reg/f:DI 1 dx [314])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:564 89 {*movdi_internal}
     (nil))
(insn 360 359 361 43 (set (reg:DI 0 ax [315])
        (sign_extend:DI (reg:SI 0 ax [orig:177 D.6576 ] [177]))) sim2fitman_sup.cpp:564 142 {*extendsidi2_rex64}
     (nil))
(insn 361 360 362 43 (set (reg:QI 0 ax [orig:178 D.6577 ] [178])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [314])
                    (reg:DI 0 ax [315]))
                (const_int 768 [0x300])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:564 93 {*movqi_internal}
     (nil))
(insn 362 361 363 43 (set (reg:SI 0 ax [orig:179 D.6576 ] [179])
        (sign_extend:SI (reg:QI 0 ax [orig:178 D.6577 ] [178]))) sim2fitman_sup.cpp:564 148 {extendqisi2}
     (nil))
(insn 363 362 364 43 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:179 D.6576 ] [179])) sim2fitman_sup.cpp:564 90 {*movsi_internal}
     (nil))
(call_insn/i 364 363 366 43 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:564 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 366 364 367 43 (set (reg:QI 1 dx [orig:181 D.6577 ] [181])
        (reg:QI 0 ax [orig:180 D.6576 ] [180])) sim2fitman_sup.cpp:564 93 {*movqi_internal}
     (nil))
(insn 367 366 368 43 (set (reg:SI 0 ax [317])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:564 90 {*movsi_internal}
     (nil))
(insn 368 367 369 43 (set (reg:DI 0 ax [316])
        (sign_extend:DI (reg:SI 0 ax [317]))) sim2fitman_sup.cpp:564 142 {*extendsidi2_rex64}
     (nil))
(insn 369 368 370 43 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [316]))
                (const_int -16 [0xfffffffffffffff0])) [0 uns_suf S1 A8])
        (reg:QI 1 dx [orig:181 D.6577 ] [181])) sim2fitman_sup.cpp:564 93 {*movqi_internal}
     (nil))
(insn 370 369 864 43 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:563 217 {*addsi_1}
     (nil))
(jump_insn 864 370 865 43 (set (pc)
        (label_ref 371)) sim2fitman_sup.cpp:563 654 {jump}
     (nil)
 -> 371)
;;  succ:       42 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 865 864 374)
;; basic block 44, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 164
(code_label 374 865 375 44 94 "" [1 uses])
(note 375 374 376 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 376 375 377 44 (set (reg:SI 0 ax [orig:164 D.6576 ] [164])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:568 90 {*movsi_internal}
     (nil))
(insn 377 376 378 44 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:164 D.6576 ] [164])
            (const_int 6 [0x6]))) sim2fitman_sup.cpp:568 7 {*cmpsi_1}
     (nil))
(jump_insn 378 377 379 44 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 498)
            (pc))) sim2fitman_sup.cpp:568 612 {*jcc_1}
     (nil)
 -> 498)
;;  succ:       45 (FALLTHRU)
;;              60
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 45, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       44 (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 379 378 380 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 380 379 401 45 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:570 90 {*movsi_internal}
     (nil))
;;  succ:       46 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 46, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       45 (FALLTHRU)
;;              47 [100.0%] 
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 401 380 381 46 99 "" [1 uses])
(note 381 401 382 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 382 381 383 46 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:570 7 {*cmpsi_1}
     (nil))
(jump_insn 383 382 384 46 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 498)
            (pc))) sim2fitman_sup.cpp:570 612 {*jcc_1}
     (nil)
 -> 498)
;;  succ:       60
;;              47 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 47, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46 (FALLTHRU)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 165 166 167 168 169 170 171 318 319 320 321 322
(note 384 383 385 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 385 384 386 47 (set (reg:SI 1 dx [orig:165 D.6576 ] [165])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:571 90 {*movsi_internal}
     (nil))
(insn 386 385 387 47 (set (reg:SI 0 ax [318])
        (const_int 6 [0x6])) sim2fitman_sup.cpp:571 90 {*movsi_internal}
     (nil))
(insn 387 386 388 47 (parallel [
            (set (reg:SI 0 ax [orig:166 D.6576 ] [166])
                (minus:SI (reg:SI 0 ax [318])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:571 260 {*subsi_1}
     (nil))
(insn 388 387 921 47 (parallel [
            (set (reg:SI 1 dx [orig:167 D.6576 ] [167])
                (minus:SI (reg:SI 1 dx [orig:167 D.6576 ] [167])
                    (reg:SI 0 ax [orig:166 D.6576 ] [166])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:571 260 {*subsi_1}
     (nil))
(insn 921 388 389 47 (set (reg:SI 0 ax [orig:167 D.6576 ] [167])
        (reg:SI 1 dx [orig:167 D.6576 ] [167])) sim2fitman_sup.cpp:571 90 {*movsi_internal}
     (nil))
(insn 389 921 390 47 (set (reg/f:DI 1 dx [319])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:571 89 {*movdi_internal}
     (nil))
(insn 390 389 391 47 (set (reg:DI 0 ax [320])
        (sign_extend:DI (reg:SI 0 ax [orig:167 D.6576 ] [167]))) sim2fitman_sup.cpp:571 142 {*extendsidi2_rex64}
     (nil))
(insn 391 390 392 47 (set (reg:QI 0 ax [orig:168 D.6577 ] [168])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [319])
                    (reg:DI 0 ax [320]))
                (const_int 768 [0x300])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:571 93 {*movqi_internal}
     (nil))
(insn 392 391 393 47 (set (reg:SI 0 ax [orig:169 D.6576 ] [169])
        (sign_extend:SI (reg:QI 0 ax [orig:168 D.6577 ] [168]))) sim2fitman_sup.cpp:571 148 {extendqisi2}
     (nil))
(insn 393 392 394 47 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:169 D.6576 ] [169])) sim2fitman_sup.cpp:571 90 {*movsi_internal}
     (nil))
(call_insn/i 394 393 396 47 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:571 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 396 394 397 47 (set (reg:QI 1 dx [orig:171 D.6577 ] [171])
        (reg:QI 0 ax [orig:170 D.6576 ] [170])) sim2fitman_sup.cpp:571 93 {*movqi_internal}
     (nil))
(insn 397 396 398 47 (set (reg:SI 0 ax [322])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:571 90 {*movsi_internal}
     (nil))
(insn 398 397 399 47 (set (reg:DI 0 ax [321])
        (sign_extend:DI (reg:SI 0 ax [322]))) sim2fitman_sup.cpp:571 142 {*extendsidi2_rex64}
     (nil))
(insn 399 398 400 47 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [321]))
                (const_int -16 [0xfffffffffffffff0])) [0 uns_suf S1 A8])
        (reg:QI 1 dx [orig:171 D.6577 ] [171])) sim2fitman_sup.cpp:571 93 {*movqi_internal}
     (nil))
(insn 400 399 866 47 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:570 217 {*addsi_1}
     (nil))
(jump_insn 866 400 867 47 (set (pc)
        (label_ref 401)) sim2fitman_sup.cpp:570 654 {jump}
     (nil)
 -> 401)
;;  succ:       46 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 867 866 404)
;; basic block 48, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 47, next block 49, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 189
(code_label 404 867 405 48 93 "" [1 uses])
(note 405 404 406 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 406 405 407 48 (set (reg:SI 0 ax [orig:189 D.6576 ] [189])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:575 90 {*movsi_internal}
     (nil))
(insn 407 406 408 48 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:189 D.6576 ] [189])
            (const_int 4 [0x4]))) sim2fitman_sup.cpp:575 7 {*cmpsi_1}
     (nil))
(jump_insn 408 407 409 48 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 468)
            (pc))) sim2fitman_sup.cpp:575 612 {*jcc_1}
     (nil)
 -> 468)
;;  succ:       49 (FALLTHRU)
;;              56
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 49, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 48, next block 50, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48 (FALLTHRU)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 190 191 192 323 324
(note 409 408 410 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 410 409 411 49 (set (reg:SI 0 ax [orig:190 D.6576 ] [190])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:576 90 {*movsi_internal}
     (nil))
(insn 411 410 412 49 (parallel [
            (set (reg:SI 0 ax [orig:191 D.6576 ] [191])
                (plus:SI (reg:SI 0 ax [orig:190 D.6576 ] [190])
                    (const_int -2 [0xfffffffffffffffe])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:576 217 {*addsi_1}
     (nil))
(insn 412 411 413 49 (set (reg/f:DI 1 dx [323])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:576 89 {*movdi_internal}
     (nil))
(insn 413 412 414 49 (set (reg:DI 0 ax [324])
        (sign_extend:DI (reg:SI 0 ax [orig:191 D.6576 ] [191]))) sim2fitman_sup.cpp:576 142 {*extendsidi2_rex64}
     (nil))
(insn 414 413 415 49 (set (reg:QI 0 ax [orig:192 D.6577 ] [192])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [323])
                    (reg:DI 0 ax [324]))
                (const_int 768 [0x300])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:576 93 {*movqi_internal}
     (nil))
(insn 415 414 416 49 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:192 D.6577 ] [192])
            (const_int 95 [0x5f]))) sim2fitman_sup.cpp:576 5 {*cmpqi_1}
     (nil))
(jump_insn 416 415 417 49 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 442)
            (pc))) sim2fitman_sup.cpp:576 612 {*jcc_1}
     (nil)
 -> 442)
;;  succ:       50 (FALLTHRU)
;;              53
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 50, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 49, next block 51, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       49 (FALLTHRU)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 417 416 418 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 418 417 439 50 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:578 90 {*movsi_internal}
     (nil))
;;  succ:       51 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 51, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 50, next block 52, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       50 (FALLTHRU)
;;              52 [100.0%] 
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 439 418 419 51 102 "" [1 uses])
(note 419 439 420 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 420 419 421 51 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:578 7 {*cmpsi_1}
     (nil))
(jump_insn 421 420 422 51 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 498)
            (pc))) sim2fitman_sup.cpp:578 612 {*jcc_1}
     (nil)
 -> 498)
;;  succ:       60
;;              52 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 52, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 51, next block 53, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       51 (FALLTHRU)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 200 201 202 203 204 205 206 325 326 327 328 329
(note 422 421 423 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 423 422 424 52 (set (reg:SI 1 dx [orig:200 D.6576 ] [200])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:579 90 {*movsi_internal}
     (nil))
(insn 424 423 425 52 (set (reg:SI 0 ax [325])
        (const_int 2 [0x2])) sim2fitman_sup.cpp:579 90 {*movsi_internal}
     (nil))
(insn 425 424 426 52 (parallel [
            (set (reg:SI 0 ax [orig:201 D.6576 ] [201])
                (minus:SI (reg:SI 0 ax [325])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:579 260 {*subsi_1}
     (nil))
(insn 426 425 923 52 (parallel [
            (set (reg:SI 1 dx [orig:202 D.6576 ] [202])
                (minus:SI (reg:SI 1 dx [orig:202 D.6576 ] [202])
                    (reg:SI 0 ax [orig:201 D.6576 ] [201])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:579 260 {*subsi_1}
     (nil))
(insn 923 426 427 52 (set (reg:SI 0 ax [orig:202 D.6576 ] [202])
        (reg:SI 1 dx [orig:202 D.6576 ] [202])) sim2fitman_sup.cpp:579 90 {*movsi_internal}
     (nil))
(insn 427 923 428 52 (set (reg/f:DI 1 dx [326])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:579 89 {*movdi_internal}
     (nil))
(insn 428 427 429 52 (set (reg:DI 0 ax [327])
        (sign_extend:DI (reg:SI 0 ax [orig:202 D.6576 ] [202]))) sim2fitman_sup.cpp:579 142 {*extendsidi2_rex64}
     (nil))
(insn 429 428 430 52 (set (reg:QI 0 ax [orig:203 D.6577 ] [203])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [326])
                    (reg:DI 0 ax [327]))
                (const_int 768 [0x300])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:579 93 {*movqi_internal}
     (nil))
(insn 430 429 431 52 (set (reg:SI 0 ax [orig:204 D.6576 ] [204])
        (sign_extend:SI (reg:QI 0 ax [orig:203 D.6577 ] [203]))) sim2fitman_sup.cpp:579 148 {extendqisi2}
     (nil))
(insn 431 430 432 52 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:204 D.6576 ] [204])) sim2fitman_sup.cpp:579 90 {*movsi_internal}
     (nil))
(call_insn/i 432 431 434 52 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:579 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 434 432 435 52 (set (reg:QI 1 dx [orig:206 D.6577 ] [206])
        (reg:QI 0 ax [orig:205 D.6576 ] [205])) sim2fitman_sup.cpp:579 93 {*movqi_internal}
     (nil))
(insn 435 434 436 52 (set (reg:SI 0 ax [329])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:579 90 {*movsi_internal}
     (nil))
(insn 436 435 437 52 (set (reg:DI 0 ax [328])
        (sign_extend:DI (reg:SI 0 ax [329]))) sim2fitman_sup.cpp:579 142 {*extendsidi2_rex64}
     (nil))
(insn 437 436 438 52 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [328]))
                (const_int -16 [0xfffffffffffffff0])) [0 uns_suf S1 A8])
        (reg:QI 1 dx [orig:206 D.6577 ] [206])) sim2fitman_sup.cpp:579 93 {*movqi_internal}
     (nil))
(insn 438 437 868 52 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:578 217 {*addsi_1}
     (nil))
(jump_insn 868 438 869 52 (set (pc)
        (label_ref 439)) sim2fitman_sup.cpp:578 654 {jump}
     (nil)
 -> 439)
;;  succ:       51 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 869 868 442)
;; basic block 53, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 52, next block 54, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       49
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 442 869 443 53 101 "" [1 uses])
(note 443 442 444 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 444 443 465 53 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:583 90 {*movsi_internal}
     (nil))
;;  succ:       54 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 54, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 53, next block 55, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       53 (FALLTHRU)
;;              55 [100.0%] 
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 465 444 445 54 103 "" [1 uses])
(note 445 465 446 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 446 445 447 54 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 3 [0x3]))) sim2fitman_sup.cpp:583 7 {*cmpsi_1}
     (nil))
(jump_insn 447 446 448 54 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 498)
            (pc))) sim2fitman_sup.cpp:583 612 {*jcc_1}
     (nil)
 -> 498)
;;  succ:       60
;;              55 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 55, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 54, next block 56, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54 (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 193 194 195 196 197 198 199 330 331 332 333 334
(note 448 447 449 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 449 448 450 55 (set (reg:SI 1 dx [orig:193 D.6576 ] [193])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:584 90 {*movsi_internal}
     (nil))
(insn 450 449 451 55 (set (reg:SI 0 ax [330])
        (const_int 4 [0x4])) sim2fitman_sup.cpp:584 90 {*movsi_internal}
     (nil))
(insn 451 450 452 55 (parallel [
            (set (reg:SI 0 ax [orig:194 D.6576 ] [194])
                (minus:SI (reg:SI 0 ax [330])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:584 260 {*subsi_1}
     (nil))
(insn 452 451 925 55 (parallel [
            (set (reg:SI 1 dx [orig:195 D.6576 ] [195])
                (minus:SI (reg:SI 1 dx [orig:195 D.6576 ] [195])
                    (reg:SI 0 ax [orig:194 D.6576 ] [194])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:584 260 {*subsi_1}
     (nil))
(insn 925 452 453 55 (set (reg:SI 0 ax [orig:195 D.6576 ] [195])
        (reg:SI 1 dx [orig:195 D.6576 ] [195])) sim2fitman_sup.cpp:584 90 {*movsi_internal}
     (nil))
(insn 453 925 454 55 (set (reg/f:DI 1 dx [331])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:584 89 {*movdi_internal}
     (nil))
(insn 454 453 455 55 (set (reg:DI 0 ax [332])
        (sign_extend:DI (reg:SI 0 ax [orig:195 D.6576 ] [195]))) sim2fitman_sup.cpp:584 142 {*extendsidi2_rex64}
     (nil))
(insn 455 454 456 55 (set (reg:QI 0 ax [orig:196 D.6577 ] [196])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [331])
                    (reg:DI 0 ax [332]))
                (const_int 768 [0x300])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:584 93 {*movqi_internal}
     (nil))
(insn 456 455 457 55 (set (reg:SI 0 ax [orig:197 D.6576 ] [197])
        (sign_extend:SI (reg:QI 0 ax [orig:196 D.6577 ] [196]))) sim2fitman_sup.cpp:584 148 {extendqisi2}
     (nil))
(insn 457 456 458 55 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:197 D.6576 ] [197])) sim2fitman_sup.cpp:584 90 {*movsi_internal}
     (nil))
(call_insn/i 458 457 460 55 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:584 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 460 458 461 55 (set (reg:QI 1 dx [orig:199 D.6577 ] [199])
        (reg:QI 0 ax [orig:198 D.6576 ] [198])) sim2fitman_sup.cpp:584 93 {*movqi_internal}
     (nil))
(insn 461 460 462 55 (set (reg:SI 0 ax [334])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:584 90 {*movsi_internal}
     (nil))
(insn 462 461 463 55 (set (reg:DI 0 ax [333])
        (sign_extend:DI (reg:SI 0 ax [334]))) sim2fitman_sup.cpp:584 142 {*extendsidi2_rex64}
     (nil))
(insn 463 462 464 55 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [333]))
                (const_int -16 [0xfffffffffffffff0])) [0 uns_suf S1 A8])
        (reg:QI 1 dx [orig:199 D.6577 ] [199])) sim2fitman_sup.cpp:584 93 {*movqi_internal}
     (nil))
(insn 464 463 870 55 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:583 217 {*addsi_1}
     (nil))
(jump_insn 870 464 871 55 (set (pc)
        (label_ref 465)) sim2fitman_sup.cpp:583 654 {jump}
     (nil)
 -> 465)
;;  succ:       54 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 871 870 468)
;; basic block 56, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 55, next block 57, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 207
(code_label 468 871 469 56 100 "" [1 uses])
(note 469 468 470 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 470 469 471 56 (set (reg:SI 0 ax [orig:207 D.6576 ] [207])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:588 90 {*movsi_internal}
     (nil))
(insn 471 470 472 56 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:207 D.6576 ] [207])
            (const_int 2 [0x2]))) sim2fitman_sup.cpp:588 7 {*cmpsi_1}
     (nil))
(jump_insn 472 471 473 56 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 498)
            (pc))) sim2fitman_sup.cpp:588 612 {*jcc_1}
     (nil)
 -> 498)
;;  succ:       57 (FALLTHRU)
;;              60
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 57, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 56, next block 58, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       56 (FALLTHRU)
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 473 472 474 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 474 473 495 57 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:589 90 {*movsi_internal}
     (nil))
;;  succ:       58 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 58, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 57, next block 59, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       57 (FALLTHRU)
;;              59 [100.0%] 
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 495 474 475 58 104 "" [1 uses])
(note 475 495 476 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 476 475 477 58 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:589 7 {*cmpsi_1}
     (nil))
(jump_insn 477 476 478 58 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 498)
            (pc))) sim2fitman_sup.cpp:589 612 {*jcc_1}
     (nil)
 -> 498)
;;  succ:       60
;;              59 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 59, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 58, next block 60, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       58 (FALLTHRU)
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 208 209 210 211 212 213 214 335 336 337 338 339
(note 478 477 479 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 479 478 480 59 (set (reg:SI 1 dx [orig:208 D.6576 ] [208])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:590 90 {*movsi_internal}
     (nil))
(insn 480 479 481 59 (set (reg:SI 0 ax [335])
        (const_int 2 [0x2])) sim2fitman_sup.cpp:590 90 {*movsi_internal}
     (nil))
(insn 481 480 482 59 (parallel [
            (set (reg:SI 0 ax [orig:209 D.6576 ] [209])
                (minus:SI (reg:SI 0 ax [335])
                    (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:590 260 {*subsi_1}
     (nil))
(insn 482 481 927 59 (parallel [
            (set (reg:SI 1 dx [orig:210 D.6576 ] [210])
                (minus:SI (reg:SI 1 dx [orig:210 D.6576 ] [210])
                    (reg:SI 0 ax [orig:209 D.6576 ] [209])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:590 260 {*subsi_1}
     (nil))
(insn 927 482 483 59 (set (reg:SI 0 ax [orig:210 D.6576 ] [210])
        (reg:SI 1 dx [orig:210 D.6576 ] [210])) sim2fitman_sup.cpp:590 90 {*movsi_internal}
     (nil))
(insn 483 927 484 59 (set (reg/f:DI 1 dx [336])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:590 89 {*movdi_internal}
     (nil))
(insn 484 483 485 59 (set (reg:DI 0 ax [337])
        (sign_extend:DI (reg:SI 0 ax [orig:210 D.6576 ] [210]))) sim2fitman_sup.cpp:590 142 {*extendsidi2_rex64}
     (nil))
(insn 485 484 486 59 (set (reg:QI 0 ax [orig:211 D.6577 ] [211])
        (mem/j:QI (plus:DI (plus:DI (reg/f:DI 1 dx [336])
                    (reg:DI 0 ax [337]))
                (const_int 768 [0x300])) [0 io_filenames_70(D)->out S1 A8])) sim2fitman_sup.cpp:590 93 {*movqi_internal}
     (nil))
(insn 486 485 487 59 (set (reg:SI 0 ax [orig:212 D.6576 ] [212])
        (sign_extend:SI (reg:QI 0 ax [orig:211 D.6577 ] [211]))) sim2fitman_sup.cpp:590 148 {extendqisi2}
     (nil))
(insn 487 486 488 59 (set (reg:SI 5 di)
        (reg:SI 0 ax [orig:212 D.6576 ] [212])) sim2fitman_sup.cpp:590 90 {*movsi_internal}
     (nil))
(call_insn/i 488 487 490 59 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("tolower") [flags 0x41]  <function_decl 0x7f2bf2a80870 tolower>) [0 __builtin_tolower S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:590 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 490 488 491 59 (set (reg:QI 1 dx [orig:214 D.6577 ] [214])
        (reg:QI 0 ax [orig:213 D.6576 ] [213])) sim2fitman_sup.cpp:590 93 {*movqi_internal}
     (nil))
(insn 491 490 492 59 (set (reg:SI 0 ax [339])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:590 90 {*movsi_internal}
     (nil))
(insn 492 491 493 59 (set (reg:DI 0 ax [338])
        (sign_extend:DI (reg:SI 0 ax [339]))) sim2fitman_sup.cpp:590 142 {*extendsidi2_rex64}
     (nil))
(insn 493 492 494 59 (set (mem/j:QI (plus:DI (plus:DI (reg/f:DI 6 bp)
                    (reg:DI 0 ax [338]))
                (const_int -16 [0xfffffffffffffff0])) [0 uns_suf S1 A8])
        (reg:QI 1 dx [orig:214 D.6577 ] [214])) sim2fitman_sup.cpp:590 93 {*movqi_internal}
     (nil))
(insn 494 493 872 59 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -104 [0xffffffffffffff98])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:589 217 {*addsi_1}
     (nil))
(jump_insn 872 494 873 59 (set (pc)
        (label_ref 495)) sim2fitman_sup.cpp:589 654 {jump}
     (nil)
 -> 495)
;;  succ:       58 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 873 872 498)
;; basic block 60, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 59, next block 61, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       44
;;              54
;;              56
;;              58
;;              42
;;              39
;;              46
;;              51
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 498 873 499 60 96 "" [8 uses])
(note 499 498 500 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 500 499 501 60 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -128 [0xffffffffffffff80])) [0 s_u_out+0 S4 A32])
            (const_int 0 [0]))) sim2fitman_sup.cpp:595 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 501 500 502 60 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 505)
            (pc))) sim2fitman_sup.cpp:595 612 {*jcc_1}
     (nil)
 -> 505)
;;  succ:       62
;;              61 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 61, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 60, next block 62, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       60 (FALLTHRU)
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 502 501 503 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 503 502 504 61 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -128 [0xffffffffffffff80])) [0 s_u_out+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:595 7 {*cmpsi_1}
     (nil))
(jump_insn 504 503 505 61 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 665)
            (pc))) sim2fitman_sup.cpp:595 612 {*jcc_1}
     (nil)
 -> 665)
;;  succ:       62 (FALLTHRU)
;;              78
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 62, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 61, next block 63, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       60
;;              61 (FALLTHRU)
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 215 340
(code_label 505 504 506 62 105 "" [1 uses])
(note 506 505 507 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 507 506 508 62 (parallel [
            (set (reg:DI 0 ax [340])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:598 218 {*adddi_1}
     (nil))
(insn 508 507 509 62 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC52") [flags 0x2]  <var_decl 0x7f2bf25ce630 *.LC52>)) sim2fitman_sup.cpp:598 89 {*movdi_internal}
     (nil))
(insn 509 508 510 62 (set (reg:DI 5 di)
        (reg:DI 0 ax [340])) sim2fitman_sup.cpp:598 89 {*movdi_internal}
     (nil))
(call_insn/i 510 509 512 62 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:598 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 512 510 513 62 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:215 D.6576 ] [215])
            (const_int 0 [0]))) sim2fitman_sup.cpp:598 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 513 512 514 62 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 573)
            (pc))) sim2fitman_sup.cpp:598 612 {*jcc_1}
     (nil)
 -> 573)
;;  succ:       63 (FALLTHRU)
;;              68
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 63, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 62, next block 64, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       62 (FALLTHRU)
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 216 341
(note 514 513 515 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 515 514 516 63 (parallel [
            (set (reg:DI 0 ax [341])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:599 218 {*adddi_1}
     (nil))
(insn 516 515 517 63 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC53") [flags 0x2]  <var_decl 0x7f2bf25ce6c0 *.LC53>)) sim2fitman_sup.cpp:599 89 {*movdi_internal}
     (nil))
(insn 517 516 518 63 (set (reg:DI 5 di)
        (reg:DI 0 ax [341])) sim2fitman_sup.cpp:599 89 {*movdi_internal}
     (nil))
(call_insn/i 518 517 520 63 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:599 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 520 518 521 63 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:216 D.6576 ] [216])
            (const_int 0 [0]))) sim2fitman_sup.cpp:599 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 521 520 522 63 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 535)
            (pc))) sim2fitman_sup.cpp:599 612 {*jcc_1}
     (nil)
 -> 535)
;;  succ:       64 (FALLTHRU)
;;              65
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 64, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 63, next block 65, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       63 (FALLTHRU)
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 217 218 342 343 346 347
(note 522 521 523 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 523 522 524 64 (set (reg:SI 0 ax [orig:217 D.6576 ] [217])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:600 90 {*movsi_internal}
     (nil))
(insn 524 523 525 64 (parallel [
            (set (reg:SI 0 ax [orig:218 D.6576 ] [218])
                (plus:SI (reg:SI 0 ax [orig:217 D.6576 ] [217])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:600 217 {*addsi_1}
     (nil))
(insn 525 524 526 64 (set (reg:DI 0 ax [342])
        (sign_extend:DI (reg:SI 0 ax [orig:218 D.6576 ] [218]))) sim2fitman_sup.cpp:600 142 {*extendsidi2_rex64}
     (nil))
(insn 526 525 530 64 (parallel [
            (set (reg:DI 1 dx [343])
                (plus:DI (reg:DI 0 ax [342])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:600 218 {*adddi_1}
     (nil))
(insn 530 526 531 64 (set (reg/f:DI 0 ax [347])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:600 89 {*movdi_internal}
     (nil))
(insn 531 530 532 64 (parallel [
            (set (reg:DI 0 ax [346])
                (plus:DI (reg/f:DI 0 ax [347])
                    (reg:DI 1 dx [343])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:600 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (reg:DI 1 dx [343]))
        (nil)))
(insn 532 531 874 64 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])
        (reg:DI 0 ax [346])) sim2fitman_sup.cpp:600 89 {*movdi_internal}
     (nil))
(jump_insn 874 532 875 64 (set (pc)
        (label_ref 628)) 654 {jump}
     (nil)
 -> 628)
;;  succ:       73 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 875 874 535)
;; basic block 65, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 64, next block 66, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       63
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 219 348
(code_label 535 875 536 65 108 "" [1 uses])
(note 536 535 537 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 537 536 538 65 (parallel [
            (set (reg:DI 0 ax [348])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:601 218 {*adddi_1}
     (nil))
(insn 538 537 539 65 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC54") [flags 0x2]  <var_decl 0x7f2bf25ce750 *.LC54>)) sim2fitman_sup.cpp:601 89 {*movdi_internal}
     (nil))
(insn 539 538 540 65 (set (reg:DI 5 di)
        (reg:DI 0 ax [348])) sim2fitman_sup.cpp:601 89 {*movdi_internal}
     (nil))
(call_insn/i 540 539 542 65 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:601 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 542 540 543 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:219 D.6576 ] [219])
            (const_int 0 [0]))) sim2fitman_sup.cpp:601 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 543 542 544 65 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 557)
            (pc))) sim2fitman_sup.cpp:601 612 {*jcc_1}
     (nil)
 -> 557)
;;  succ:       66 (FALLTHRU)
;;              67
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 66, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 65, next block 67, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65 (FALLTHRU)
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 220 221 349 350 353 354
(note 544 543 545 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 545 544 546 66 (set (reg:SI 0 ax [orig:220 D.6576 ] [220])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:602 90 {*movsi_internal}
     (nil))
(insn 546 545 547 66 (parallel [
            (set (reg:SI 0 ax [orig:221 D.6576 ] [221])
                (plus:SI (reg:SI 0 ax [orig:220 D.6576 ] [220])
                    (const_int -6 [0xfffffffffffffffa])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:602 217 {*addsi_1}
     (nil))
(insn 547 546 548 66 (set (reg:DI 0 ax [349])
        (sign_extend:DI (reg:SI 0 ax [orig:221 D.6576 ] [221]))) sim2fitman_sup.cpp:602 142 {*extendsidi2_rex64}
     (nil))
(insn 548 547 552 66 (parallel [
            (set (reg:DI 1 dx [350])
                (plus:DI (reg:DI 0 ax [349])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:602 218 {*adddi_1}
     (nil))
(insn 552 548 553 66 (set (reg/f:DI 0 ax [354])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:602 89 {*movdi_internal}
     (nil))
(insn 553 552 554 66 (parallel [
            (set (reg:DI 0 ax [353])
                (plus:DI (reg/f:DI 0 ax [354])
                    (reg:DI 1 dx [350])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:602 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (reg:DI 1 dx [350]))
        (nil)))
(insn 554 553 876 66 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])
        (reg:DI 0 ax [353])) sim2fitman_sup.cpp:602 89 {*movdi_internal}
     (nil))
(jump_insn 876 554 877 66 (set (pc)
        (label_ref 628)) 654 {jump}
     (nil)
 -> 628)
;;  succ:       73 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 877 876 557)
;; basic block 67, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 66, next block 68, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 222 223 355 356 359 360
(code_label 557 877 558 67 110 "" [1 uses])
(note 558 557 559 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 559 558 560 67 (set (reg:SI 0 ax [orig:222 D.6576 ] [222])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:604 90 {*movsi_internal}
     (nil))
(insn 560 559 561 67 (parallel [
            (set (reg:SI 0 ax [orig:223 D.6576 ] [223])
                (plus:SI (reg:SI 0 ax [orig:222 D.6576 ] [222])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:604 217 {*addsi_1}
     (nil))
(insn 561 560 562 67 (set (reg:DI 0 ax [355])
        (sign_extend:DI (reg:SI 0 ax [orig:223 D.6576 ] [223]))) sim2fitman_sup.cpp:604 142 {*extendsidi2_rex64}
     (nil))
(insn 562 561 566 67 (parallel [
            (set (reg:DI 1 dx [356])
                (plus:DI (reg:DI 0 ax [355])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:604 218 {*adddi_1}
     (nil))
(insn 566 562 567 67 (set (reg/f:DI 0 ax [360])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:604 89 {*movdi_internal}
     (nil))
(insn 567 566 568 67 (parallel [
            (set (reg:DI 0 ax [359])
                (plus:DI (reg/f:DI 0 ax [360])
                    (reg:DI 1 dx [356])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:604 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (reg:DI 1 dx [356]))
        (nil)))
(insn 568 567 878 67 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])
        (reg:DI 0 ax [359])) sim2fitman_sup.cpp:604 89 {*movdi_internal}
     (nil))
(jump_insn 878 568 879 67 (set (pc)
        (label_ref 628)) 654 {jump}
     (nil)
 -> 628)
;;  succ:       73 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 879 878 573)
;; basic block 68, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 67, next block 69, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       62
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 224 361
(code_label 573 879 574 68 107 "" [1 uses])
(note 574 573 575 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 575 574 576 68 (parallel [
            (set (reg:DI 0 ax [361])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:607 218 {*adddi_1}
     (nil))
(insn 576 575 577 68 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC53") [flags 0x2]  <var_decl 0x7f2bf25ce6c0 *.LC53>)) sim2fitman_sup.cpp:607 89 {*movdi_internal}
     (nil))
(insn 577 576 578 68 (set (reg:DI 5 di)
        (reg:DI 0 ax [361])) sim2fitman_sup.cpp:607 89 {*movdi_internal}
     (nil))
(call_insn/i 578 577 580 68 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:607 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 580 578 581 68 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:224 D.6576 ] [224])
            (const_int 0 [0]))) sim2fitman_sup.cpp:607 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 581 580 582 68 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 595)
            (pc))) sim2fitman_sup.cpp:607 612 {*jcc_1}
     (nil)
 -> 595)
;;  succ:       69 (FALLTHRU)
;;              70
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 69, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 68, next block 70, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       68 (FALLTHRU)
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 225 226 362 363 366 367
(note 582 581 583 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 583 582 584 69 (set (reg:SI 0 ax [orig:225 D.6576 ] [225])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:608 90 {*movsi_internal}
     (nil))
(insn 584 583 585 69 (parallel [
            (set (reg:SI 0 ax [orig:226 D.6576 ] [226])
                (plus:SI (reg:SI 0 ax [orig:225 D.6576 ] [225])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:608 217 {*addsi_1}
     (nil))
(insn 585 584 586 69 (set (reg:DI 0 ax [362])
        (sign_extend:DI (reg:SI 0 ax [orig:226 D.6576 ] [226]))) sim2fitman_sup.cpp:608 142 {*extendsidi2_rex64}
     (nil))
(insn 586 585 590 69 (parallel [
            (set (reg:DI 1 dx [363])
                (plus:DI (reg:DI 0 ax [362])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:608 218 {*adddi_1}
     (nil))
(insn 590 586 591 69 (set (reg/f:DI 0 ax [367])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:608 89 {*movdi_internal}
     (nil))
(insn 591 590 592 69 (parallel [
            (set (reg:DI 0 ax [366])
                (plus:DI (reg/f:DI 0 ax [367])
                    (reg:DI 1 dx [363])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:608 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (reg:DI 1 dx [363]))
        (nil)))
(insn 592 591 880 69 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])
        (reg:DI 0 ax [366])) sim2fitman_sup.cpp:608 89 {*movdi_internal}
     (nil))
(jump_insn 880 592 881 69 (set (pc)
        (label_ref 628)) 654 {jump}
     (nil)
 -> 628)
;;  succ:       73 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 881 880 595)
;; basic block 70, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 69, next block 71, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       68
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 227 368
(code_label 595 881 596 70 112 "" [1 uses])
(note 596 595 597 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 597 596 598 70 (parallel [
            (set (reg:DI 0 ax [368])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:609 218 {*adddi_1}
     (nil))
(insn 598 597 599 70 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC54") [flags 0x2]  <var_decl 0x7f2bf25ce750 *.LC54>)) sim2fitman_sup.cpp:609 89 {*movdi_internal}
     (nil))
(insn 599 598 600 70 (set (reg:DI 5 di)
        (reg:DI 0 ax [368])) sim2fitman_sup.cpp:609 89 {*movdi_internal}
     (nil))
(call_insn/i 600 599 602 70 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:609 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 602 600 603 70 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:227 D.6576 ] [227])
            (const_int 0 [0]))) sim2fitman_sup.cpp:609 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 603 602 604 70 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 617)
            (pc))) sim2fitman_sup.cpp:609 612 {*jcc_1}
     (nil)
 -> 617)
;;  succ:       71 (FALLTHRU)
;;              72
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 71, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 70, next block 72, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       70 (FALLTHRU)
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 228 229 369 370 373 374
(note 604 603 605 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 605 604 606 71 (set (reg:SI 0 ax [orig:228 D.6576 ] [228])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:610 90 {*movsi_internal}
     (nil))
(insn 606 605 607 71 (parallel [
            (set (reg:SI 0 ax [orig:229 D.6576 ] [229])
                (plus:SI (reg:SI 0 ax [orig:228 D.6576 ] [228])
                    (const_int -2 [0xfffffffffffffffe])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:610 217 {*addsi_1}
     (nil))
(insn 607 606 608 71 (set (reg:DI 0 ax [369])
        (sign_extend:DI (reg:SI 0 ax [orig:229 D.6576 ] [229]))) sim2fitman_sup.cpp:610 142 {*extendsidi2_rex64}
     (nil))
(insn 608 607 612 71 (parallel [
            (set (reg:DI 1 dx [370])
                (plus:DI (reg:DI 0 ax [369])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:610 218 {*adddi_1}
     (nil))
(insn 612 608 613 71 (set (reg/f:DI 0 ax [374])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:610 89 {*movdi_internal}
     (nil))
(insn 613 612 614 71 (parallel [
            (set (reg:DI 0 ax [373])
                (plus:DI (reg/f:DI 0 ax [374])
                    (reg:DI 1 dx [370])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:610 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (reg:DI 1 dx [370]))
        (nil)))
(insn 614 613 882 71 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])
        (reg:DI 0 ax [373])) sim2fitman_sup.cpp:610 89 {*movdi_internal}
     (nil))
(jump_insn 882 614 883 71 (set (pc)
        (label_ref 628)) 654 {jump}
     (nil)
 -> 628)
;;  succ:       73 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 883 882 617)
;; basic block 72, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 71, next block 73, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       70
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 230 375 376 379 380
(code_label 617 883 618 72 113 "" [1 uses])
(note 618 617 619 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 619 618 620 72 (set (reg:SI 0 ax [orig:230 D.6576 ] [230])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 filename_length+0 S4 A64])) sim2fitman_sup.cpp:612 90 {*movsi_internal}
     (nil))
(insn 620 619 621 72 (set (reg:DI 0 ax [375])
        (sign_extend:DI (reg:SI 0 ax [orig:230 D.6576 ] [230]))) sim2fitman_sup.cpp:612 142 {*extendsidi2_rex64}
     (nil))
(insn 621 620 625 72 (parallel [
            (set (reg:DI 1 dx [376])
                (plus:DI (reg:DI 0 ax [375])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:612 218 {*adddi_1}
     (nil))
(insn 625 621 626 72 (set (reg/f:DI 0 ax [380])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:612 89 {*movdi_internal}
     (nil))
(insn 626 625 627 72 (parallel [
            (set (reg:DI 0 ax [379])
                (plus:DI (reg/f:DI 0 ax [380])
                    (reg:DI 1 dx [376])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:612 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (reg:DI 1 dx [376]))
        (nil)))
(insn 627 626 628 72 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])
        (reg:DI 0 ax [379])) sim2fitman_sup.cpp:612 89 {*movdi_internal}
     (nil))
;;  succ:       73 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 73, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 72, next block 74, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       66 [100.0%] 
;;              67 [100.0%] 
;;              69 [100.0%] 
;;              72 (FALLTHRU)
;;              64 [100.0%] 
;;              71 [100.0%] 
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 231 381 382
(code_label 628 627 629 73 111 "" [5 uses])
(note 629 628 630 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 630 629 631 73 (set (reg/f:DI 0 ax [381])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])) sim2fitman_sup.cpp:616 89 {*movdi_internal}
     (nil))
(insn 631 630 632 73 (set (mem:SI (reg/f:DI 0 ax [381]) [0 MEM[(void *)fname_suffix_2]+0 S4 A8])
        (const_int 1680765791 [0x642e735f])) sim2fitman_sup.cpp:616 90 {*movsi_internal}
     (nil))
(insn 632 631 633 73 (set (mem:HI (plus:DI (reg/f:DI 0 ax [381])
                (const_int 4 [0x4])) [0 MEM[(void *)fname_suffix_2]+4 S2 A8])
        (const_int 29793 [0x7461])) sim2fitman_sup.cpp:616 92 {*movhi_internal}
     (nil))
(insn 633 632 634 73 (set (mem:QI (plus:DI (reg/f:DI 0 ax [381])
                (const_int 6 [0x6])) [0 MEM[(void *)fname_suffix_2]+6 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:616 93 {*movqi_internal}
     (nil))
(insn 634 633 635 73 (set (reg:QI 0 ax [382])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -124 [0xffffffffffffff84])) [0 overwrite+0 S1 A32])) sim2fitman_sup.cpp:618 93 {*movqi_internal}
     (nil))
(insn 635 634 636 73 (parallel [
            (set (reg:QI 0 ax [orig:231 D.6578 ] [231])
                (xor:QI (reg:QI 0 ax [382])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:618 406 {*xorqi_1}
     (expr_list:REG_EQUAL (xor:QI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                    (const_int -124 [0xffffffffffffff84])) [0 overwrite+0 S1 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 636 635 637 73 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:231 D.6578 ] [231])
            (const_int 0 [0]))) sim2fitman_sup.cpp:618 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 637 636 638 73 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 657)
            (pc))) sim2fitman_sup.cpp:618 612 {*jcc_1}
     (nil)
 -> 657)
;;  succ:       74 (FALLTHRU)
;;              76
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 74, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 73, next block 75, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       73 (FALLTHRU)
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 232 233 234 383
(note 638 637 639 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 639 638 640 74 (set (reg/f:DI 0 ax [383])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:620 89 {*movdi_internal}
     (nil))
(insn 640 639 641 74 (parallel [
            (set (reg/f:DI 0 ax [orig:232 D.6574 ] [232])
                (plus:DI (reg/f:DI 0 ax [383])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:620 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (const_int 512 [0x200]))
        (nil)))
(insn 641 640 642 74 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC55") [flags 0x2]  <var_decl 0x7f2bf25ce7e0 *.LC55>)) sim2fitman_sup.cpp:620 89 {*movdi_internal}
     (nil))
(insn 642 641 643 74 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:232 D.6574 ] [232])) sim2fitman_sup.cpp:620 89 {*movdi_internal}
     (nil))
(call_insn 643 642 645 74 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f2bf2836510 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:620 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 645 643 646 74 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 check_file+0 S8 A64])
        (reg/f:DI 0 ax [orig:233 D.6579 ] [233])) sim2fitman_sup.cpp:620 89 {*movdi_internal}
     (nil))
(insn 646 645 647 74 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                    (const_int -88 [0xffffffffffffffa8])) [0 check_file+0 S8 A64])
            (const_int 0 [0]))) sim2fitman_sup.cpp:620 4 {*cmpdi_ccno_1}
     (nil))
(insn 647 646 648 74 (set (reg:QI 0 ax [orig:234 D.6578 ] [234])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) sim2fitman_sup.cpp:620 607 {*setcc_qi}
     (nil))
(insn 648 647 649 74 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:234 D.6578 ] [234])
            (const_int 0 [0]))) sim2fitman_sup.cpp:620 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 649 648 650 74 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 657)
            (pc))) sim2fitman_sup.cpp:620 612 {*jcc_1}
     (nil)
 -> 657)
;;  succ:       75 (FALLTHRU)
;;              76
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 75, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 74, next block 76, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       74 (FALLTHRU)
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 235 384 385
(note 650 649 651 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 651 650 652 75 (set (reg/f:DI 0 ax [384])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:624 89 {*movdi_internal}
     (nil))
(insn 652 651 653 75 (parallel [
            (set (reg/f:DI 1 dx [orig:235 D.6574 ] [235])
                (plus:DI (reg/f:DI 0 ax [384])
                    (const_int 512 [0x200])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:624 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (const_int 512 [0x200]))
        (nil)))
(insn 653 652 654 75 (set (reg:SI 0 ax [385])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 s_u_out+0 S4 A32])) sim2fitman_sup.cpp:624 90 {*movsi_internal}
     (nil))
(insn 654 653 655 75 (set (reg:SI 4 si)
        (reg:SI 0 ax [385])) sim2fitman_sup.cpp:624 90 {*movsi_internal}
     (nil))
(insn 655 654 656 75 (set (reg:DI 5 di)
        (reg/f:DI 1 dx [orig:235 D.6574 ] [235])) sim2fitman_sup.cpp:624 89 {*movdi_internal}
     (nil))
(call_insn 656 655 657 75 (call (mem:QI (symbol_ref:DI ("_Z12cond_exit_03Pci") [flags 0x41]  <function_decl 0x7f2bf2978948 cond_exit_03>) [0 cond_exit_03 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:624 660 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
;;  succ:       76 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 76, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 75, next block 77, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       73
;;              75 (FALLTHRU)
;;              74
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 657 656 658 76 114 "" [2 uses])
(note 658 657 659 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 659 658 660 76 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                    (const_int -88 [0xffffffffffffffa8])) [0 check_file+0 S8 A64])
            (const_int 0 [0]))) sim2fitman_sup.cpp:628 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 660 659 661 76 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 665)
            (pc))) sim2fitman_sup.cpp:628 612 {*jcc_1}
     (nil)
 -> 665)
;;  succ:       77 (FALLTHRU)
;;              78
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 77, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 76, next block 78, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       76 (FALLTHRU)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 386
(note 661 660 662 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 662 661 663 77 (set (reg:DI 0 ax [386])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 check_file+0 S8 A64])) sim2fitman_sup.cpp:629 89 {*movdi_internal}
     (nil))
(insn 663 662 664 77 (set (reg:DI 5 di)
        (reg:DI 0 ax [386])) sim2fitman_sup.cpp:629 89 {*movdi_internal}
     (nil))
(call_insn 664 663 665 77 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x7f2bf28361b0 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:629 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       78 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 78, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 77, next block 79, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       61
;;              76
;;              77 (FALLTHRU)
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 665 664 666 78 106 "" [2 uses])
(note 666 665 667 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 667 666 668 78 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -128 [0xffffffffffffff80])) [0 s_u_out+0 S4 A32])
            (const_int 0 [0]))) sim2fitman_sup.cpp:633 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 668 667 669 78 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 672)
            (pc))) sim2fitman_sup.cpp:633 612 {*jcc_1}
     (nil)
 -> 672)
;;  succ:       80
;;              79 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 79, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 78, next block 80, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       78 (FALLTHRU)
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(note 669 668 670 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 670 669 671 79 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -128 [0xffffffffffffff80])) [0 s_u_out+0 S4 A32])
            (const_int 2 [0x2]))) sim2fitman_sup.cpp:633 7 {*cmpsi_1}
     (nil))
(jump_insn 671 670 672 79 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 897)
            (pc))) sim2fitman_sup.cpp:633 612 {*jcc_1}
     (nil)
 -> 897)
;;  succ:       80 (FALLTHRU)
;;              100
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 80, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 79, next block 81, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       78
;;              79 (FALLTHRU)
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 236 387
(code_label 672 671 673 80 115 "" [1 uses])
(note 673 672 674 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 674 673 675 80 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:635 89 {*movdi_internal}
     (nil))
(insn 675 674 676 80 (parallel [
            (set (reg:DI 0 ax [387])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:637 218 {*adddi_1}
     (nil))
(insn 676 675 677 80 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC52") [flags 0x2]  <var_decl 0x7f2bf25ce630 *.LC52>)) sim2fitman_sup.cpp:637 89 {*movdi_internal}
     (nil))
(insn 677 676 678 80 (set (reg:DI 5 di)
        (reg:DI 0 ax [387])) sim2fitman_sup.cpp:637 89 {*movdi_internal}
     (nil))
(call_insn/i 678 677 680 80 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:637 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 680 678 681 80 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:236 D.6576 ] [236])
            (const_int 0 [0]))) sim2fitman_sup.cpp:637 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 681 680 682 80 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 741)
            (pc))) sim2fitman_sup.cpp:637 612 {*jcc_1}
     (nil)
 -> 741)
;;  succ:       81 (FALLTHRU)
;;              86
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 81, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 80, next block 82, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       80 (FALLTHRU)
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 237 388
(note 682 681 683 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 683 682 684 81 (parallel [
            (set (reg:DI 0 ax [388])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:638 218 {*adddi_1}
     (nil))
(insn 684 683 685 81 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC53") [flags 0x2]  <var_decl 0x7f2bf25ce6c0 *.LC53>)) sim2fitman_sup.cpp:638 89 {*movdi_internal}
     (nil))
(insn 685 684 686 81 (set (reg:DI 5 di)
        (reg:DI 0 ax [388])) sim2fitman_sup.cpp:638 89 {*movdi_internal}
     (nil))
(call_insn/i 686 685 688 81 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:638 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 688 686 689 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:237 D.6576 ] [237])
            (const_int 0 [0]))) sim2fitman_sup.cpp:638 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 689 688 690 81 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 703)
            (pc))) sim2fitman_sup.cpp:638 612 {*jcc_1}
     (nil)
 -> 703)
;;  succ:       82 (FALLTHRU)
;;              83
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 82, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 81, next block 83, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       81 (FALLTHRU)
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 238 239 389 390 393 394
(note 690 689 691 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 691 690 692 82 (set (reg:SI 0 ax [orig:238 D.6576 ] [238])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:639 90 {*movsi_internal}
     (nil))
(insn 692 691 693 82 (parallel [
            (set (reg:SI 0 ax [orig:239 D.6576 ] [239])
                (plus:SI (reg:SI 0 ax [orig:238 D.6576 ] [238])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:639 217 {*addsi_1}
     (nil))
(insn 693 692 694 82 (set (reg:DI 0 ax [389])
        (sign_extend:DI (reg:SI 0 ax [orig:239 D.6576 ] [239]))) sim2fitman_sup.cpp:639 142 {*extendsidi2_rex64}
     (nil))
(insn 694 693 698 82 (parallel [
            (set (reg:DI 1 dx [390])
                (plus:DI (reg:DI 0 ax [389])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:639 218 {*adddi_1}
     (nil))
(insn 698 694 699 82 (set (reg/f:DI 0 ax [394])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:639 89 {*movdi_internal}
     (nil))
(insn 699 698 700 82 (parallel [
            (set (reg:DI 0 ax [393])
                (plus:DI (reg/f:DI 0 ax [394])
                    (reg:DI 1 dx [390])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:639 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (reg:DI 1 dx [390]))
        (nil)))
(insn 700 699 884 82 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])
        (reg:DI 0 ax [393])) sim2fitman_sup.cpp:639 89 {*movdi_internal}
     (nil))
(jump_insn 884 700 885 82 (set (pc)
        (label_ref 796)) 654 {jump}
     (nil)
 -> 796)
;;  succ:       91 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 885 884 703)
;; basic block 83, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 82, next block 84, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       81
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 240 395
(code_label 703 885 704 83 118 "" [1 uses])
(note 704 703 705 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 705 704 706 83 (parallel [
            (set (reg:DI 0 ax [395])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:640 218 {*adddi_1}
     (nil))
(insn 706 705 707 83 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC54") [flags 0x2]  <var_decl 0x7f2bf25ce750 *.LC54>)) sim2fitman_sup.cpp:640 89 {*movdi_internal}
     (nil))
(insn 707 706 708 83 (set (reg:DI 5 di)
        (reg:DI 0 ax [395])) sim2fitman_sup.cpp:640 89 {*movdi_internal}
     (nil))
(call_insn/i 708 707 710 83 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:640 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 710 708 711 83 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:240 D.6576 ] [240])
            (const_int 0 [0]))) sim2fitman_sup.cpp:640 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 711 710 712 83 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 725)
            (pc))) sim2fitman_sup.cpp:640 612 {*jcc_1}
     (nil)
 -> 725)
;;  succ:       84 (FALLTHRU)
;;              85
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 84, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 83, next block 85, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       83 (FALLTHRU)
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 241 242 396 397 400 401
(note 712 711 713 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 713 712 714 84 (set (reg:SI 0 ax [orig:241 D.6576 ] [241])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:641 90 {*movsi_internal}
     (nil))
(insn 714 713 715 84 (parallel [
            (set (reg:SI 0 ax [orig:242 D.6576 ] [242])
                (plus:SI (reg:SI 0 ax [orig:241 D.6576 ] [241])
                    (const_int -6 [0xfffffffffffffffa])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:641 217 {*addsi_1}
     (nil))
(insn 715 714 716 84 (set (reg:DI 0 ax [396])
        (sign_extend:DI (reg:SI 0 ax [orig:242 D.6576 ] [242]))) sim2fitman_sup.cpp:641 142 {*extendsidi2_rex64}
     (nil))
(insn 716 715 720 84 (parallel [
            (set (reg:DI 1 dx [397])
                (plus:DI (reg:DI 0 ax [396])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:641 218 {*adddi_1}
     (nil))
(insn 720 716 721 84 (set (reg/f:DI 0 ax [401])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:641 89 {*movdi_internal}
     (nil))
(insn 721 720 722 84 (parallel [
            (set (reg:DI 0 ax [400])
                (plus:DI (reg/f:DI 0 ax [401])
                    (reg:DI 1 dx [397])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:641 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (reg:DI 1 dx [397]))
        (nil)))
(insn 722 721 886 84 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])
        (reg:DI 0 ax [400])) sim2fitman_sup.cpp:641 89 {*movdi_internal}
     (nil))
(jump_insn 886 722 887 84 (set (pc)
        (label_ref 796)) 654 {jump}
     (nil)
 -> 796)
;;  succ:       91 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 887 886 725)
;; basic block 85, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 84, next block 86, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       83
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 243 244 402 403 406 407
(code_label 725 887 726 85 120 "" [1 uses])
(note 726 725 727 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 727 726 728 85 (set (reg:SI 0 ax [orig:243 D.6576 ] [243])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:643 90 {*movsi_internal}
     (nil))
(insn 728 727 729 85 (parallel [
            (set (reg:SI 0 ax [orig:244 D.6576 ] [244])
                (plus:SI (reg:SI 0 ax [orig:243 D.6576 ] [243])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:643 217 {*addsi_1}
     (nil))
(insn 729 728 730 85 (set (reg:DI 0 ax [402])
        (sign_extend:DI (reg:SI 0 ax [orig:244 D.6576 ] [244]))) sim2fitman_sup.cpp:643 142 {*extendsidi2_rex64}
     (nil))
(insn 730 729 734 85 (parallel [
            (set (reg:DI 1 dx [403])
                (plus:DI (reg:DI 0 ax [402])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:643 218 {*adddi_1}
     (nil))
(insn 734 730 735 85 (set (reg/f:DI 0 ax [407])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:643 89 {*movdi_internal}
     (nil))
(insn 735 734 736 85 (parallel [
            (set (reg:DI 0 ax [406])
                (plus:DI (reg/f:DI 0 ax [407])
                    (reg:DI 1 dx [403])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:643 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (reg:DI 1 dx [403]))
        (nil)))
(insn 736 735 888 85 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])
        (reg:DI 0 ax [406])) sim2fitman_sup.cpp:643 89 {*movdi_internal}
     (nil))
(jump_insn 888 736 889 85 (set (pc)
        (label_ref 796)) 654 {jump}
     (nil)
 -> 796)
;;  succ:       91 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 889 888 741)
;; basic block 86, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 85, next block 87, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       80
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 245 408
(code_label 741 889 742 86 117 "" [1 uses])
(note 742 741 743 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 743 742 744 86 (parallel [
            (set (reg:DI 0 ax [408])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:646 218 {*adddi_1}
     (nil))
(insn 744 743 745 86 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC53") [flags 0x2]  <var_decl 0x7f2bf25ce6c0 *.LC53>)) sim2fitman_sup.cpp:646 89 {*movdi_internal}
     (nil))
(insn 745 744 746 86 (set (reg:DI 5 di)
        (reg:DI 0 ax [408])) sim2fitman_sup.cpp:646 89 {*movdi_internal}
     (nil))
(call_insn/i 746 745 748 86 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:646 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 748 746 749 86 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:245 D.6576 ] [245])
            (const_int 0 [0]))) sim2fitman_sup.cpp:646 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 749 748 750 86 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 763)
            (pc))) sim2fitman_sup.cpp:646 612 {*jcc_1}
     (nil)
 -> 763)
;;  succ:       87 (FALLTHRU)
;;              88
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 87, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 86, next block 88, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       86 (FALLTHRU)
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 246 247 409 410 413 414
(note 750 749 751 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 751 750 752 87 (set (reg:SI 0 ax [orig:246 D.6576 ] [246])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:647 90 {*movsi_internal}
     (nil))
(insn 752 751 753 87 (parallel [
            (set (reg:SI 0 ax [orig:247 D.6576 ] [247])
                (plus:SI (reg:SI 0 ax [orig:246 D.6576 ] [246])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:647 217 {*addsi_1}
     (nil))
(insn 753 752 754 87 (set (reg:DI 0 ax [409])
        (sign_extend:DI (reg:SI 0 ax [orig:247 D.6576 ] [247]))) sim2fitman_sup.cpp:647 142 {*extendsidi2_rex64}
     (nil))
(insn 754 753 758 87 (parallel [
            (set (reg:DI 1 dx [410])
                (plus:DI (reg:DI 0 ax [409])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:647 218 {*adddi_1}
     (nil))
(insn 758 754 759 87 (set (reg/f:DI 0 ax [414])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:647 89 {*movdi_internal}
     (nil))
(insn 759 758 760 87 (parallel [
            (set (reg:DI 0 ax [413])
                (plus:DI (reg/f:DI 0 ax [414])
                    (reg:DI 1 dx [410])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:647 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (reg:DI 1 dx [410]))
        (nil)))
(insn 760 759 890 87 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])
        (reg:DI 0 ax [413])) sim2fitman_sup.cpp:647 89 {*movdi_internal}
     (nil))
(jump_insn 890 760 891 87 (set (pc)
        (label_ref 796)) 654 {jump}
     (nil)
 -> 796)
;;  succ:       91 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 891 890 763)
;; basic block 88, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 87, next block 89, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       86
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 248 415
(code_label 763 891 764 88 122 "" [1 uses])
(note 764 763 765 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 765 764 766 88 (parallel [
            (set (reg:DI 0 ax [415])
                (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:648 218 {*adddi_1}
     (nil))
(insn 766 765 767 88 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC54") [flags 0x2]  <var_decl 0x7f2bf25ce750 *.LC54>)) sim2fitman_sup.cpp:648 89 {*movdi_internal}
     (nil))
(insn 767 766 768 88 (set (reg:DI 5 di)
        (reg:DI 0 ax [415])) sim2fitman_sup.cpp:648 89 {*movdi_internal}
     (nil))
(call_insn/i 768 767 770 88 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7f2bf2a6a360 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:648 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 770 768 771 88 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [orig:248 D.6576 ] [248])
            (const_int 0 [0]))) sim2fitman_sup.cpp:648 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 771 770 772 88 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 785)
            (pc))) sim2fitman_sup.cpp:648 612 {*jcc_1}
     (nil)
 -> 785)
;;  succ:       89 (FALLTHRU)
;;              90
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 89, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 88, next block 90, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       88 (FALLTHRU)
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 249 250 416 417 420 421
(note 772 771 773 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 773 772 774 89 (set (reg:SI 0 ax [orig:249 D.6576 ] [249])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:649 90 {*movsi_internal}
     (nil))
(insn 774 773 775 89 (parallel [
            (set (reg:SI 0 ax [orig:250 D.6576 ] [250])
                (plus:SI (reg:SI 0 ax [orig:249 D.6576 ] [249])
                    (const_int -2 [0xfffffffffffffffe])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:649 217 {*addsi_1}
     (nil))
(insn 775 774 776 89 (set (reg:DI 0 ax [416])
        (sign_extend:DI (reg:SI 0 ax [orig:250 D.6576 ] [250]))) sim2fitman_sup.cpp:649 142 {*extendsidi2_rex64}
     (nil))
(insn 776 775 780 89 (parallel [
            (set (reg:DI 1 dx [417])
                (plus:DI (reg:DI 0 ax [416])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:649 218 {*adddi_1}
     (nil))
(insn 780 776 781 89 (set (reg/f:DI 0 ax [421])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:649 89 {*movdi_internal}
     (nil))
(insn 781 780 782 89 (parallel [
            (set (reg:DI 0 ax [420])
                (plus:DI (reg/f:DI 0 ax [421])
                    (reg:DI 1 dx [417])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:649 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (reg:DI 1 dx [417]))
        (nil)))
(insn 782 781 892 89 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])
        (reg:DI 0 ax [420])) sim2fitman_sup.cpp:649 89 {*movdi_internal}
     (nil))
(jump_insn 892 782 893 89 (set (pc)
        (label_ref 796)) 654 {jump}
     (nil)
 -> 796)
;;  succ:       91 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 893 892 785)
;; basic block 90, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 89, next block 91, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       88
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 251 422 423 426 427
(code_label 785 893 786 90 123 "" [1 uses])
(note 786 785 787 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 787 786 788 90 (set (reg:SI 0 ax [orig:251 D.6576 ] [251])
        (mem/j/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 filename_length+4 S4 A32])) sim2fitman_sup.cpp:651 90 {*movsi_internal}
     (nil))
(insn 788 787 789 90 (set (reg:DI 0 ax [422])
        (sign_extend:DI (reg:SI 0 ax [orig:251 D.6576 ] [251]))) sim2fitman_sup.cpp:651 142 {*extendsidi2_rex64}
     (nil))
(insn 789 788 793 90 (parallel [
            (set (reg:DI 1 dx [423])
                (plus:DI (reg:DI 0 ax [422])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:651 218 {*adddi_1}
     (nil))
(insn 793 789 794 90 (set (reg/f:DI 0 ax [427])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:651 89 {*movdi_internal}
     (nil))
(insn 794 793 795 90 (parallel [
            (set (reg:DI 0 ax [426])
                (plus:DI (reg/f:DI 0 ax [427])
                    (reg:DI 1 dx [423])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:651 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (reg:DI 1 dx [423]))
        (nil)))
(insn 795 794 796 90 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])
        (reg:DI 0 ax [426])) sim2fitman_sup.cpp:651 89 {*movdi_internal}
     (nil))
;;  succ:       91 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 91, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 90, next block 92, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       84 [100.0%] 
;;              85 [100.0%] 
;;              87 [100.0%] 
;;              90 (FALLTHRU)
;;              82 [100.0%] 
;;              89 [100.0%] 
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 428
(code_label 796 795 797 91 121 "" [5 uses])
(note 797 796 798 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 798 797 799 91 (set (reg/f:DI 0 ax [428])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 fname_suffix+0 S8 A64])) sim2fitman_sup.cpp:655 89 {*movdi_internal}
     (nil))
(insn 799 798 928 91 (set (reg:DI 2 cx [450])
        (const_int 8386094131808466271 [0x7461642e736e755f])) sim2fitman_sup.cpp:655 89 {*movdi_internal}
     (nil))
(insn 928 799 800 91 (set (mem:DI (reg/f:DI 0 ax [428]) [0 MEM[(void *)fname_suffix_4]+0 S8 A8])
        (reg:DI 2 cx [450])) sim2fitman_sup.cpp:655 89 {*movdi_internal}
     (nil))
(insn 800 928 801 91 (set (mem:QI (plus:DI (reg/f:DI 0 ax [428])
                (const_int 8 [0x8])) [0 MEM[(void *)fname_suffix_4]+8 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:655 93 {*movqi_internal}
     (nil))
(insn 801 800 802 91 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -128 [0xffffffffffffff80])) [0 s_u_out+0 S4 A32])
            (const_int 2 [0x2]))) sim2fitman_sup.cpp:657 7 {*cmpsi_1}
     (nil))
(jump_insn 802 801 803 91 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 897)
            (pc))) sim2fitman_sup.cpp:657 612 {*jcc_1}
     (nil)
 -> 897)
;;  succ:       92 (FALLTHRU)
;;              100
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 92, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 91, next block 93, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       91 (FALLTHRU)
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 252 429
(note 803 802 804 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 804 803 805 92 (set (reg:QI 0 ax [429])
        (mem/c:QI (plus:DI (reg/f:DI 6 bp)
                (const_int -124 [0xffffffffffffff84])) [0 overwrite+0 S1 A32])) sim2fitman_sup.cpp:659 93 {*movqi_internal}
     (nil))
(insn 805 804 806 92 (parallel [
            (set (reg:QI 0 ax [orig:252 D.6578 ] [252])
                (xor:QI (reg:QI 0 ax [429])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:659 406 {*xorqi_1}
     (expr_list:REG_EQUAL (xor:QI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                    (const_int -124 [0xffffffffffffff84])) [0 overwrite+0 S1 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 806 805 807 92 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:252 D.6578 ] [252])
            (const_int 0 [0]))) sim2fitman_sup.cpp:659 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 807 806 808 92 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 827)
            (pc))) sim2fitman_sup.cpp:659 612 {*jcc_1}
     (nil)
 -> 827)
;;  succ:       93 (FALLTHRU)
;;              95
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 93, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 92, next block 94, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       92 (FALLTHRU)
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 253 254 255 430
(note 808 807 809 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 809 808 810 93 (set (reg/f:DI 0 ax [430])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:661 89 {*movdi_internal}
     (nil))
(insn 810 809 811 93 (parallel [
            (set (reg/f:DI 0 ax [orig:253 D.6574 ] [253])
                (plus:DI (reg/f:DI 0 ax [430])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:661 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (const_int 768 [0x300]))
        (nil)))
(insn 811 810 812 93 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC55") [flags 0x2]  <var_decl 0x7f2bf25ce7e0 *.LC55>)) sim2fitman_sup.cpp:661 89 {*movdi_internal}
     (nil))
(insn 812 811 813 93 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:253 D.6574 ] [253])) sim2fitman_sup.cpp:661 89 {*movdi_internal}
     (nil))
(call_insn 813 812 815 93 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f2bf2836510 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:661 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 815 813 816 93 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 check_file+0 S8 A64])
        (reg/f:DI 0 ax [orig:254 D.6579 ] [254])) sim2fitman_sup.cpp:661 89 {*movdi_internal}
     (nil))
(insn 816 815 817 93 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                    (const_int -88 [0xffffffffffffffa8])) [0 check_file+0 S8 A64])
            (const_int 0 [0]))) sim2fitman_sup.cpp:661 4 {*cmpdi_ccno_1}
     (nil))
(insn 817 816 818 93 (set (reg:QI 0 ax [orig:255 D.6578 ] [255])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) sim2fitman_sup.cpp:661 607 {*setcc_qi}
     (nil))
(insn 818 817 819 93 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:255 D.6578 ] [255])
            (const_int 0 [0]))) sim2fitman_sup.cpp:661 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 819 818 820 93 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 827)
            (pc))) sim2fitman_sup.cpp:661 612 {*jcc_1}
     (nil)
 -> 827)
;;  succ:       94 (FALLTHRU)
;;              95
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 94, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 93, next block 95, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       93 (FALLTHRU)
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 256 431 432
(note 820 819 821 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 821 820 822 94 (set (reg/f:DI 0 ax [431])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])) sim2fitman_sup.cpp:665 89 {*movdi_internal}
     (nil))
(insn 822 821 823 94 (parallel [
            (set (reg/f:DI 1 dx [orig:256 D.6574 ] [256])
                (plus:DI (reg/f:DI 0 ax [431])
                    (const_int 768 [0x300])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:665 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 io_filenames+0 S8 A64])
            (const_int 768 [0x300]))
        (nil)))
(insn 823 822 824 94 (set (reg:SI 0 ax [432])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 s_u_out+0 S4 A32])) sim2fitman_sup.cpp:665 90 {*movsi_internal}
     (nil))
(insn 824 823 825 94 (set (reg:SI 4 si)
        (reg:SI 0 ax [432])) sim2fitman_sup.cpp:665 90 {*movsi_internal}
     (nil))
(insn 825 824 826 94 (set (reg:DI 5 di)
        (reg/f:DI 1 dx [orig:256 D.6574 ] [256])) sim2fitman_sup.cpp:665 89 {*movdi_internal}
     (nil))
(call_insn 826 825 827 94 (call (mem:QI (symbol_ref:DI ("_Z12cond_exit_03Pci") [flags 0x41]  <function_decl 0x7f2bf2978948 cond_exit_03>) [0 cond_exit_03 S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:665 660 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
;;  succ:       95 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 95, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 94, next block 96, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       92
;;              94 (FALLTHRU)
;;              93
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 827 826 828 95 124 "" [2 uses])
(note 828 827 829 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 829 828 830 95 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                    (const_int -88 [0xffffffffffffffa8])) [0 check_file+0 S8 A64])
            (const_int 0 [0]))) sim2fitman_sup.cpp:670 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 830 829 831 95 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 897)
            (pc))) sim2fitman_sup.cpp:670 612 {*jcc_1}
     (nil)
 -> 897)
;;  succ:       96 (FALLTHRU)
;;              100
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 96, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 95, next block 100, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       95 (FALLTHRU)
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 433
(note 831 830 832 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 832 831 833 96 (set (reg:DI 0 ax [433])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 check_file+0 S8 A64])) sim2fitman_sup.cpp:671 89 {*movdi_internal}
     (nil))
(insn 833 832 834 96 (set (reg:DI 5 di)
        (reg:DI 0 ax [433])) sim2fitman_sup.cpp:671 89 {*movdi_internal}
     (nil))
(call_insn 834 833 897 96 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x7f2bf28361b0 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:671 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       100 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 100, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 96, next block 97, flags: (NEW, RTL, MODIFIED)
;;  pred:       79
;;              95
;;              96 [100.0%]  (FALLTHRU)
;;              91
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 897 834 896 100 126 "" [3 uses])
(note 896 897 898 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 898 896 837 100 (const_int 0 [0]) sim2fitman_sup.cpp:675 684 {nop}
     (nil))
;;  succ:       97 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 97, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 100, next block 98, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       100 [100.0%]  (FALLTHRU)
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 837 898 843 97 76 "" [0 uses])
(note 843 837 838 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 838 843 839 97 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 6 bp)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.6580+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (reg:DI 0 ax [435]))
        ]) sim2fitman_sup.cpp:675 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 839 838 844 97 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 842)
            (pc))) sim2fitman_sup.cpp:675 612 {*jcc_1}
     (nil)
 -> 842)
;;  succ:       99
;;              98 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 98, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 97, next block 99, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       97 (FALLTHRU)
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 844 839 840 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(call_insn 840 844 841 98 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f2bf2981e58 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:675 660 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

(barrier 841 840 842)
;; basic block 99, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 98, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       97
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 842 841 845 99 125 "" [1 uses])
(note 845 842 899 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 899 845 0 NOTE_INSN_DELETED)

;; Function void infile_stats(Procpar_info*, InFile_struct*, Data_file_header*) (_Z12infile_statsP12Procpar_infoP13InFile_structP16Data_file_header, funcdef_no=13, decl_uid=5518, cgraph_uid=13, symbol_order=13)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=80, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=64, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 3:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 4:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 8:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 9:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=9,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 10:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 11:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 12:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 14:  (1) rBwBz {*call_value}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 0 in insn 16:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 20:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 21:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 22:  (0) m  (1) re {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 23:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
            2 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 3 in insn 24:  (0) r  (1) r  (2) le {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 25:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 28:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 29:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 30:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 32:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 34:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            Staticly defined alt reject+=6
          alt=1,overall=6,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 36:  (0) ?mr {*cmpdi_ccno_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 39:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 40:  (0) m  (1) re {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 41:  (0) r  (1) Z {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 42:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 43:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 45:  (0) m  (1) re {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 51:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 52:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 53:  (0) r  (1) rem {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 55:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 56:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 57:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 58:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 59:  (0) =r  (1) g {*movsi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 61:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 62:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 63:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 64:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 65:  (0) =r  (1) g {*movsi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 67:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 68:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 69:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 70:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 71:  (0) r  (1) rem {*movdi_internal}
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 72:  (0) =rm  (1) 0  (2) cJ {*lshrdi3_1}
      Creating newreg=133 from oldreg=119, assigning class GENERAL_REGS to r133
   72: {r133:DI=r133:DI 0>>0x3f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  132: r133:DI=r93:DI
    Inserting insn reload after:
  133: r119:DI=r133:DI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 73
	 Choosing alt 0 in insn 73:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 74:  (0) =rm  (1) 0  (2) cJ {*ashrdi3_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 77:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 78:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 79:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 80:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 81:  (0) r  (1) rem {*movdi_internal}
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 82:  (0) =rm  (1) 0  (2) cJ {*lshrdi3_1}
      Creating newreg=134 from oldreg=123, assigning class GENERAL_REGS to r134
   82: {r134:DI=r134:DI 0>>0x3f;clobber flags:CC;}
      REG_UNUSED flags:CC
    Inserting insn reload before:
  134: r134:DI=r95:DI
    Inserting insn reload after:
  135: r123:DI=r134:DI

          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 83
	 Choosing alt 0 in insn 83:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 84:  (0) =rm  (1) 0  (2) cJ {*ashrdi3_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 87:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 88:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 89:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 90:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 91:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 92:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 93:  (0) r  (1) rem {*movdi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 94:  (0) r  (1) rem {*movdi_internal}
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=6,losers=1,rld_nregs=1
            alt=0: Bad operand -- refuse
            alt=1: Bad operand -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 95
	 Choosing alt 2 in insn 95:  (0) r  (1) 0  (2) mr {*muldi3_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 97:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 98:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 99:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 100:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 101:  (0) =r  (1) g {*movsi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 103:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 104:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 105:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 106:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 107:  (0) =r  (1) g {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 108:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 109:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
	 Choosing alt 0 in insn 110:  (0) =rm  (1) 0  (2) re {*subsi_1}
      Creating newreg=135 from oldreg=104, assigning class GENERAL_REGS to r135
  110: {r135:SI=r135:SI-r103:SI;clobber flags:CC;}
      REG_DEAD r103:SI
      REG_DEAD r102:SI
      REG_UNUSED flags:CC
    Inserting insn reload before:
  136: r135:SI=r102:SI
    Inserting insn reload after:
  137: r104:SI=r135:SI

          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 112:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 113:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 114:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 115:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 116:  (0) =r  (1) g {*movsi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 118:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 119:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 120:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 121:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 122:  (1) rBwBz {*call_value}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 123:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 125:  (0) rBwBz {*call}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5

********** Pseudo live ranges #1: **********

  BB 5
   Insn 128: point = 0
   Insn 125: point = 0
   Insn 124: point = 0
   Insn 123: point = 1
   Insn 122: point = 2
   Insn 121: point = 2
   Insn 120: point = 2
   Insn 119: point = 2
   Insn 118: point = 2
   Insn 117: point = 2
   Insn 116: point = 3
   Insn 115: point = 5
   Insn 114: point = 6
   Insn 113: point = 6
   Insn 112: point = 6
   Insn 111: point = 6
   Insn 137: point = 7
	Hard reg 0 is preferable by r135 with profit 1
   Insn 110: point = 9
   Insn 136: point = 10
	Hard reg 0 is preferable by r135 with profit 1
	Hard reg 1 is preferable by r135 with profit 1
   Insn 109: point = 12
   Insn 108: point = 14
   Insn 107: point = 15
   Insn 106: point = 17
   Insn 105: point = 18
   Insn 104: point = 18
   Insn 103: point = 18
   Insn 102: point = 18
   Insn 101: point = 19
   Insn 100: point = 21
   Insn 99: point = 22
   Insn 98: point = 22
   Insn 97: point = 22
   Insn 96: point = 22
   Insn 95: point = 23
   Insn 94: point = 25
   Insn 93: point = 27
   Insn 92: point = 28
   Insn 91: point = 30
   Insn 90: point = 32
   Insn 89: point = 33
   Insn 88: point = 33
   Insn 87: point = 33
   Insn 86: point = 33
   Insn 85: point = 34
   Insn 84: point = 36
   Insn 83: point = 38
   Insn 135: point = 40
	Hard reg 1 is preferable by r134 with profit 1
   Insn 82: point = 42
   Insn 134: point = 42
   Insn 81: point = 43
   Insn 80: point = 45
   Insn 79: point = 46
   Insn 78: point = 46
   Insn 77: point = 46
   Insn 76: point = 46
   Insn 75: point = 47
   Insn 74: point = 49
   Insn 73: point = 51
   Insn 133: point = 53
	Hard reg 1 is preferable by r133 with profit 1
   Insn 72: point = 55
   Insn 132: point = 55
   Insn 71: point = 56
   Insn 70: point = 58
   Insn 69: point = 59
   Insn 68: point = 59
   Insn 67: point = 59
   Insn 66: point = 59
   Insn 65: point = 60
   Insn 64: point = 62
   Insn 63: point = 63
   Insn 62: point = 63
   Insn 61: point = 63
   Insn 60: point = 63
   Insn 59: point = 64
   Insn 58: point = 66
   Insn 57: point = 67
   Insn 56: point = 67
   Insn 55: point = 67
   Insn 54: point = 67
   Insn 53: point = 68
   Insn 52: point = 69
   Insn 51: point = 69
  BB 3
   Insn 37: point = 69
   Insn 36: point = 69
  BB 4
   Insn 129: point = 69
   Insn 45: point = 69
   Insn 44: point = 70
   Insn 43: point = 71
   Insn 42: point = 71
   Insn 41: point = 71
   Insn 40: point = 71
   Insn 39: point = 72
  BB 2
   Insn 34: point = 73
   Insn 33: point = 74
   Insn 32: point = 75
   Insn 31: point = 75
   Insn 30: point = 76
   Insn 29: point = 76
   Insn 28: point = 77
   Insn 27: point = 77
   Insn 26: point = 78
   Insn 25: point = 79
   Insn 24: point = 80
   Insn 23: point = 82
   Insn 22: point = 83
   Insn 21: point = 84
   Insn 20: point = 85
   Insn 19: point = 86
   Insn 18: point = 87
   Insn 17: point = 87
   Insn 16: point = 88
   Insn 15: point = 90
   Insn 14: point = 91
   Insn 13: point = 91
   Insn 12: point = 92
   Insn 11: point = 94
   Insn 10: point = 95
   Insn 9: point = 95
   Insn 8: point = 95
   Insn 4: point = 95
   Insn 3: point = 95
   Insn 2: point = 95
 r87: [91..92]
 r88: [89..90]
 r89: [87..88]
 r90: [78..80]
 r91: [63..64]
 r92: [59..60]
 r93: [52..56]
 r94: [46..47]
 r95: [39..43]
 r96: [33..34]
 r97: [29..30]
 r98: [24..28]
 r99: [24..25]
 r100: [22..23]
 r101: [18..19]
 r102: [11..15]
 r103: [9..12]
 r104: [6..7]
 r105: [2..3]
 r106: [93..94]
 r107: [85..86]
 r108: [83..84]
 r109: [81..82]
 r110: [77..79]
 r111: [75..76]
 r112: [73..74]
 r113: [71..72]
 r114: [69..70]
 r115: [67..68]
 r116: [65..66]
 r117: [61..62]
 r118: [57..58]
 r119: [52..53]
 r120: [50..51]
 r121: [48..49]
 r122: [44..45]
 r123: [39..40]
 r124: [37..38]
 r125: [35..36]
 r126: [31..32]
 r127: [26..27]
 r128: [20..21]
 r129: [16..17]
 r130: [13..14]
 r131: [4..5]
 r132: [0..1]
 r133: [54..55]
 r134: [41..42]
 r135: [8..10]
Compressing live ranges: from 95 to 88 - 92%
Ranges after the compression:
 r87: [84..85]
 r88: [82..83]
 r89: [80..81]
 r90: [72..73]
 r91: [58..59]
 r92: [54..55]
 r93: [48..51]
 r94: [42..43]
 r95: [36..39]
 r96: [30..31]
 r97: [26..27]
 r98: [22..25]
 r99: [22..23]
 r100: [20..21]
 r101: [16..17]
 r102: [10..13]
 r103: [8..11]
 r104: [6..7]
 r105: [2..3]
 r106: [86..87]
 r107: [78..79]
 r108: [76..77]
 r109: [74..75]
 r110: [72..73]
 r111: [70..71]
 r112: [68..69]
 r113: [66..67]
 r114: [64..65]
 r115: [62..63]
 r116: [60..61]
 r117: [56..57]
 r118: [52..53]
 r119: [48..49]
 r120: [46..47]
 r121: [44..45]
 r122: [40..41]
 r123: [36..37]
 r124: [34..35]
 r125: [32..33]
 r126: [28..29]
 r127: [24..25]
 r128: [18..19]
 r129: [14..15]
 r130: [12..13]
 r131: [4..5]
 r132: [0..1]
 r133: [50..51]
 r134: [38..39]
 r135: [8..9]

********** Assignment #1: **********

	 Assigning to 133 (cl=GENERAL_REGS, orig=119, freq=3, tfirst=133, tfreq=3)...
	   Assign 1 to reload r133 (freq=3)
	 Assigning to 134 (cl=GENERAL_REGS, orig=123, freq=3, tfirst=134, tfreq=3)...
	   Assign 1 to reload r134 (freq=3)
	 Assigning to 135 (cl=GENERAL_REGS, orig=104, freq=3, tfirst=135, tfreq=3)...
	   Assign 1 to reload r135 (freq=3)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=80, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=64, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 12
changing reg in insn 13
changing reg in insn 15
changing reg in insn 16
changing reg in insn 16
changing reg in insn 17
changing reg in insn 24
changing reg in insn 26
changing reg in insn 59
changing reg in insn 60
changing reg in insn 65
changing reg in insn 66
changing reg in insn 71
changing reg in insn 75
changing reg in insn 76
changing reg in insn 81
changing reg in insn 85
changing reg in insn 86
changing reg in insn 91
changing reg in insn 92
changing reg in insn 92
changing reg in insn 94
changing reg in insn 95
changing reg in insn 96
changing reg in insn 101
changing reg in insn 102
changing reg in insn 107
changing reg in insn 109
changing reg in insn 110
changing reg in insn 111
changing reg in insn 116
changing reg in insn 117
changing reg in insn 11
changing reg in insn 12
changing reg in insn 19
changing reg in insn 20
changing reg in insn 21
changing reg in insn 22
changing reg in insn 23
changing reg in insn 24
changing reg in insn 25
changing reg in insn 27
changing reg in insn 29
changing reg in insn 31
changing reg in insn 33
changing reg in insn 34
changing reg in insn 39
changing reg in insn 40
changing reg in insn 44
changing reg in insn 45
changing reg in insn 53
changing reg in insn 54
changing reg in insn 58
changing reg in insn 59
changing reg in insn 64
changing reg in insn 65
changing reg in insn 70
changing reg in insn 71
changing reg in insn 73
changing reg in insn 74
changing reg in insn 74
changing reg in insn 75
changing reg in insn 80
changing reg in insn 81
changing reg in insn 83
changing reg in insn 84
changing reg in insn 84
changing reg in insn 85
changing reg in insn 90
changing reg in insn 91
changing reg in insn 93
changing reg in insn 94
changing reg in insn 100
changing reg in insn 101
changing reg in insn 106
changing reg in insn 107
changing reg in insn 108
changing reg in insn 109
changing reg in insn 115
changing reg in insn 116
changing reg in insn 123
changing reg in insn 124
deleting insn with uid = 15.
deleting insn with uid = 19.
deleting insn with uid = 33.
deleting insn with uid = 44.
deleting insn with uid = 133.
deleting insn with uid = 75.
deleting insn with uid = 135.
deleting insn with uid = 85.
deleting insn with uid = 136.
starting the processing of deferred insns
ending the processing of deferred insns


void infile_stats(Procpar_info*, InFile_struct*, Data_file_header*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={62d,50u} r1={26d,9u} r2={18d} r4={30d,13u} r5={35d,18u} r6={1d,35u} r7={1d,22u} r8={17d} r9={17d} r10={17d} r11={17d} r12={17d} r13={17d} r14={17d} r15={17d} r17={29d,1u} r18={17d} r19={17d} r20={1d,1u,2e} r21={18d} r22={18d} r23={18d} r24={18d} r25={18d} r26={18d} r27={18d} r28={18d} r29={17d} r30={17d} r31={17d} r32={17d} r33={17d} r34={17d} r35={17d} r36={17d} r37={18d} r38={18d} r39={17d} r40={17d} r45={17d} r46={17d} r47={17d} r48={17d} r49={17d} r50={17d} r51={17d} r52={17d} r53={17d} r54={17d} r55={17d} r56={17d} r57={17d} r58={17d} r59={17d} r60={17d} r61={17d} r62={17d} r63={17d} r64={17d} r65={17d} r66={17d} r67={17d} r68={17d} r69={17d} r70={17d} r71={17d} r72={17d} r73={17d} r74={17d} r75={17d} r76={17d} r77={17d} r78={17d} r79={17d} r80={17d} 
;;    total ref usage 1486{1335d,149u,2e} in 113{96 regular + 17 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 90 106 107 108 109 110 111 112
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
        (reg:DI 5 di [ procpar_info ])) sim2fitman_sup.cpp:681 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 infile_struct+0 S8 A64])
        (reg:DI 4 si [ infile_struct ])) sim2fitman_sup.cpp:681 89 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 main_header+0 S8 A64])
        (reg:DI 1 dx [ main_header ])) sim2fitman_sup.cpp:681 89 {*movdi_internal}
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 filename_pointer+0 S8 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:683 89 {*movdi_internal}
     (nil))
(insn 9 8 10 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 token+0 S8 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:684 89 {*movdi_internal}
     (nil))
(insn 10 9 11 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 malloc_to_free+0 S8 A64])
        (const_int 0 [0])) sim2fitman_sup.cpp:685 89 {*movdi_internal}
     (nil))
(insn 11 10 12 2 (set (reg/f:DI 0 ax [106])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:688 89 {*movdi_internal}
     (nil))
(insn 12 11 13 2 (parallel [
            (set (reg/f:DI 0 ax [orig:87 D.6585 ] [87])
                (plus:DI (reg/f:DI 0 ax [106])
                    (const_int 60 [0x3c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:688 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (const_int 60 [0x3c]))
        (nil)))
(insn 13 12 14 2 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:87 D.6585 ] [87])) sim2fitman_sup.cpp:688 89 {*movdi_internal}
     (nil))
(call_insn/i 14 13 16 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x7f2bf2a6c0d8 strlen>) [0 __builtin_strlen S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:688 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 16 14 17 2 (parallel [
            (set (reg:DI 0 ax [orig:89 D.6586 ] [89])
                (plus:DI (reg:DI 0 ax [orig:88 D.6586 ] [88])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:688 218 {*adddi_1}
     (nil))
(insn 17 16 18 2 (set (reg:DI 5 di)
        (reg:DI 0 ax [orig:89 D.6586 ] [89])) sim2fitman_sup.cpp:688 89 {*movdi_internal}
     (nil))
(call_insn 18 17 20 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f2bf2aa0a20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:688 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 20 18 21 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 token+0 S8 A64])
        (reg/f:DI 0 ax [107])) sim2fitman_sup.cpp:688 89 {*movdi_internal}
     (nil))
(insn 21 20 22 2 (set (reg/f:DI 0 ax [108])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 token+0 S8 A64])) sim2fitman_sup.cpp:689 89 {*movdi_internal}
     (nil))
(insn 22 21 23 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 malloc_to_free+0 S8 A64])
        (reg/f:DI 0 ax [108])) sim2fitman_sup.cpp:689 89 {*movdi_internal}
     (nil))
(insn 23 22 24 2 (set (reg/f:DI 0 ax [109])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:692 89 {*movdi_internal}
     (nil))
(insn 24 23 25 2 (parallel [
            (set (reg/f:DI 1 dx [orig:90 D.6585 ] [90])
                (plus:DI (reg/f:DI 0 ax [109])
                    (const_int 60 [0x3c])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:692 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])
            (const_int 60 [0x3c]))
        (nil)))
(insn 25 24 26 2 (set (reg:DI 0 ax [110])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 token+0 S8 A64])) sim2fitman_sup.cpp:692 89 {*movdi_internal}
     (nil))
(insn 26 25 27 2 (set (reg:DI 4 si)
        (reg/f:DI 1 dx [orig:90 D.6585 ] [90])) sim2fitman_sup.cpp:692 89 {*movdi_internal}
     (nil))
(insn 27 26 28 2 (set (reg:DI 5 di)
        (reg:DI 0 ax [110])) sim2fitman_sup.cpp:692 89 {*movdi_internal}
     (nil))
(call_insn 28 27 29 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7f2bf2a6a5e8 strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:692 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 29 28 30 2 (set (reg:DI 0 ax [111])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 token+0 S8 A64])) sim2fitman_sup.cpp:693 89 {*movdi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC56") [flags 0x2]  <var_decl 0x7f2bf260d240 *.LC56>)) sim2fitman_sup.cpp:693 89 {*movdi_internal}
     (nil))
(insn 31 30 32 2 (set (reg:DI 5 di)
        (reg:DI 0 ax [111])) sim2fitman_sup.cpp:693 89 {*movdi_internal}
     (nil))
(call_insn 32 31 34 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strtok") [flags 0x41]  <function_decl 0x7f2bf28a9510 strtok>) [0 strtok S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:693 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 34 32 46 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 token+0 S8 A64])
        (reg:DI 0 ax [112])) sim2fitman_sup.cpp:693 89 {*movdi_internal}
     (nil))
;;  succ:       3 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;;              4 [100.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 46 34 35 3 129 "" [1 uses])
(note 35 46 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])) [0 token+0 S8 A64])
            (const_int 0 [0]))) sim2fitman_sup.cpp:694 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 37 36 38 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 49)
            (pc))) sim2fitman_sup.cpp:694 612 {*jcc_1}
     (nil)
 -> 49)
;;  succ:       5
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 113 114
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 4 (set (reg/f:DI 0 ax [113])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 token+0 S8 A64])) sim2fitman_sup.cpp:695 89 {*movdi_internal}
     (nil))
(insn 40 39 41 4 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 filename_pointer+0 S8 A64])
        (reg/f:DI 0 ax [113])) sim2fitman_sup.cpp:695 89 {*movdi_internal}
     (nil))
(insn 41 40 42 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC56") [flags 0x2]  <var_decl 0x7f2bf260d240 *.LC56>)) sim2fitman_sup.cpp:696 89 {*movdi_internal}
     (nil))
(insn 42 41 43 4 (set (reg:DI 5 di)
        (const_int 0 [0])) sim2fitman_sup.cpp:696 89 {*movdi_internal}
     (nil))
(call_insn 43 42 45 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strtok") [flags 0x41]  <function_decl 0x7f2bf28a9510 strtok>) [0 strtok S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:696 669 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 45 43 129 4 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 token+0 S8 A64])
        (reg:DI 0 ax [114])) sim2fitman_sup.cpp:696 89 {*movdi_internal}
     (nil))
(jump_insn 129 45 130 4 (set (pc)
        (label_ref 46)) sim2fitman_sup.cpp:694 654 {jump}
     (nil)
 -> 46)
;;  succ:       3 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 130 129 49)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132
(code_label 49 130 50 5 128 "" [1 uses])
(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC57") [flags 0x2]  <var_decl 0x7f2bf260d2d0 *.LC57>)) sim2fitman_sup.cpp:699 89 {*movdi_internal}
     (nil))
(call_insn 52 51 53 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:699 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 53 52 54 5 (set (reg:DI 0 ax [115])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 filename_pointer+0 S8 A64])) sim2fitman_sup.cpp:700 89 {*movdi_internal}
     (nil))
(insn 54 53 55 5 (set (reg:DI 4 si)
        (reg:DI 0 ax [115])) sim2fitman_sup.cpp:700 89 {*movdi_internal}
     (nil))
(insn 55 54 56 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC58") [flags 0x2]  <var_decl 0x7f2bf260d360 *.LC58>)) sim2fitman_sup.cpp:700 89 {*movdi_internal}
     (nil))
(insn 56 55 57 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:700 93 {*movqi_internal}
     (nil))
(call_insn 57 56 58 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:700 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 58 57 59 5 (set (reg/f:DI 0 ax [116])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 infile_struct+0 S8 A64])) sim2fitman_sup.cpp:702 89 {*movdi_internal}
     (nil))
(insn 59 58 60 5 (set (reg:SI 0 ax [orig:91 D.6587 ] [91])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [116])
                (const_int 8 [0x8])) [0 infile_struct_25(D)->file_size+0 S4 A64])) sim2fitman_sup.cpp:702 90 {*movsi_internal}
     (nil))
(insn 60 59 61 5 (set (reg:SI 4 si)
        (reg:SI 0 ax [orig:91 D.6587 ] [91])) sim2fitman_sup.cpp:702 90 {*movsi_internal}
     (nil))
(insn 61 60 62 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC59") [flags 0x2]  <var_decl 0x7f2bf260d3f0 *.LC59>)) sim2fitman_sup.cpp:702 89 {*movdi_internal}
     (nil))
(insn 62 61 63 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:702 93 {*movqi_internal}
     (nil))
(call_insn 63 62 64 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:702 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 64 63 65 5 (set (reg/f:DI 0 ax [117])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:703 89 {*movdi_internal}
     (nil))
(insn 65 64 66 5 (set (reg:SI 0 ax [orig:92 D.6587 ] [92])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [117])
                (const_int 328 [0x148])) [0 procpar_info_7(D)->num_points+0 S4 A64])) sim2fitman_sup.cpp:703 90 {*movsi_internal}
     (nil))
(insn 66 65 67 5 (set (reg:SI 4 si)
        (reg:SI 0 ax [orig:92 D.6587 ] [92])) sim2fitman_sup.cpp:703 90 {*movsi_internal}
     (nil))
(insn 67 66 68 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC60") [flags 0x2]  <var_decl 0x7f2bf260d480 *.LC60>)) sim2fitman_sup.cpp:703 89 {*movdi_internal}
     (nil))
(insn 68 67 69 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:703 93 {*movqi_internal}
     (nil))
(call_insn 69 68 70 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:703 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 70 69 71 5 (set (reg/f:DI 0 ax [118])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 main_header+0 S8 A64])) sim2fitman_sup.cpp:704 89 {*movdi_internal}
     (nil))
(insn 71 70 132 5 (set (reg:DI 0 ax [orig:93 D.6588 ] [93])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [118])
                (const_int 24 [0x18])) [0 main_header_30(D)->ebytes.number+0 S8 A64])) sim2fitman_sup.cpp:704 89 {*movdi_internal}
     (nil))
(insn 132 71 72 5 (set (reg:DI 1 dx [119])
        (reg:DI 0 ax [orig:93 D.6588 ] [93])) sim2fitman_sup.cpp:704 89 {*movdi_internal}
     (nil))
(insn 72 132 73 5 (parallel [
            (set (reg:DI 1 dx [119])
                (lshiftrt:DI (reg:DI 1 dx [119])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:704 546 {*lshrdi3_1}
     (nil))
(insn 73 72 74 5 (parallel [
            (set (reg:DI 0 ax [120])
                (plus:DI (reg:DI 0 ax [orig:93 D.6588 ] [93])
                    (reg:DI 1 dx [119])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:704 218 {*adddi_1}
     (nil))
(insn 74 73 76 5 (parallel [
            (set (reg:DI 0 ax [121])
                (ashiftrt:DI (reg:DI 0 ax [120])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:704 547 {*ashrdi3_1}
     (nil))
(insn 76 74 77 5 (set (reg:DI 4 si)
        (reg:DI 0 ax [orig:94 D.6588 ] [94])) sim2fitman_sup.cpp:704 89 {*movdi_internal}
     (nil))
(insn 77 76 78 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC61") [flags 0x2]  <var_decl 0x7f2bf260d510 *.LC61>)) sim2fitman_sup.cpp:704 89 {*movdi_internal}
     (nil))
(insn 78 77 79 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:704 93 {*movqi_internal}
     (nil))
(call_insn 79 78 80 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:704 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 80 79 81 5 (set (reg/f:DI 0 ax [122])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 main_header+0 S8 A64])) sim2fitman_sup.cpp:705 89 {*movdi_internal}
     (nil))
(insn 81 80 134 5 (set (reg:DI 0 ax [orig:95 D.6588 ] [95])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [122])
                (const_int 24 [0x18])) [0 main_header_30(D)->ebytes.number+0 S8 A64])) sim2fitman_sup.cpp:705 89 {*movdi_internal}
     (nil))
(insn 134 81 82 5 (set (reg:DI 1 dx [123])
        (reg:DI 0 ax [orig:95 D.6588 ] [95])) sim2fitman_sup.cpp:705 89 {*movdi_internal}
     (nil))
(insn 82 134 83 5 (parallel [
            (set (reg:DI 1 dx [123])
                (lshiftrt:DI (reg:DI 1 dx [123])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:705 546 {*lshrdi3_1}
     (nil))
(insn 83 82 84 5 (parallel [
            (set (reg:DI 0 ax [124])
                (plus:DI (reg:DI 0 ax [orig:95 D.6588 ] [95])
                    (reg:DI 1 dx [123])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:705 218 {*adddi_1}
     (nil))
(insn 84 83 86 5 (parallel [
            (set (reg:DI 0 ax [125])
                (ashiftrt:DI (reg:DI 0 ax [124])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:705 547 {*ashrdi3_1}
     (nil))
(insn 86 84 87 5 (set (reg:DI 4 si)
        (reg:DI 0 ax [orig:96 D.6588 ] [96])) sim2fitman_sup.cpp:705 89 {*movdi_internal}
     (nil))
(insn 87 86 88 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC62") [flags 0x2]  <var_decl 0x7f2bf260d5a0 *.LC62>)) sim2fitman_sup.cpp:705 89 {*movdi_internal}
     (nil))
(insn 88 87 89 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:705 93 {*movqi_internal}
     (nil))
(call_insn 89 88 90 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:705 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 90 89 91 5 (set (reg/f:DI 0 ax [126])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 procpar_info+0 S8 A64])) sim2fitman_sup.cpp:707 89 {*movdi_internal}
     (nil))
(insn 91 90 92 5 (set (reg:SI 0 ax [orig:97 D.6587 ] [97])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [126])
                (const_int 328 [0x148])) [0 procpar_info_7(D)->num_points+0 S4 A64])) sim2fitman_sup.cpp:707 90 {*movsi_internal}
     (nil))
(insn 92 91 93 5 (set (reg:DI 1 dx [orig:98 D.6588 ] [98])
        (sign_extend:DI (reg:SI 0 ax [orig:97 D.6587 ] [97]))) sim2fitman_sup.cpp:706 142 {*extendsidi2_rex64}
     (nil))
(insn 93 92 94 5 (set (reg/f:DI 0 ax [127])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 main_header+0 S8 A64])) sim2fitman_sup.cpp:707 89 {*movdi_internal}
     (nil))
(insn 94 93 95 5 (set (reg:DI 0 ax [orig:99 D.6588 ] [99])
        (mem/j:DI (plus:DI (reg/f:DI 0 ax [127])
                (const_int 24 [0x18])) [0 main_header_30(D)->ebytes.number+0 S8 A64])) sim2fitman_sup.cpp:707 89 {*movdi_internal}
     (nil))
(insn 95 94 96 5 (parallel [
            (set (reg:DI 0 ax [orig:100 D.6588 ] [100])
                (mult:DI (reg:DI 0 ax [orig:99 D.6588 ] [99])
                    (reg:DI 1 dx [orig:98 D.6588 ] [98])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:706 306 {*muldi3_1}
     (nil))
(insn 96 95 97 5 (set (reg:DI 4 si)
        (reg:DI 0 ax [orig:100 D.6588 ] [100])) sim2fitman_sup.cpp:707 89 {*movdi_internal}
     (nil))
(insn 97 96 98 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC63") [flags 0x2]  <var_decl 0x7f2bf260d630 *.LC63>)) sim2fitman_sup.cpp:707 89 {*movdi_internal}
     (nil))
(insn 98 97 99 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:707 93 {*movqi_internal}
     (nil))
(call_insn 99 98 100 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:707 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 100 99 101 5 (set (reg/f:DI 0 ax [128])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 infile_struct+0 S8 A64])) sim2fitman_sup.cpp:708 89 {*movdi_internal}
     (nil))
(insn 101 100 102 5 (set (reg:SI 0 ax [orig:101 D.6587 ] [101])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [128])
                (const_int 4 [0x4])) [0 infile_struct_25(D)->num_unsup_sets+0 S4 A32])) sim2fitman_sup.cpp:708 90 {*movsi_internal}
     (nil))
(insn 102 101 103 5 (set (reg:SI 4 si)
        (reg:SI 0 ax [orig:101 D.6587 ] [101])) sim2fitman_sup.cpp:708 90 {*movsi_internal}
     (nil))
(insn 103 102 104 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC64") [flags 0x2]  <var_decl 0x7f2bf260d6c0 *.LC64>)) sim2fitman_sup.cpp:708 89 {*movdi_internal}
     (nil))
(insn 104 103 105 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:708 93 {*movqi_internal}
     (nil))
(call_insn 105 104 106 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:708 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 106 105 107 5 (set (reg/f:DI 0 ax [129])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 infile_struct+0 S8 A64])) sim2fitman_sup.cpp:710 89 {*movdi_internal}
     (nil))
(insn 107 106 108 5 (set (reg:SI 1 dx [orig:102 D.6587 ] [102])
        (mem/j:SI (reg/f:DI 0 ax [129]) [0 infile_struct_25(D)->num_datasets+0 S4 A64])) sim2fitman_sup.cpp:710 90 {*movsi_internal}
     (nil))
(insn 108 107 109 5 (set (reg/f:DI 0 ax [130])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 infile_struct+0 S8 A64])) sim2fitman_sup.cpp:710 89 {*movdi_internal}
     (nil))
(insn 109 108 110 5 (set (reg:SI 0 ax [orig:103 D.6587 ] [103])
        (mem/j:SI (plus:DI (reg/f:DI 0 ax [130])
                (const_int 4 [0x4])) [0 infile_struct_25(D)->num_unsup_sets+0 S4 A32])) sim2fitman_sup.cpp:710 90 {*movsi_internal}
     (nil))
(insn 110 109 137 5 (parallel [
            (set (reg:SI 1 dx [orig:104 D.6587 ] [104])
                (minus:SI (reg:SI 1 dx [orig:104 D.6587 ] [104])
                    (reg:SI 0 ax [orig:103 D.6587 ] [103])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:709 260 {*subsi_1}
     (nil))
(insn 137 110 111 5 (set (reg:SI 0 ax [orig:104 D.6587 ] [104])
        (reg:SI 1 dx [orig:104 D.6587 ] [104])) sim2fitman_sup.cpp:709 90 {*movsi_internal}
     (nil))
(insn 111 137 112 5 (set (reg:SI 4 si)
        (reg:SI 0 ax [orig:104 D.6587 ] [104])) sim2fitman_sup.cpp:710 90 {*movsi_internal}
     (nil))
(insn 112 111 113 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC65") [flags 0x2]  <var_decl 0x7f2bf260d750 *.LC65>)) sim2fitman_sup.cpp:710 89 {*movdi_internal}
     (nil))
(insn 113 112 114 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:710 93 {*movqi_internal}
     (nil))
(call_insn 114 113 115 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:710 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 115 114 116 5 (set (reg/f:DI 0 ax [131])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 infile_struct+0 S8 A64])) sim2fitman_sup.cpp:711 89 {*movdi_internal}
     (nil))
(insn 116 115 117 5 (set (reg:SI 0 ax [orig:105 D.6587 ] [105])
        (mem/j:SI (reg/f:DI 0 ax [131]) [0 infile_struct_25(D)->num_datasets+0 S4 A64])) sim2fitman_sup.cpp:711 90 {*movsi_internal}
     (nil))
(insn 117 116 118 5 (set (reg:SI 4 si)
        (reg:SI 0 ax [orig:105 D.6587 ] [105])) sim2fitman_sup.cpp:711 90 {*movsi_internal}
     (nil))
(insn 118 117 119 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC66") [flags 0x2]  <var_decl 0x7f2bf260d7e0 *.LC66>)) sim2fitman_sup.cpp:711 89 {*movdi_internal}
     (nil))
(insn 119 118 120 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:711 93 {*movqi_internal}
     (nil))
(call_insn 120 119 121 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:711 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 121 120 122 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC57") [flags 0x2]  <var_decl 0x7f2bf260d2d0 *.LC57>)) sim2fitman_sup.cpp:712 89 {*movdi_internal}
     (nil))
(call_insn 122 121 123 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:712 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 123 122 124 5 (set (reg:DI 0 ax [132])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 malloc_to_free+0 S8 A64])) sim2fitman_sup.cpp:714 89 {*movdi_internal}
     (nil))
(insn 124 123 125 5 (set (reg:DI 5 di)
        (reg:DI 0 ax [132])) sim2fitman_sup.cpp:714 89 {*movdi_internal}
     (nil))
(call_insn 125 124 128 5 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f2bf2a961b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) sim2fitman_sup.cpp:714 660 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 128 125 131 5 (const_int 0 [0]) sim2fitman_sup.cpp:715 684 {nop}
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 131 128 0 NOTE_INSN_DELETED)

;; Function void print_version() (_Z13print_versionv, funcdef_no=14, decl_uid=5519, cgraph_uid=14, symbol_order=14)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=0, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 5:  (0) r  (1) Z {*movdi_internal}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 6:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 8:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 9:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 10:  (1) rBwBz {*call_value}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 11:  (0) r  (1) Z {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (1) rBwBz {*call_value}

********** Pseudo live ranges #1: **********

New elimination table:
Can't eliminate 16 to 7 (offset=16, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=0, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
starting the processing of deferred insns
ending the processing of deferred insns


void print_version()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 6[bp] 7[sp]
;;  ref usage 	r0={5d,1u} r1={4d} r2={4d} r4={5d,1u} r5={7d,3u} r6={1d,2u} r7={1d,5u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r17={3d} r18={3d} r19={3d} r20={1d,1u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} 
;;    total ref usage 252{239d,13u,0e} in 9{6 regular + 3 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC67") [flags 0x2]  <var_decl 0x7f2bf260dd80 *.LC67>)) sim2fitman_sup.cpp:722 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC68") [flags 0x2]  <var_decl 0x7f2bf260de10 *.LC68>)) sim2fitman_sup.cpp:722 89 {*movdi_internal}
     (nil))
(insn 7 6 8 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:722 93 {*movqi_internal}
     (nil))
(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:722 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 9 8 10 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC69") [flags 0x2]  <var_decl 0x7f2bf260dea0 *.LC69>)) sim2fitman_sup.cpp:723 89 {*movdi_internal}
     (nil))
(call_insn 10 9 11 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:723 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC70") [flags 0x2]  <var_decl 0x7f2bf260df30 *.LC70>)) sim2fitman_sup.cpp:724 89 {*movdi_internal}
     (nil))
(call_insn 12 11 15 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7f2bf2a76000 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:724 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 15 12 16 2 (const_int 0 [0]) sim2fitman_sup.cpp:726 684 {nop}
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 16 15 0 NOTE_INSN_DELETED)

;; Function void close_infiles(FILE**) (_Z13close_infilesPP8_IO_FILE, funcdef_no=15, decl_uid=5521, cgraph_uid=15, symbol_order=15)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=48, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=32, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 8:  (0) rm  (1) re {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 12:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 13:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 14:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 15
	 Choosing alt 0 in insn 15:  (0) =r  (1) %0  (2) rme {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 16:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 17:  (0) r {*cmpdi_ccno_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) =r  (1) g {*movsi_internal}
            0 Costly set: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =*a  (1) *0 {*extendsidi2_rex64}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 22:  (0) r  (1) l  (2) M {*ashldi3_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 23:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 24
	 Choosing alt 0 in insn 24:  (0) =r  (1) %0  (2) rme {*adddi_1}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 25:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 27:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 30:  (0) rm  (1) 0  (2) re {*addsi_1}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5
EBB 6
EBB 8
EBB 7

********** Pseudo live ranges #1: **********

  BB 7
  BB 8
   Insn 42: point = 0
  BB 3
   Insn 9: point = 0
   Insn 8: point = 0
  BB 6
   Insn 38: point = 0
   Insn 30: point = 0
  BB 5
   Insn 27: point = 0
   Insn 26: point = 0
   Insn 25: point = 1
   Insn 24: point = 3
   Insn 23: point = 5
   Insn 22: point = 6
   Insn 21: point = 8
   Insn 20: point = 10
  BB 4
   Insn 18: point = 11
   Insn 17: point = 11
   Insn 16: point = 12
   Insn 15: point = 14
   Insn 14: point = 16
   Insn 13: point = 17
   Insn 12: point = 19
   Insn 11: point = 21
  BB 2
   Insn 6: point = 22
   Insn 2: point = 22
 r87: [18..19]
 r88: [15..17]
 r89: [13..14]
 r90: [11..12]
 r91: [7..8]
 r92: [4..6]
 r93: [2..3]
 r94: [0..1]
 r95: [20..21]
 r96: [15..16]
 r97: [9..10]
 r98: [4..5]
Compressing live ranges: from 22 to 20 - 90%
Ranges after the compression:
 r87: [16..17]
 r88: [14..15]
 r89: [12..13]
 r90: [10..11]
 r91: [6..7]
 r92: [4..5]
 r93: [2..3]
 r94: [0..1]
 r95: [18..19]
 r96: [14..15]
 r97: [8..9]
 r98: [4..5]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=48, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=32, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 12
changing reg in insn 13
changing reg in insn 13
changing reg in insn 15
changing reg in insn 15
changing reg in insn 16
changing reg in insn 16
changing reg in insn 17
changing reg in insn 21
changing reg in insn 22
changing reg in insn 22
changing reg in insn 24
changing reg in insn 24
changing reg in insn 25
changing reg in insn 25
changing reg in insn 26
changing reg in insn 11
changing reg in insn 12
changing reg in insn 14
changing reg in insn 20
changing reg in insn 21
changing reg in insn 23
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 27.


void close_infiles(FILE**)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={12d,10u} r1={4d,2u,2e} r2={2d} r4={2d} r5={3d,2u} r6={1d,17u} r7={1d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r17={8d,2u} r18={1d} r19={1d} r20={1d,1u,2e} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} 
;;    total ref usage 157{110d,43u,4e} in 23{22 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 in_file+0 S8 A64])
        (reg:DI 5 di [ in_file ])) sim2fitman_sup.cpp:731 89 {*movdi_internal}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 31 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:734 90 {*movsi_internal}
     (nil))
;;  succ:       3 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;;              6 [100.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 31 6 7 3 134 "" [1 uses])
(note 7 31 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 8 7 9 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
            (const_int 1 [0x1]))) sim2fitman_sup.cpp:734 7 {*cmpsi_1}
     (nil))
(jump_insn 9 8 10 3 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 41)
            (pc))) sim2fitman_sup.cpp:734 612 {*jcc_1}
     (nil)
 -> 41)
;;  succ:       8
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 88 89 90 95 96
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 4 (set (reg:SI 0 ax [95])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:735 90 {*movsi_internal}
     (nil))
(insn 12 11 13 4 (set (reg:DI 0 ax [orig:87 D.6604 ] [87])
        (sign_extend:DI (reg:SI 0 ax [95]))) sim2fitman_sup.cpp:735 142 {*extendsidi2_rex64}
     (nil))
(insn 13 12 14 4 (parallel [
            (set (reg:DI 1 dx [orig:88 D.6604 ] [88])
                (ashift:DI (reg:DI 0 ax [orig:87 D.6604 ] [87])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:735 512 {*ashldi3_1}
     (nil))
(insn 14 13 15 4 (set (reg/f:DI 0 ax [96])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 in_file+0 S8 A64])) sim2fitman_sup.cpp:735 89 {*movdi_internal}
     (nil))
(insn 15 14 16 4 (parallel [
            (set (reg/f:DI 0 ax [orig:89 D.6605 ] [89])
                (plus:DI (reg/f:DI 0 ax [96])
                    (reg:DI 1 dx [orig:88 D.6604 ] [88])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:735 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 in_file+0 S8 A64])
            (reg:DI 1 dx [orig:88 D.6604 ] [88]))
        (nil)))
(insn 16 15 17 4 (set (reg/f:DI 0 ax [orig:90 D.6606 ] [90])
        (mem/f:DI (reg/f:DI 0 ax [orig:89 D.6605 ] [89]) [0 *_9+0 S8 A64])) sim2fitman_sup.cpp:735 89 {*movdi_internal}
     (nil))
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 0 ax [orig:90 D.6606 ] [90])
            (const_int 0 [0]))) sim2fitman_sup.cpp:735 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) sim2fitman_sup.cpp:735 612 {*jcc_1}
     (nil)
 -> 28)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 91 92 93 94 97 98
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:SI 0 ax [97])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:736 90 {*movsi_internal}
     (nil))
(insn 21 20 22 5 (set (reg:DI 0 ax [orig:91 D.6604 ] [91])
        (sign_extend:DI (reg:SI 0 ax [97]))) sim2fitman_sup.cpp:736 142 {*extendsidi2_rex64}
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 1 dx [orig:92 D.6604 ] [92])
                (ashift:DI (reg:DI 0 ax [orig:91 D.6604 ] [91])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:736 512 {*ashldi3_1}
     (nil))
(insn 23 22 24 5 (set (reg/f:DI 0 ax [98])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 in_file+0 S8 A64])) sim2fitman_sup.cpp:736 89 {*movdi_internal}
     (nil))
(insn 24 23 25 5 (parallel [
            (set (reg/f:DI 0 ax [orig:93 D.6605 ] [93])
                (plus:DI (reg/f:DI 0 ax [98])
                    (reg:DI 1 dx [orig:92 D.6604 ] [92])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:736 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 in_file+0 S8 A64])
            (reg:DI 1 dx [orig:92 D.6604 ] [92]))
        (nil)))
(insn 25 24 26 5 (set (reg/f:DI 0 ax [orig:94 D.6606 ] [94])
        (mem/f:DI (reg/f:DI 0 ax [orig:93 D.6605 ] [93]) [0 *_13+0 S8 A64])) sim2fitman_sup.cpp:736 89 {*movdi_internal}
     (nil))
(insn 26 25 27 5 (set (reg:DI 5 di)
        (reg/f:DI 0 ax [orig:94 D.6606 ] [94])) sim2fitman_sup.cpp:736 89 {*movdi_internal}
     (nil))
(call_insn 27 26 28 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fclose") [flags 0x41]  <function_decl 0x7f2bf28361b0 fclose>) [0 fclose S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:736 669 {*call_value}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4
;;              5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
(code_label 28 27 29 6 133 "" [1 uses])
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 38 6 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:734 217 {*addsi_1}
     (nil))
(jump_insn 38 30 39 6 (set (pc)
        (label_ref 31)) sim2fitman_sup.cpp:734 654 {jump}
     (nil)
 -> 31)
;;  succ:       3 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 39 38 41)
;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 7, flags: (NEW, RTL, MODIFIED)
;;  pred:       3
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 41 39 40 8 135 "" [1 uses])
(note 40 41 42 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 42 40 36 8 (const_int 0 [0]) sim2fitman_sup.cpp:739 684 {nop}
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
(code_label 36 42 37 7 131 "" [0 uses])
(note 37 36 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 43 37 0 NOTE_INSN_DELETED)

;; Function void printHex(char*, int) (_Z8printHexPci, funcdef_no=16, decl_uid=5524, cgraph_uid=16, symbol_order=16)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=48, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=0)
Can't eliminate 20 to 7 (offset=32, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 3:  (0) m  (1) re {*movsi_internal}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 7:  (0) r  (1) rem {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=3,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 8:  (0) m  (1) re {*movdi_internal}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) m  (1) re {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 11:  (0) =r  (1) g {*movsi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 12:  (0) r  (1) rm {*cmpsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 15:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=15,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 16:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 17:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=6,losers=1,rld_nregs=1
          alt=1,overall=6,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 18
	 Choosing alt 0 in insn 18:  (0) =r  (1) %0  (2) rme {*adddi_1}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=609,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 19:  (0) q  (1) qm {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 20:  (0) =r  (1) qm {extendqisi2}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 21:  (0) =r  (1) g {*movsi_internal}
            0 Costly loser: reject++
            0 Small class reload: reject+=3
            0 Non input pseudo reload: reject++
            1 Small class reload: reject+=3
          alt=0,overall=20,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 22:  (0) r  (1) rm {*extendsidi2_rex64}
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 23:  (0) r  (1) rem {*movdi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            alt=1,overall=6,losers=1 -- refuse
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (0) =r  (1) %0  (2) rme {*adddi_1}
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 27:  (0) r  (1) Z {*movdi_internal}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 28:  (0) q  (1) qn {*movqi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 29:  (1) rBwBz {*call_value}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=18,losers=2,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=17,losers=2 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
	 Choosing alt 1 in insn 30:  (0) rm  (1) 0  (2) re {*addsi_1}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) =r  (1) g {*movsi_internal}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 37:  (1) rBwBz {*call_value}
	   Spilling non-eliminable hard regs: 6

********** Inheritance #1: **********

EBB 2
EBB 3
EBB 4
EBB 5

********** Pseudo live ranges #1: **********

  BB 5
   Insn 40: point = 0
   Insn 37: point = 0
   Insn 36: point = 0
  BB 3
   Insn 13: point = 0
   Insn 12: point = 0
   Insn 11: point = 1
  BB 4
   Insn 41: point = 2
   Insn 30: point = 2
   Insn 29: point = 2
   Insn 28: point = 2
   Insn 27: point = 2
   Insn 26: point = 2
   Insn 25: point = 3
   Insn 24: point = 4
   Insn 23: point = 6
   Insn 22: point = 7
   Insn 21: point = 9
   Insn 20: point = 10
   Insn 19: point = 12
   Insn 18: point = 14
   Insn 17: point = 16
   Insn 16: point = 17
   Insn 15: point = 19
  BB 2
   Insn 9: point = 20
   Insn 8: point = 20
   Insn 7: point = 21
   Insn 3: point = 22
   Insn 2: point = 22
 r87: [15..17]
 r88: [13..14]
 r89: [11..12]
 r90: [3..10]
 r91: [5..7]
 r92: [2..4]
 r93: [20..21]
 r94: [0..1]
 r95: [18..19]
 r96: [15..16]
 r97: [8..9]
 r98: [5..6]
Compressing live ranges: from 22 to 18 - 81%
Ranges after the compression:
 r87: [12..13]
 r88: [10..11]
 r89: [8..9]
 r90: [2..7]
 r91: [4..5]
 r92: [2..3]
 r93: [16..17]
 r94: [0..1]
 r95: [14..15]
 r96: [12..13]
 r97: [6..7]
 r98: [4..5]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 6
New elimination table:
Can't eliminate 16 to 7 (offset=48, prev_offset=0)
Can eliminate 16 to 6 (offset=16, prev_offset=16)
Can't eliminate 20 to 7 (offset=32, prev_offset=0)
Can eliminate 20 to 6 (offset=0, prev_offset=0)
changing reg in insn 16
changing reg in insn 18
changing reg in insn 18
changing reg in insn 19
changing reg in insn 19
changing reg in insn 20
changing reg in insn 20
changing reg in insn 25
changing reg in insn 22
changing reg in insn 24
changing reg in insn 24
changing reg in insn 24
changing reg in insn 26
changing reg in insn 7
changing reg in insn 8
changing reg in insn 11
changing reg in insn 12
changing reg in insn 15
changing reg in insn 16
changing reg in insn 17
changing reg in insn 21
changing reg in insn 22
changing reg in insn 23
changing reg in insn 24
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 29.
verify found no changes in insn with uid = 37.


void printHex(char*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={11d,8u} r1={7d,4u,1e} r2={5d,2u,1e} r4={4d,2u} r5={5d,3u} r6={1d,18u} r7={1d,7u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r17={6d,1u} r18={2d} r19={2d} r20={1d,1u,2e} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} 
;;    total ref usage 233{183d,46u,4e} in 28{26 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 93
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 theThing+0 S8 A64])
        (reg:DI 5 di [ theThing ])) sim2fitman_sup.cpp:744 89 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32])
        (reg:SI 4 si [ size ])) sim2fitman_sup.cpp:744 90 {*movsi_internal}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:DI 0 ax [93])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 theThing+0 S8 A64])) sim2fitman_sup.cpp:747 89 {*movdi_internal}
     (nil))
(insn 8 7 9 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 addr+0 S8 A64])
        (reg/f:DI 0 ax [93])) sim2fitman_sup.cpp:747 89 {*movdi_internal}
     (nil))
(insn 9 8 31 2 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])
        (const_int 0 [0])) sim2fitman_sup.cpp:748 90 {*movsi_internal}
     (nil))
;;  succ:       3 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;;              4 [100.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 94
(code_label 31 9 10 3 138 "" [1 uses])
(note 10 31 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg:SI 0 ax [94])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:748 90 {*movsi_internal}
     (nil))
(insn 12 11 13 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [94])
            (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [0 size+0 S4 A32]))) sim2fitman_sup.cpp:748 7 {*cmpsi_1}
     (nil))
(jump_insn 13 12 14 3 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) sim2fitman_sup.cpp:748 612 {*jcc_1}
     (nil)
 -> 34)
;;  succ:       5
;;              4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 90 91 92 95 96 97 98
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 4 (set (reg:SI 0 ax [95])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:749 90 {*movsi_internal}
     (nil))
(insn 16 15 17 4 (set (reg:DI 1 dx [orig:87 D.6607 ] [87])
        (sign_extend:DI (reg:SI 0 ax [95]))) sim2fitman_sup.cpp:749 142 {*extendsidi2_rex64}
     (nil))
(insn 17 16 18 4 (set (reg/f:DI 0 ax [96])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 theThing+0 S8 A64])) sim2fitman_sup.cpp:749 89 {*movdi_internal}
     (nil))
(insn 18 17 19 4 (parallel [
            (set (reg/f:DI 0 ax [orig:88 D.6608 ] [88])
                (plus:DI (reg/f:DI 0 ax [96])
                    (reg:DI 1 dx [orig:87 D.6607 ] [87])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:749 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 theThing+0 S8 A64])
            (reg:DI 1 dx [orig:87 D.6607 ] [87]))
        (nil)))
(insn 19 18 20 4 (set (reg:QI 0 ax [orig:89 D.6609 ] [89])
        (mem:QI (reg/f:DI 0 ax [orig:88 D.6608 ] [88]) [0 *_9+0 S1 A8])) sim2fitman_sup.cpp:749 93 {*movqi_internal}
     (nil))
(insn 20 19 21 4 (set (reg:SI 0 ax [orig:90 D.6610 ] [90])
        (sign_extend:SI (reg:QI 0 ax [orig:89 D.6609 ] [89]))) sim2fitman_sup.cpp:749 148 {extendqisi2}
     (nil))
(insn 21 20 22 4 (set (reg:SI 1 dx [97])
        (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])) sim2fitman_sup.cpp:749 90 {*movsi_internal}
     (nil))
(insn 22 21 23 4 (set (reg:DI 2 cx [orig:91 D.6607 ] [91])
        (sign_extend:DI (reg:SI 1 dx [97]))) sim2fitman_sup.cpp:749 142 {*extendsidi2_rex64}
     (nil))
(insn 23 22 24 4 (set (reg/f:DI 1 dx [98])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 addr+0 S8 A64])) sim2fitman_sup.cpp:749 89 {*movdi_internal}
     (nil))
(insn 24 23 25 4 (parallel [
            (set (reg/f:DI 2 cx [orig:92 D.6608 ] [92])
                (plus:DI (reg:DI 2 cx [orig:91 D.6607 ] [91])
                    (reg/f:DI 1 dx [98])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:749 218 {*adddi_1}
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 addr+0 S8 A64])
            (reg:DI 2 cx [orig:91 D.6607 ] [91]))
        (nil)))
(insn 25 24 26 4 (set (reg:SI 1 dx)
        (reg:SI 0 ax [orig:90 D.6610 ] [90])) sim2fitman_sup.cpp:749 90 {*movsi_internal}
     (nil))
(insn 26 25 27 4 (set (reg:DI 4 si)
        (reg/f:DI 2 cx [orig:92 D.6608 ] [92])) sim2fitman_sup.cpp:749 89 {*movdi_internal}
     (nil))
(insn 27 26 28 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC71") [flags 0x2]  <var_decl 0x7f2bf2619cf0 *.LC71>)) sim2fitman_sup.cpp:749 89 {*movdi_internal}
     (nil))
(insn 28 27 29 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) sim2fitman_sup.cpp:749 93 {*movqi_internal}
     (nil))
(call_insn 29 28 30 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7f2bf2a755e8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:749 669 {*call_value}
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(insn 30 29 41 4 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -12 [0xfffffffffffffff4])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) sim2fitman_sup.cpp:748 217 {*addsi_1}
     (nil))
(jump_insn 41 30 42 4 (set (pc)
        (label_ref 31)) sim2fitman_sup.cpp:748 654 {jump}
     (nil)
 -> 31)
;;  succ:       3 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 42 41 34)
;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 34 42 35 5 137 "" [1 uses])
(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 5 (set (reg:SI 5 di)
        (const_int 10 [0xa])) sim2fitman_sup.cpp:752 90 {*movsi_internal}
     (nil))
(call_insn 37 36 40 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("putchar") [flags 0x41]  <function_decl 0x7f2bf2a75a20 __builtin_putchar>) [0 __builtin_putchar S1 A8])
            (const_int 0 [0]))) sim2fitman_sup.cpp:752 669 {*call_value}
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 40 37 43 5 (const_int 0 [0]) sim2fitman_sup.cpp:753 684 {nop}
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 43 40 0 NOTE_INSN_DELETED)
