# vsim -c apb_top 
# Start time: 16:25:29 on Apr 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: apb_seq.sv(23): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.apb_top_sv_unit(fast)
# Loading work.apb_top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.apb_intf(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_write_slave1_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               apb_write_slave1_test   -     @471 
#   env_h                    apb_env                 -     @478 
#     active_h               apb_active_agent        -     @493 
#       drv_h                apb_driver              -     @624 
#         rsp_port           uvm_analysis_port       -     @639 
#         seq_item_port      uvm_seq_item_pull_port  -     @631 
#       in_mon_h             apb_ip_mon              -     @647 
#         ip_mon_port        uvm_analysis_port       -     @660 
#       seqr_h               apb_seqr                -     @515 
#         rsp_export         uvm_analysis_export     -     @522 
#         seq_item_export    uvm_seq_item_pull_imp   -     @616 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     passive_h              apb_passive_agent       -     @500 
#       out_mon_h            apb_op_mon              -     @674 
#         op_mon_port        uvm_analysis_port       -     @681 
#     sb_h                   apb_sb                  -     @507 
#       ip_scb_imp           uvm_analysis_imp_ip     -     @690 
#       op_scb_imp           uvm_analysis_imp_op     -     @698 
# --------------------------------------------------------------
# 
# ----------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                            
# ----------------------------------------------------------------------------------------------------
# item                           apb_seq_item  -     @718                                             
#   read_write                   integral      1     'h1                                              
#   apb_write_paddr              integral      9     'h1b                                             
#   apb_read_paddr               integral      9     'h34                                             
#   apb_write_data               integral      8     'h51                                             
#   apb_read_data_out            integral      8     'h0                                              
#   begin_time                   time          64    0                                                
#   depth                        int           32    'd2                                              
#   parent sequence (name)       string        14    write_slave1_h                                   
#   parent sequence (full name)  string        49    uvm_test_top.env_h.active_h.seqr_h.write_slave1_h
#   sequencer                    string        34    uvm_test_top.env_h.active_h.seqr_h               
# ----------------------------------------------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 5: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 5 ns  Iteration: 61  Instance: /apb_top
# End time: 16:25:35 on Apr 24,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 1
