0.7
2020.2
Nov 18 2020
09:20:35
/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-MultiDMA/Accumulator_MultiDMA.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v,1661737447,verilog,,/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-MultiDMA/src/code/Accumulator_MultiDMA.v,,axis_data_fifo_0,,axi_vip_v1_1_8;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../Accumulator_MultiDMA.ip_user_files/ipstatic/hdl;../../../../src/bd/Accumulator_MultiDMA_bd/ipshared/25b7/hdl/verilog;../../../../src/bd/Accumulator_MultiDMA_bd/ipshared/896c/hdl/verilog;../../../../src/bd/Accumulator_MultiDMA_bd/ipshared/da1e/hdl;../../../../src/bd/Accumulator_MultiDMA_bd/ipshared/ec67/hdl;/usr/software/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-MultiDMA/Accumulator_MultiDMA.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,axi_vip_v1_1_8;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,,,,,,
/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-MultiDMA/src/code/Accumulator_MultiDMA.v,1664064362,verilog,,/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-MultiDMA/src/sim/Accumulator_MultiDMA_tb.v,,Accumulator_MultiDMA,,axi_vip_v1_1_8;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../Accumulator_MultiDMA.ip_user_files/ipstatic/hdl;../../../../src/bd/Accumulator_MultiDMA_bd/ipshared/25b7/hdl/verilog;../../../../src/bd/Accumulator_MultiDMA_bd/ipshared/896c/hdl/verilog;../../../../src/bd/Accumulator_MultiDMA_bd/ipshared/da1e/hdl;../../../../src/bd/Accumulator_MultiDMA_bd/ipshared/ec67/hdl;/usr/software/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-MultiDMA/src/sim/Accumulator_MultiDMA_tb.v,1661737874,verilog,,,,Accumulator_MultiDMA_tb,,axi_vip_v1_1_8;smartconnect_v1_0;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_8,../../../../Accumulator_MultiDMA.ip_user_files/ipstatic/hdl;../../../../src/bd/Accumulator_MultiDMA_bd/ipshared/25b7/hdl/verilog;../../../../src/bd/Accumulator_MultiDMA_bd/ipshared/896c/hdl/verilog;../../../../src/bd/Accumulator_MultiDMA_bd/ipshared/da1e/hdl;../../../../src/bd/Accumulator_MultiDMA_bd/ipshared/ec67/hdl;/usr/software/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
