[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/HierMultiSelect/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 206
LIB: work
FILE: ${SURELOG_DIR}/tests/HierMultiSelect/dut.sv
n<> u<205> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<205> s<204> l<1:1>
  n<> u<204> t<Source_text> p<205> c<203> l<1:1> el<8:10>
    n<> u<203> t<Description> p<204> c<202> l<1:1> el<8:10>
      n<> u<202> t<Module_declaration> p<203> c<5> l<1:1> el<8:10>
        n<> u<5> t<Module_nonansi_header> p<202> c<2> s<25> l<1:1> el<1:19>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<dm_csrs> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:15>
          n<> u<4> t<List_of_ports> p<5> l<1:16> el<1:18>
        n<> u<25> t<Module_item> p<202> c<24> s<73> l<2:3> el<2:45>
          n<> u<24> t<Non_port_module_item> p<25> c<23> l<2:3> el<2:45>
            n<> u<23> t<Module_or_generate_item> p<24> c<22> l<2:3> el<2:45>
              n<> u<22> t<Module_common_item> p<23> c<21> l<2:3> el<2:45>
                n<> u<21> t<Continuous_assign> p<22> c<20> l<2:3> el<2:45>
                  n<> u<20> t<List_of_net_assignments> p<21> c<19> l<2:10> el<2:43>
                    n<> u<19> t<Net_assignment> p<20> c<11> l<2:10> el<2:43>
                      n<> u<11> t<Net_lvalue> p<19> c<7> s<18> l<2:10> el<2:25>
                        n<> u<7> t<Ps_or_hierarchical_identifier> p<11> c<6> s<10> l<2:10> el<2:19>
                          n<dmi_req_i> u<6> t<STRING_CONST> p<7> l<2:10> el<2:19>
                        n<> u<10> t<Constant_select> p<11> c<8> l<2:19> el<2:25>
                          n<addr1> u<8> t<STRING_CONST> p<10> s<9> l<2:20> el<2:25>
                          n<> u<9> t<Constant_bit_select> p<10> l<2:26> el<2:26>
                      n<> u<18> t<Expression> p<19> c<17> l<2:28> el<2:43>
                        n<> u<17> t<Primary> p<18> c<16> l<2:28> el<2:43>
                          n<> u<16> t<Complex_func_call> p<17> c<12> l<2:28> el<2:43>
                            n<dmi_req_i> u<12> t<STRING_CONST> p<16> s<13> l<2:28> el<2:37>
                            n<addr2> u<13> t<STRING_CONST> p<16> s<15> l<2:38> el<2:43>
                            n<> u<15> t<Select> p<16> c<14> l<2:44> el<2:44>
                              n<> u<14> t<Bit_select> p<15> l<2:44> el<2:44>
        n<> u<73> t<Module_item> p<202> c<72> s<113> l<3:3> el<3:59>
          n<> u<72> t<Non_port_module_item> p<73> c<71> l<3:3> el<3:59>
            n<> u<71> t<Module_or_generate_item> p<72> c<70> l<3:3> el<3:59>
              n<> u<70> t<Module_common_item> p<71> c<69> l<3:3> el<3:59>
                n<> u<69> t<Continuous_assign> p<70> c<68> l<3:3> el<3:59>
                  n<> u<68> t<List_of_net_assignments> p<69> c<67> l<3:10> el<3:58>
                    n<> u<67> t<Net_assignment> p<68> c<47> l<3:10> el<3:58>
                      n<> u<47> t<Net_lvalue> p<67> c<27> s<66> l<3:10> el<3:29>
                        n<> u<27> t<Ps_or_hierarchical_identifier> p<47> c<26> s<46> l<3:10> el<3:21>
                          n<kmac_mask_o> u<26> t<STRING_CONST> p<27> l<3:10> el<3:21>
                        n<> u<46> t<Constant_select> p<47> c<28> l<3:21> el<3:29>
                          n<> u<28> t<Constant_bit_select> p<46> s<45> l<3:21> el<3:21>
                          n<> u<45> t<Constant_part_select_range> p<46> c<44> l<3:22> el<3:28>
                            n<> u<44> t<Constant_indexed_range> p<45> c<38> l<3:22> el<3:28>
                              n<> u<38> t<Constant_expression> p<44> c<32> s<39> l<3:22> el<3:25>
                                n<> u<32> t<Constant_expression> p<38> c<31> s<37> l<3:22> el<3:23>
                                  n<> u<31> t<Constant_primary> p<32> c<30> l<3:22> el<3:23>
                                    n<> u<30> t<Primary_literal> p<31> c<29> l<3:22> el<3:23>
                                      n<8> u<29> t<INT_CONST> p<30> l<3:22> el<3:23>
                                n<> u<37> t<BinOp_Mult> p<38> s<36> l<3:23> el<3:24>
                                n<> u<36> t<Constant_expression> p<38> c<35> l<3:24> el<3:25>
                                  n<> u<35> t<Constant_primary> p<36> c<34> l<3:24> el<3:25>
                                    n<> u<34> t<Primary_literal> p<35> c<33> l<3:24> el<3:25>
                                      n<i> u<33> t<STRING_CONST> p<34> l<3:24> el<3:25>
                              n<> u<39> t<IncPartSelectOp> p<44> s<43> l<3:25> el<3:27>
                              n<> u<43> t<Constant_expression> p<44> c<42> l<3:27> el<3:28>
                                n<> u<42> t<Constant_primary> p<43> c<41> l<3:27> el<3:28>
                                  n<> u<41> t<Primary_literal> p<42> c<40> l<3:27> el<3:28>
                                    n<8> u<40> t<INT_CONST> p<41> l<3:27> el<3:28>
                      n<> u<66> t<Expression> p<67> c<65> l<3:32> el<3:58>
                        n<> u<65> t<Primary> p<66> c<64> l<3:32> el<3:58>
                          n<> u<64> t<Multiple_concatenation> p<65> c<51> l<3:32> el<3:58>
                            n<> u<51> t<Expression> p<64> c<50> s<63> l<3:33> el<3:34>
                              n<> u<50> t<Primary> p<51> c<49> l<3:33> el<3:34>
                                n<> u<49> t<Primary_literal> p<50> c<48> l<3:33> el<3:34>
                                  n<8> u<48> t<INT_CONST> p<49> l<3:33> el<3:34>
                            n<> u<63> t<Concatenation> p<64> c<62> l<3:34> el<3:57>
                              n<> u<62> t<Expression> p<63> c<61> l<3:35> el<3:56>
                                n<> u<61> t<Primary> p<62> c<60> l<3:35> el<3:56>
                                  n<> u<60> t<Complex_func_call> p<61> c<52> l<3:35> el<3:56>
                                    n<keymgr_data_i> u<52> t<STRING_CONST> p<60> s<53> l<3:35> el<3:48>
                                    n<strb> u<53> t<STRING_CONST> p<60> s<59> l<3:49> el<3:53>
                                    n<> u<59> t<Select> p<60> c<58> l<3:53> el<3:56>
                                      n<> u<58> t<Bit_select> p<59> c<57> l<3:53> el<3:56>
                                        n<> u<57> t<Expression> p<58> c<56> l<3:54> el<3:55>
                                          n<> u<56> t<Primary> p<57> c<55> l<3:54> el<3:55>
                                            n<> u<55> t<Primary_literal> p<56> c<54> l<3:54> el<3:55>
                                              n<i> u<54> t<STRING_CONST> p<55> l<3:54> el<3:55>
        n<> u<113> t<Module_item> p<202> c<112> s<141> l<4:3> el<4:48>
          n<> u<112> t<Non_port_module_item> p<113> c<111> l<4:3> el<4:48>
            n<> u<111> t<Module_or_generate_item> p<112> c<110> l<4:3> el<4:48>
              n<> u<110> t<Module_common_item> p<111> c<109> l<4:3> el<4:48>
                n<> u<109> t<Continuous_assign> p<110> c<108> l<4:3> el<4:48>
                  n<> u<108> t<List_of_net_assignments> p<109> c<107> l<4:10> el<4:47>
                    n<> u<107> t<Net_assignment> p<108> c<78> l<4:10> el<4:47>
                      n<> u<78> t<Net_lvalue> p<107> c<75> s<106> l<4:10> el<4:11>
                        n<> u<75> t<Ps_or_hierarchical_identifier> p<78> c<74> s<77> l<4:10> el<4:11>
                          n<o> u<74> t<STRING_CONST> p<75> l<4:10> el<4:11>
                        n<> u<77> t<Constant_select> p<78> c<76> l<4:12> el<4:12>
                          n<> u<76> t<Constant_bit_select> p<77> l<4:12> el<4:12>
                      n<> u<106> t<Expression> p<107> c<105> l<4:14> el<4:47>
                        n<> u<105> t<Primary> p<106> c<104> l<4:14> el<4:47>
                          n<> u<104> t<Complex_func_call> p<105> c<79> l<4:14> el<4:47>
                            n<keymgr_key_i> u<79> t<STRING_CONST> p<104> s<80> l<4:14> el<4:26>
                            n<key> u<80> t<STRING_CONST> p<104> s<103> l<4:27> el<4:30>
                            n<> u<103> t<Select> p<104> c<85> l<4:30> el<4:47>
                              n<> u<85> t<Bit_select> p<103> c<84> s<102> l<4:30> el<4:33>
                                n<> u<84> t<Expression> p<85> c<83> l<4:31> el<4:32>
                                  n<> u<83> t<Primary> p<84> c<82> l<4:31> el<4:32>
                                    n<> u<82> t<Primary_literal> p<83> c<81> l<4:31> el<4:32>
                                      n<0> u<81> t<INT_CONST> p<82> l<4:31> el<4:32>
                              n<> u<102> t<Part_select_range> p<103> c<101> l<4:34> el<4:46>
                                n<> u<101> t<Indexed_range> p<102> c<95> l<4:34> el<4:46>
                                  n<> u<95> t<Expression> p<101> c<89> s<96> l<4:34> el<4:40>
                                    n<> u<89> t<Expression> p<95> c<88> s<94> l<4:34> el<4:35>
                                      n<> u<88> t<Primary> p<89> c<87> l<4:34> el<4:35>
                                        n<> u<87> t<Primary_literal> p<88> c<86> l<4:34> el<4:35>
                                          n<1> u<86> t<INT_CONST> p<87> l<4:34> el<4:35>
                                    n<> u<94> t<BinOp_Mult> p<95> s<93> l<4:36> el<4:37>
                                    n<> u<93> t<Expression> p<95> c<92> l<4:38> el<4:40>
                                      n<> u<92> t<Primary> p<93> c<91> l<4:38> el<4:40>
                                        n<> u<91> t<Primary_literal> p<92> c<90> l<4:38> el<4:40>
                                          n<32> u<90> t<INT_CONST> p<91> l<4:38> el<4:40>
                                  n<> u<96> t<IncPartSelectOp> p<101> s<100> l<4:41> el<4:43>
                                  n<> u<100> t<Constant_expression> p<101> c<99> l<4:44> el<4:46>
                                    n<> u<99> t<Constant_primary> p<100> c<98> l<4:44> el<4:46>
                                      n<> u<98> t<Primary_literal> p<99> c<97> l<4:44> el<4:46>
                                        n<32> u<97> t<INT_CONST> p<98> l<4:44> el<4:46>
        n<> u<141> t<Module_item> p<202> c<140> s<176> l<5:3> el<5:40>
          n<> u<140> t<Non_port_module_item> p<141> c<139> l<5:3> el<5:40>
            n<> u<139> t<Module_or_generate_item> p<140> c<138> l<5:3> el<5:40>
              n<> u<138> t<Module_common_item> p<139> c<137> l<5:3> el<5:40>
                n<> u<137> t<Continuous_assign> p<138> c<136> l<5:3> el<5:40>
                  n<> u<136> t<List_of_net_assignments> p<137> c<135> l<5:10> el<5:39>
                    n<> u<135> t<Net_assignment> p<136> c<130> l<5:10> el<5:39>
                      n<> u<130> t<Net_lvalue> p<135> c<127> s<134> l<5:10> el<5:35>
                        n<> u<127> t<Ps_or_hierarchical_identifier> p<130> c<126> s<129> l<5:10> el<5:35>
                          n<> u<126> t<Hierarchical_identifier> p<127> c<114> l<5:10> el<5:35>
                            n<sram_otp_key_o> u<114> t<STRING_CONST> p<126> s<124> l<5:10> el<5:24>
                            n<> u<124> t<Constant_expression> p<126> c<118> s<125> l<5:25> el<5:28>
                              n<> u<118> t<Constant_expression> p<124> c<117> s<123> l<5:25> el<5:26>
                                n<> u<117> t<Constant_primary> p<118> c<116> l<5:25> el<5:26>
                                  n<> u<116> t<Primary_literal> p<117> c<115> l<5:25> el<5:26>
                                    n<2> u<115> t<INT_CONST> p<116> l<5:25> el<5:26>
                              n<> u<123> t<BinOp_Minus> p<124> s<122> l<5:26> el<5:27>
                              n<> u<122> t<Constant_expression> p<124> c<121> l<5:27> el<5:28>
                                n<> u<121> t<Constant_primary> p<122> c<120> l<5:27> el<5:28>
                                  n<> u<120> t<Primary_literal> p<121> c<119> l<5:27> el<5:28>
                                    n<2> u<119> t<INT_CONST> p<120> l<5:27> el<5:28>
                            n<nonce> u<125> t<STRING_CONST> p<126> l<5:30> el<5:35>
                        n<> u<129> t<Constant_select> p<130> c<128> l<5:36> el<5:36>
                          n<> u<128> t<Constant_bit_select> p<129> l<5:36> el<5:36>
                      n<> u<134> t<Expression> p<135> c<133> l<5:38> el<5:39>
                        n<> u<133> t<Primary> p<134> c<132> l<5:38> el<5:39>
                          n<> u<132> t<Primary_literal> p<133> c<131> l<5:38> el<5:39>
                            n<1> u<131> t<INT_CONST> p<132> l<5:38> el<5:39>
        n<> u<176> t<Module_item> p<202> c<175> s<200> l<6:3> el<6:33>
          n<> u<175> t<Non_port_module_item> p<176> c<174> l<6:3> el<6:33>
            n<> u<174> t<Module_or_generate_item> p<175> c<173> l<6:3> el<6:33>
              n<> u<173> t<Module_common_item> p<174> c<172> l<6:3> el<6:33>
                n<> u<172> t<Module_or_generate_item_declaration> p<173> c<171> l<6:3> el<6:33>
                  n<> u<171> t<Package_or_generate_item_declaration> p<172> c<170> l<6:3> el<6:33>
                    n<> u<170> t<Data_declaration> p<171> c<169> l<6:3> el<6:33>
                      n<> u<169> t<Variable_declaration> p<170> c<143> l<6:3> el<6:33>
                        n<> u<143> t<Data_type> p<169> c<142> s<168> l<6:3> el<6:8>
                          n<> u<142> t<IntVec_TypeLogic> p<143> l<6:3> el<6:8>
                        n<> u<168> t<List_of_variable_decl_assignments> p<169> c<167> l<6:9> el<6:32>
                          n<> u<167> t<Variable_decl_assignment> p<168> c<144> l<6:9> el<6:32>
                            n<c> u<144> t<STRING_CONST> p<167> s<166> l<6:9> el<6:10>
                            n<> u<166> t<Expression> p<167> c<165> l<6:13> el<6:32>
                              n<> u<165> t<Primary> p<166> c<164> l<6:13> el<6:32>
                                n<> u<164> t<Complex_func_call> p<165> c<145> l<6:13> el<6:32>
                                  n<a> u<145> t<STRING_CONST> p<164> s<149> l<6:13> el<6:14>
                                  n<> u<149> t<Constant_expression> p<164> c<148> s<150> l<6:15> el<6:16>
                                    n<> u<148> t<Constant_primary> p<149> c<147> l<6:15> el<6:16>
                                      n<> u<147> t<Primary_literal> p<148> c<146> l<6:15> el<6:16>
                                        n<0> u<146> t<INT_CONST> p<147> l<6:15> el<6:16>
                                  n<source> u<150> t<STRING_CONST> p<164> s<163> l<6:18> el<6:24>
                                  n<> u<163> t<Select> p<164> c<151> l<6:24> el<6:32>
                                    n<> u<151> t<Bit_select> p<163> s<162> l<6:24> el<6:24>
                                    n<> u<162> t<Part_select_range> p<163> c<161> l<6:25> el<6:31>
                                      n<> u<161> t<Indexed_range> p<162> c<155> l<6:25> el<6:31>
                                        n<> u<155> t<Expression> p<161> c<154> s<156> l<6:25> el<6:26>
                                          n<> u<154> t<Primary> p<155> c<153> l<6:25> el<6:26>
                                            n<> u<153> t<Primary_literal> p<154> c<152> l<6:25> el<6:26>
                                              n<6> u<152> t<INT_CONST> p<153> l<6:25> el<6:26>
                                        n<> u<156> t<DecPartSelectOp> p<161> s<160> l<6:27> el<6:29>
                                        n<> u<160> t<Constant_expression> p<161> c<159> l<6:30> el<6:31>
                                          n<> u<159> t<Constant_primary> p<160> c<158> l<6:30> el<6:31>
                                            n<> u<158> t<Primary_literal> p<159> c<157> l<6:30> el<6:31>
                                              n<2> u<157> t<INT_CONST> p<158> l<6:30> el<6:31>
        n<> u<200> t<Module_item> p<202> c<199> s<201> l<7:3> el<7:18>
          n<> u<199> t<Non_port_module_item> p<200> c<198> l<7:3> el<7:18>
            n<> u<198> t<Module_or_generate_item> p<199> c<197> l<7:3> el<7:18>
              n<> u<197> t<Module_common_item> p<198> c<196> l<7:3> el<7:18>
                n<> u<196> t<Module_or_generate_item_declaration> p<197> c<195> l<7:3> el<7:18>
                  n<> u<195> t<Package_or_generate_item_declaration> p<196> c<194> l<7:3> el<7:18>
                    n<> u<194> t<Data_declaration> p<195> c<193> l<7:3> el<7:18>
                      n<> u<193> t<Variable_declaration> p<194> c<178> l<7:3> el<7:18>
                        n<> u<178> t<Data_type> p<193> c<177> s<192> l<7:3> el<7:7>
                          n<> u<177> t<IntegerAtomType_Byte> p<178> l<7:3> el<7:7>
                        n<> u<192> t<List_of_variable_decl_assignments> p<193> c<191> l<7:8> el<7:17>
                          n<> u<191> t<Variable_decl_assignment> p<192> c<179> l<7:8> el<7:17>
                            n<o> u<179> t<STRING_CONST> p<191> s<190> l<7:8> el<7:9>
                            n<> u<190> t<Expression> p<191> c<189> l<7:12> el<7:17>
                              n<> u<189> t<Primary> p<190> c<188> l<7:12> el<7:17>
                                n<> u<188> t<Complex_func_call> p<189> c<180> l<7:12> el<7:17>
                                  n<b> u<180> t<STRING_CONST> p<188> s<182> l<7:12> el<7:13>
                                  n<> u<182> t<Select> p<188> c<181> s<187> l<7:13> el<7:13>
                                    n<> u<181> t<Bit_select> p<182> l<7:13> el<7:13>
                                  n<> u<187> t<Method_call_body> p<188> c<186> l<7:14> el<7:17>
                                    n<> u<186> t<Built_in_method_call> p<187> c<185> l<7:14> el<7:17>
                                      n<> u<185> t<Array_manipulation_call> p<186> c<184> l<7:14> el<7:17>
                                        n<> u<184> t<Array_method_name> p<185> c<183> l<7:14> el<7:17>
                                          n<> u<183> t<And_call> p<184> l<7:14> el<7:17>
        n<> u<201> t<ENDMODULE> p<202> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierMultiSelect/dut.sv:1:1: No timescale set for "dm_csrs".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/HierMultiSelect/dut.sv:1:1: Compile module "work@dm_csrs".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              3
ByteTypespec                                           1
ByteVar                                                1
Constant                                              13
ContAssign                                             4
Design                                                 1
HierPath                                               7
IndexedPartSelect                                      3
LogicTypespec                                          1
LogicVar                                               1
MethodFuncCall                                         1
Module                                                 1
Operation                                              5
RefObj                                                11
RefTypespec                                            2
VarSelect                                              1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierMultiSelect/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dm_csrs
  |vpiVariables:
  \_LogicVar: (work@dm_csrs.c), line:6:9, endln:6:10
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@dm_csrs.c), line:6:3, endln:6:8
      |vpiParent:
      \_LogicVar: (work@dm_csrs.c), line:6:9, endln:6:10
      |vpiFullName:work@dm_csrs.c
      |vpiActual:
      \_LogicTypespec: , line:6:3, endln:6:8
    |vpiName:c
    |vpiFullName:work@dm_csrs.c
    |vpiVisibility:1
    |vpiExpr:
    \_HierPath: (a[0].source[6-:2]), line:6:13, endln:6:31
      |vpiParent:
      \_LogicVar: (work@dm_csrs.c), line:6:9, endln:6:10
      |vpiActual:
      \_BitSelect: (a[0]), line:6:13, endln:6:14
        |vpiParent:
        \_HierPath: (a[0].source[6-:2]), line:6:13, endln:6:31
        |vpiName:a
        |vpiFullName:a[0]
        |vpiActual:
        \_LogicNet: (work@dm_csrs.a), line:6:13, endln:6:14
        |vpiIndex:
        \_Constant: , line:6:15, endln:6:16
          |vpiParent:
          \_BitSelect: (a[0]), line:6:13, endln:6:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_IndexedPartSelect: (a[0].source[6-:2]), line:6:18, endln:6:31
        |vpiParent:
        \_HierPath: (a[0].source[6-:2]), line:6:13, endln:6:31
        |vpiName:source
        |vpiFullName:a[0].source[6-:2]
        |vpiActual:
        \_LogicNet: (work@dm_csrs.source), line:6:18, endln:6:31
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:2
        |vpiBaseExpr:
        \_Constant: , line:6:25, endln:6:26
          |vpiParent:
          \_IndexedPartSelect: (a[0].source[6-:2]), line:6:18, endln:6:31
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiWidthExpr:
        \_Constant: , line:6:30, endln:6:31
          |vpiParent:
          \_IndexedPartSelect: (a[0].source[6-:2]), line:6:18, endln:6:31
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
      |vpiName:a[0].source[6-:2]
  |vpiVariables:
  \_ByteVar: (work@dm_csrs.o), line:7:8, endln:7:9
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@dm_csrs.o), line:7:3, endln:7:7
      |vpiParent:
      \_ByteVar: (work@dm_csrs.o), line:7:8, endln:7:9
      |vpiFullName:work@dm_csrs.o
      |vpiActual:
      \_ByteTypespec: , line:7:3, endln:7:7
    |vpiName:o
    |vpiFullName:work@dm_csrs.o
    |vpiSigned:1
    |vpiVisibility:1
    |vpiExpr:
    \_HierPath: (b), line:7:12, endln:7:17
      |vpiParent:
      \_ByteVar: (work@dm_csrs.o), line:7:8, endln:7:9
      |vpiActual:
      \_RefObj: (work@dm_csrs.o.b), line:7:12, endln:7:13
        |vpiParent:
        \_HierPath: (b), line:7:12, endln:7:17
        |vpiName:b
        |vpiFullName:work@dm_csrs.o.b
        |vpiActual:
        \_LogicNet: (work@dm_csrs.b), line:7:12, endln:7:13
      |vpiActual:
      \_MethodFuncCall: (and), line:7:14, endln:7:17
        |vpiParent:
        \_HierPath: (b), line:7:12, endln:7:17
        |vpiName:and
      |vpiName:b
  |vpiReg:
  \_LogicVar: (work@dm_csrs.c), line:6:9, endln:6:10
  |vpiTypedef:
  \_LogicTypespec: , line:6:3, endln:6:8
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_ByteTypespec: , line:7:3, endln:7:7
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:3, endln:6:8
  |vpiImportTypespec:
  \_LogicVar: (work@dm_csrs.c), line:6:9, endln:6:10
  |vpiImportTypespec:
  \_ByteTypespec: , line:7:3, endln:7:7
  |vpiImportTypespec:
  \_ByteVar: (work@dm_csrs.o), line:7:8, endln:7:9
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.a), line:6:13, endln:6:14
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:a
    |vpiFullName:work@dm_csrs.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.source), line:6:18, endln:6:31
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:source
    |vpiFullName:work@dm_csrs.source
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.b), line:7:12, endln:7:13
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:b
    |vpiFullName:work@dm_csrs.b
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.dmi_req_i), line:2:28, endln:2:37
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:dmi_req_i
    |vpiFullName:work@dm_csrs.dmi_req_i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.addr2), line:2:38, endln:2:43
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:addr2
    |vpiFullName:work@dm_csrs.addr2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.addr1), line:2:20, endln:2:25
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:addr1
    |vpiFullName:work@dm_csrs.addr1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.keymgr_data_i), line:3:35, endln:3:48
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:keymgr_data_i
    |vpiFullName:work@dm_csrs.keymgr_data_i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.strb), line:3:53, endln:3:56
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:strb
    |vpiFullName:work@dm_csrs.strb
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.i), line:3:54, endln:3:55
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:i
    |vpiFullName:work@dm_csrs.i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.kmac_mask_o), line:3:22, endln:3:28
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:kmac_mask_o
    |vpiFullName:work@dm_csrs.kmac_mask_o
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.keymgr_key_i), line:4:14, endln:4:26
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:keymgr_key_i
    |vpiFullName:work@dm_csrs.keymgr_key_i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.key), line:4:27, endln:4:47
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:key
    |vpiFullName:work@dm_csrs.key
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.sram_otp_key_o), line:5:10, endln:5:24
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:sram_otp_key_o
    |vpiFullName:work@dm_csrs.sram_otp_key_o
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dm_csrs.nonce), line:5:30, endln:5:35
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiName:nonce
    |vpiFullName:work@dm_csrs.nonce
    |vpiNetType:1
  |vpiDefName:work@dm_csrs
  |vpiNet:
  \_LogicNet: (work@dm_csrs.a), line:6:13, endln:6:14
  |vpiNet:
  \_LogicNet: (work@dm_csrs.source), line:6:18, endln:6:31
  |vpiNet:
  \_LogicNet: (work@dm_csrs.b), line:7:12, endln:7:13
  |vpiNet:
  \_LogicNet: (work@dm_csrs.dmi_req_i), line:2:28, endln:2:37
  |vpiNet:
  \_LogicNet: (work@dm_csrs.addr2), line:2:38, endln:2:43
  |vpiNet:
  \_LogicNet: (work@dm_csrs.addr1), line:2:20, endln:2:25
  |vpiNet:
  \_LogicNet: (work@dm_csrs.keymgr_data_i), line:3:35, endln:3:48
  |vpiNet:
  \_LogicNet: (work@dm_csrs.strb), line:3:53, endln:3:56
  |vpiNet:
  \_LogicNet: (work@dm_csrs.i), line:3:54, endln:3:55
  |vpiNet:
  \_LogicNet: (work@dm_csrs.kmac_mask_o), line:3:22, endln:3:28
  |vpiNet:
  \_LogicNet: (work@dm_csrs.keymgr_key_i), line:4:14, endln:4:26
  |vpiNet:
  \_LogicNet: (work@dm_csrs.key), line:4:27, endln:4:47
  |vpiNet:
  \_LogicNet: (work@dm_csrs.sram_otp_key_o), line:5:10, endln:5:24
  |vpiNet:
  \_LogicNet: (work@dm_csrs.nonce), line:5:30, endln:5:35
  |vpiContAssign:
  \_ContAssign: , line:2:10, endln:2:43
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_HierPath: (dmi_req_i.addr2), line:2:28, endln:2:43
      |vpiParent:
      \_ContAssign: , line:2:10, endln:2:43
      |vpiActual:
      \_RefObj: (dmi_req_i), line:2:28, endln:2:37
        |vpiParent:
        \_HierPath: (dmi_req_i.addr2), line:2:28, endln:2:43
        |vpiName:dmi_req_i
        |vpiActual:
        \_LogicNet: (work@dm_csrs.dmi_req_i), line:2:28, endln:2:37
      |vpiActual:
      \_RefObj: (work@dm_csrs.addr2), line:2:38, endln:2:43
        |vpiParent:
        \_HierPath: (dmi_req_i.addr2), line:2:28, endln:2:43
        |vpiName:addr2
        |vpiFullName:work@dm_csrs.addr2
        |vpiActual:
        \_LogicNet: (work@dm_csrs.addr2), line:2:38, endln:2:43
      |vpiName:dmi_req_i.addr2
    |vpiLhs:
    \_HierPath: (dmi_req_i.addr1), line:2:19, endln:2:25
      |vpiParent:
      \_ContAssign: , line:2:10, endln:2:43
      |vpiActual:
      \_RefObj: (dmi_req_i), line:2:19, endln:2:25
        |vpiParent:
        \_HierPath: (dmi_req_i.addr1), line:2:19, endln:2:25
        |vpiName:dmi_req_i
        |vpiActual:
        \_LogicNet: (work@dm_csrs.dmi_req_i), line:2:28, endln:2:37
      |vpiActual:
      \_RefObj: (addr1), line:2:20, endln:2:25
        |vpiParent:
        \_HierPath: (dmi_req_i.addr1), line:2:19, endln:2:25
        |vpiName:addr1
        |vpiActual:
        \_LogicNet: (work@dm_csrs.addr1), line:2:20, endln:2:25
      |vpiName:dmi_req_i.addr1
  |vpiContAssign:
  \_ContAssign: , line:3:10, endln:3:58
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Operation: , line:3:32, endln:3:58
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:58
      |vpiOpType:34
      |vpiOperand:
      \_Constant: , line:3:33, endln:3:34
        |vpiParent:
        \_Operation: , line:3:32, endln:3:58
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
      |vpiOperand:
      \_Operation: , line:3:34, endln:3:57
        |vpiParent:
        \_Operation: , line:3:32, endln:3:58
        |vpiOpType:33
        |vpiOperand:
        \_HierPath: (keymgr_data_i.strb[i]), line:3:35, endln:3:56
          |vpiParent:
          \_Operation: , line:3:34, endln:3:57
          |vpiActual:
          \_RefObj: (keymgr_data_i), line:3:35, endln:3:48
            |vpiParent:
            \_HierPath: (keymgr_data_i.strb[i]), line:3:35, endln:3:56
            |vpiName:keymgr_data_i
            |vpiActual:
            \_LogicNet: (work@dm_csrs.keymgr_data_i), line:3:35, endln:3:48
          |vpiActual:
          \_BitSelect: (work@dm_csrs.keymgr_data_i.strb[i].strb), line:3:53, endln:3:56
            |vpiParent:
            \_HierPath: (keymgr_data_i.strb[i]), line:3:35, endln:3:56
            |vpiName:strb
            |vpiFullName:work@dm_csrs.keymgr_data_i.strb[i].strb
            |vpiActual:
            \_LogicNet: (work@dm_csrs.strb), line:3:53, endln:3:56
            |vpiIndex:
            \_RefObj: (work@dm_csrs.keymgr_data_i.strb[i].i), line:3:54, endln:3:55
              |vpiParent:
              \_BitSelect: (work@dm_csrs.keymgr_data_i.strb[i].strb), line:3:53, endln:3:56
              |vpiName:i
              |vpiFullName:work@dm_csrs.keymgr_data_i.strb[i].i
              |vpiActual:
              \_LogicNet: (work@dm_csrs.i), line:3:54, endln:3:55
          |vpiName:keymgr_data_i.strb[i]
    |vpiLhs:
    \_IndexedPartSelect: kmac_mask_o (work@dm_csrs.kmac_mask_o), line:3:22, endln:3:28
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:58
      |vpiName:kmac_mask_o
      |vpiFullName:work@dm_csrs.kmac_mask_o
      |vpiDefName:kmac_mask_o
      |vpiActual:
      \_LogicNet: (work@dm_csrs.kmac_mask_o), line:3:22, endln:3:28
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_Operation: , line:3:22, endln:3:25
        |vpiParent:
        \_IndexedPartSelect: kmac_mask_o (work@dm_csrs.kmac_mask_o), line:3:22, endln:3:28
        |vpiOpType:25
        |vpiOperand:
        \_Constant: , line:3:22, endln:3:23
          |vpiParent:
          \_Operation: , line:3:22, endln:3:25
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiOperand:
        \_RefObj: (work@dm_csrs.kmac_mask_o.i), line:3:24, endln:3:25
          |vpiParent:
          \_Operation: , line:3:22, endln:3:25
          |vpiName:i
          |vpiFullName:work@dm_csrs.kmac_mask_o.i
          |vpiActual:
          \_LogicNet: (work@dm_csrs.i), line:3:54, endln:3:55
      |vpiWidthExpr:
      \_Constant: , line:3:27, endln:3:28
        |vpiParent:
        \_IndexedPartSelect: kmac_mask_o (work@dm_csrs.kmac_mask_o), line:3:22, endln:3:28
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:4:10, endln:4:47
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_HierPath: (keymgr_key_i.key[0][1 * 32+:32]), line:4:14, endln:4:47
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:47
      |vpiActual:
      \_RefObj: (keymgr_key_i), line:4:14, endln:4:26
        |vpiParent:
        \_HierPath: (keymgr_key_i.key[0][1 * 32+:32]), line:4:14, endln:4:47
        |vpiName:keymgr_key_i
        |vpiActual:
        \_LogicNet: (work@dm_csrs.keymgr_key_i), line:4:14, endln:4:26
      |vpiActual:
      \_VarSelect: (work@dm_csrs.keymgr_key_i.key[0][1 * 32+:32].key), line:4:27, endln:4:47
        |vpiParent:
        \_HierPath: (keymgr_key_i.key[0][1 * 32+:32]), line:4:14, endln:4:47
        |vpiName:key
        |vpiFullName:work@dm_csrs.keymgr_key_i.key[0][1 * 32+:32].key
        |vpiActual:
        \_LogicNet: (work@dm_csrs.key), line:4:27, endln:4:47
        |vpiIndex:
        \_Constant: , line:4:31, endln:4:32
          |vpiParent:
          \_VarSelect: (work@dm_csrs.keymgr_key_i.key[0][1 * 32+:32].key), line:4:27, endln:4:47
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiIndex:
        \_IndexedPartSelect: key (work@dm_csrs.keymgr_key_i.key[0][1 * 32+:32].key), line:4:34, endln:4:46
          |vpiParent:
          \_HierPath: (keymgr_key_i.key[0][1 * 32+:32]), line:4:14, endln:4:47
          |vpiName:key
          |vpiFullName:work@dm_csrs.keymgr_key_i.key[0][1 * 32+:32].key
          |vpiDefName:key
          |vpiActual:
          \_LogicNet: (work@dm_csrs.key), line:4:27, endln:4:47
          |vpiConstantSelect:1
          |vpiIndexedPartSelectType:1
          |vpiBaseExpr:
          \_Operation: , line:4:34, endln:4:40
            |vpiParent:
            \_IndexedPartSelect: key (work@dm_csrs.keymgr_key_i.key[0][1 * 32+:32].key), line:4:34, endln:4:46
            |vpiOpType:25
            |vpiOperand:
            \_Constant: , line:4:34, endln:4:35
              |vpiParent:
              \_Operation: , line:4:34, endln:4:40
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiOperand:
            \_Constant: , line:4:38, endln:4:40
              |vpiParent:
              \_Operation: , line:4:34, endln:4:40
              |vpiDecompile:32
              |vpiSize:64
              |UINT:32
              |vpiConstType:9
          |vpiWidthExpr:
          \_Constant: , line:4:44, endln:4:46
            |vpiParent:
            \_IndexedPartSelect: key (work@dm_csrs.keymgr_key_i.key[0][1 * 32+:32].key), line:4:34, endln:4:46
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
      |vpiName:keymgr_key_i.key[0][1 * 32+:32]
    |vpiLhs:
    \_RefObj: (work@dm_csrs.o), line:4:10, endln:4:11
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:47
      |vpiName:o
      |vpiFullName:work@dm_csrs.o
      |vpiActual:
      \_ByteVar: (work@dm_csrs.o), line:7:8, endln:7:9
  |vpiContAssign:
  \_ContAssign: , line:5:10, endln:5:39
    |vpiParent:
    \_Module: work@dm_csrs (work@dm_csrs), file:${SURELOG_DIR}/tests/HierMultiSelect/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:5:38, endln:5:39
      |vpiParent:
      \_ContAssign: , line:5:10, endln:5:39
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (sram_otp_key_o[2 - 2].nonce), line:5:10, endln:5:35
      |vpiParent:
      \_ContAssign: , line:5:10, endln:5:39
      |vpiActual:
      \_BitSelect: (sram_otp_key_o[2 - 2]), line:5:10, endln:5:24
        |vpiParent:
        \_HierPath: (sram_otp_key_o[2 - 2].nonce), line:5:10, endln:5:35
        |vpiName:sram_otp_key_o
        |vpiFullName:sram_otp_key_o[2 - 2]
        |vpiActual:
        \_LogicNet: (work@dm_csrs.sram_otp_key_o), line:5:10, endln:5:24
        |vpiIndex:
        \_Operation: , line:5:25, endln:5:28
          |vpiParent:
          \_BitSelect: (sram_otp_key_o[2 - 2]), line:5:10, endln:5:24
          |vpiOpType:11
          |vpiOperand:
          \_Constant: , line:5:25, endln:5:26
            |vpiParent:
            \_Operation: , line:5:25, endln:5:28
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:5:27, endln:5:28
            |vpiParent:
            \_Operation: , line:5:25, endln:5:28
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
      |vpiActual:
      \_RefObj: (sram_otp_key_o[2 - 2].nonce), line:5:30, endln:5:35
        |vpiParent:
        \_HierPath: (sram_otp_key_o[2 - 2].nonce), line:5:10, endln:5:35
        |vpiName:nonce
        |vpiFullName:sram_otp_key_o[2 - 2].nonce
        |vpiActual:
        \_LogicNet: (work@dm_csrs.nonce), line:5:30, endln:5:35
      |vpiName:sram_otp_key_o[2 - 2].nonce
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
