Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Oct 19 14:31:24 2024
| Host         : b670 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file ariane_xilinx_control_sets_placed.rpt
| Design       : ariane_xilinx
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1344 |
|    Minimum number of control sets                        |  1189 |
|    Addition due to synthesis replication                 |   155 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3615 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1344 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |   172 |
| >= 6 to < 8        |   138 |
| >= 8 to < 10       |   248 |
| >= 10 to < 12      |   136 |
| >= 12 to < 14      |    38 |
| >= 14 to < 16      |    21 |
| >= 16              |   552 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3460 |          929 |
| No           | No                    | Yes                    |            3832 |         1701 |
| No           | Yes                   | No                     |            1862 |          689 |
| Yes          | No                    | No                     |            3026 |          790 |
| Yes          | No                    | Yes                    |           31405 |        12282 |
| Yes          | Yes                   | No                     |            2800 |          906 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                    Clock Signal                                                                    |                                                                                                                                            Enable Signal                                                                                                                                            |                                                                                                                                          Set/Reset Signal                                                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
| ~tck_IBUF_BUFG                                                                                                                                     |                                                                                                                                                                                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                                                     |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/ifg_reg                                                                                                                                                                       | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/FSM_sequential_state_reg_reg[0]                                                                                                                                             |                1 |              2 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                       |                1 |              2 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                        |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                        |                1 |              2 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                                       |                1 |              2 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                                                       |                1 |              2 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                 |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                  |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                 |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                 |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                 | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                               | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                1 |              3 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                  |                1 |              3 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ctl_lane_cnt_0                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/csr_regfile_i/p_72_out                                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/status_cnt_q[3]_i_1_n_0                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/state_q[3]_i_1_n_0                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/oclkdelay_calib_done_r_reg                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__0_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[1][access_type][w][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[2][access_type][w][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[3][access_type][w][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[4][access_type][w][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[5][access_type][w][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[6][access_type][w][0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/pmpcfg_q_reg[7][addr_mode][0][0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                                                                                        |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/cmp_en_q                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                               |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                               |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                                                                        |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                               |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                               |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.byte_sel_cnt_reg[2]_1                                                                                                                                                                     |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_reg_rep_0[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                                      |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_MVF/iCounter[3]_i_1__1_n_0                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/p_1_out[3]                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[aw_chan][id][0]_0[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/E[0]                                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_start_reg_1[0]                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[aw_chan][id][1]_0[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[aw_chan][id][1]_1[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]_0                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_1[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[ar_chan][id][1]_0[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/speed_reg_reg[1]_inv[0]                                                                                                                                                       | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_mii_select_3_reg__0[0]                                                                                                                                                   |                3 |              4 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/genblk1[0].RAMB16_S9_S36_inst_i_42_0[0]                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/tx_enable_dly_reg[0][0]                                                                                                                                                                                                                                 | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/SR[0]                                                                                                                                                       |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_fall_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/speed_reg_reg[1]_inv[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_0[0]                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/nextbuf                                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi_master/FSM_sequential_state_q[3]_i_1_n_0                                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi_master/id_q[3]_i_1_n_0                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_mux/gen_spill_reg.b_full_q_reg_0[0]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_demux.lock_aw_valid_q_reg                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                                       |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.rr_q0                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_fan_ctrl/ms_clock_q[3]_i_1_n_0                                                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_2                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[strb][0]_0[0]                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                2 |              4 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_6                                                                                                                                                                            |                1 |              4 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_demux.lock_ar_valid_q_reg                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/gen_demux.aw_push                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                                    |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                                                        |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                                             |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                                    |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                                    |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/issue_pointer_q_reg[1]_0[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/issue_pointer_q_reg[2][0]                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/issue_pointer_q_reg[1]_0[0]                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/issue_pointer_q_reg[1]_1[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                               |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                               |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/issue_pointer_q_reg[2][0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/issue_pointer_q_reg[2]_1[0]                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/issue_pointer_q_reg[2]_2[0]                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                               |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                                    |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/issue_pointer_q_reg[1][0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                                    |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                                    |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                                    |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                                    |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r_reg[0]_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                                                                                  |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_1_n_0                                                                                                                                                                                                                                                | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_8[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_7[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_6[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_5[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_7[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                  | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iUSAGE[4]_i_1_n_0                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]_i_1_n_0                                                                                                                                                                                                                                                      | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___22_n_0                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__3_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/wr_cmd_en_last                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__2_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_9[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                                                                    |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                                                                                   |                3 |              5 |         1.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/ifg_reg                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/state_next                                                                                                                                                                    | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]                                                                                                                                                                        |                4 |              5 |         1.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi2mem/E[0]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                                                |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___60_n_0                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                                                                                            |                2 |              5 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                                               |                1 |              5 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_8[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[4][sbe][ex][cause][63]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                                                                                                            |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][ex][cause][63]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                                                                                                            |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb47_out                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                                                                                                            |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[5][sbe][ex][cause][63]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_1[0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                                                                                                            |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                                                                                                            |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                                                                                                            |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][ex][cause][63]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iUSAGE[5]_i_1_n_0                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/Q[0]                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/Q[0]                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                                                                                                            |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                 | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_BG2/E[0]                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                                                                                                            |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/right_edge_pb                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                5 |              6 |         1.20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                                                                                                            |                5 |              6 |         1.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                          | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                                                                                                            |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                                           |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                                                                                                    |                1 |              6 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb50_out                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                                                                                                            |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                                                                                                            |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                                                                                                            |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                4 |              6 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                              | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                                                                                                            |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                                                                                                             |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                                                                                      |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                                                                                            |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                                                                                       |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/gen_register.d_o_reg[193]_0[0]                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/SS[0]                                                                                                                                                                     |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]_3[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                                              |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][ex][cause][63]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                                               |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                                             |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][ex][cause][63]_i_1_n_0                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/load_stage2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/p_3_in                                                                                                                                                        | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                                                                                                                      |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_4[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                                                                                                                      |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/gen_register.d_o_reg[194][0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_3                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/speed_reg_reg[1]_inv_0                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                                            |                2 |              6 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/cnt_q[5]_i_1_n_0                                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_1                                                                                                                                 |                1 |              6 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/FSM_sequential_state_q_reg[0]                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_12[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iRDAddr[6]_i_1__0_n_0                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/E[0]                                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iWRAddr[6]_i_1__0_n_0                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iRDAddr[6]_i_1_n_0                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/E[0]                                                                                                                                                                                                                                                                      | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                5 |              7 |         1.40 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                                         |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iWRAddr[6]_i_1_n_0                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                           |                                                                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_b_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__25_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[38]_172                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[37]_187                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][5]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[27]_162                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][2]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[26]_146                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][3]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][4]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[39]_191                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[25]_157                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[24]_145                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[3]_179                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[28]_161                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[29]_160                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][1]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[2]_178                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[30]_158                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[36]_171                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[35]_186                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[34]_170                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[31]_159                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[33]_169                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/Bus_RNW_reg_reg_1                                                                                                                                          | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                                                                 |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[32]_168                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                               | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[0]_176                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[10]_167                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[11]_173                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[12]_174                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[13]_175                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                                |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                              | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[14]_184                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[15]_185                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[16]_163                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                              |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[17]_164                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[23]_156                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                         | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[18]_165                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][7]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][6]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[19]_166                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][5]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[1]_177                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[7][dirty][1]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[20]_139                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][7]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[21]_140                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[22]_155                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][6]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/iTXFIFORead                                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                              |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                 | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                      |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/E[0]                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                     |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                    |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                   |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                               |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/E[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[9]_142                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi2rom/cnt_q[7]_i_1__2_n_0                                                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                               |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi2mem/cnt_q[7]_i_1__3_n_0                                                                                                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0                                                                                                                                        | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0                                                                                                                                      |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/cnt_q[7]_i_1__1_n_0                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iLCR_reg[7]_2[0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/iLCR_reg[7]_1[0]                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3][0]                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_0[0]                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[2][0]                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0][0]                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[54]_152                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[41]_188                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[42]_189                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[43]_193                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[44]_194                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[45]_190                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[46]_195                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[47]_196                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[48]_144                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[49]_197                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[4]_180                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[50][7]_i_1_n_0                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[51]_154                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[52]_147                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[53]_153                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[40]_192                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[55][7]_i_1_n_0                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[56]_198                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[57]_151                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[58]_150                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[59]_199                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[5]_181                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[60]_149                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[61]_148                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[62]_143                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[63][7]_i_1_n_0                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[6]_182                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[7]_183                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TXFF/iFIFOMem[8]_141                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][31]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/flush_cnt_q[7]_i_1_n_0                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_8[0]                                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                        |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_20[0]                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                        |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                        |                7 |              8 |         1.14 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_29[0]                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                        |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/rd_req_q_reg_n_0                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]_6[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/rd_req_q                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/E[0]                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/Q[0]                                                                                                                                                  | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/qcntr_ns                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                                               |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_inv_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][23]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[2].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/E[0]                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][39]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][data][7]_i_1_n_0                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][hit_oh][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_reg_0[0]                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][23]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][31]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][hit_oh][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                                            |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][data][23]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][data][7]_i_1_n_0                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][hit_oh][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][23]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                               |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                              |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                               |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                               |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                                                                                        |                4 |              8 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                               |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                               |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                               |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                               |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                               |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][data][7]_i_1_n_0                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                        |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][7]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][6]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][7]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][1]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][3]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][4]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][31]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][6]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][7]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][1]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[6][dirty][0]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][4]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][5]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[3][dirty][6]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[2][dirty][5]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][1]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][3]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][4]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][5]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][6]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[4][dirty][7]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][1]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][3]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][4]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][5]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][6]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[5][dirty][7]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][4]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][data][7]_i_1_n_0                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][hit_oh][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][data][23]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][data][7]_i_1_n_0                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][hit_oh][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                                                                                    |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][data][23]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][data][7]_i_1_n_0                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][hit_oh][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][hit_oh][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr[7]_i_1_n_0                                                                                                                                               | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                                              |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][23]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][31]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][7]_i_1_n_0                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][5]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[1][dirty][1]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][7]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][6]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][5]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_d[0][dirty][1]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][data][39]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][hit_oh][7]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_5                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              9 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_top/i_dm_sba/FSM_sequential_state_q_reg[0]_0[0]                                                                                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |              9 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_2                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[1]_6                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/state_next1                                                                                                                                                 |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                         |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                          |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                         |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_speed_count_2_0                                                                                                                                                                            |                3 |              9 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/FSM_sequential_state_q_reg[0]_0                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |              9 |         1.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    |                                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                        |                                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                                                                    |                5 |              9 |         1.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                         |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                          |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                                                                                 |                3 |              9 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/Bus_RNW_reg_reg_2[0]                                                                                                                                       | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                                                                 |                2 |              9 |         4.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                                                 |                6 |             10 |         1.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                               |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                               |                3 |             10 |         3.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                              |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                               |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[2]_0                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi2rom/req_addr_q[12]_i_1__0_n_0                                                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             10 |         1.43 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi2rom/RDEN                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                              |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                                                      |                4 |             10 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]_5[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                                                                                                                                            |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[254]_i_1_n_0                                                                                                                                           |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |                4 |             10 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                               |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                              |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                2 |             10 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                3 |             10 |         3.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                                            |                2 |             10 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                                            |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                               |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                                                                      |                5 |             10 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                               |                3 |             10 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_asic_queue.mem_q[0][150]_i_1__3_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/E[0]                                                                                                                                               | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                                              |                7 |             11 |         1.57 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_asic_queue.mem_q[0][151]_i_1__0_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/genblk1[0].RAMB16_S9_S36_inst_i_43_0[0]                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                    | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                   |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                  |                6 |             11 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_inv_0                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                8 |             11 |         1.38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_inv_0                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             11 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/synch_regs_q_reg[3]_0                                                                                                                                       |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                    | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                   |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                  | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[13]_244                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[63][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[6]_235                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[7]_234                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[8]_223                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[9]_224                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RX/RX_BRC/UART_RXPROC.State_reg[0]                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_asic_queue.mem_q[0][150]_i_1__2_n_0                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[10]_222                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[44]_251                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[11]_242                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[12]_243                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[62]_206                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[14]_233                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[15]_245                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[16]_204                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[17]_213                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[18]_214                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             11 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[43]_252                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[19]_215                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             11 |         1.83 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tvalid_reg_reg_0                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/SR[0]                                                                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[1]_239                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[42]_249                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[20]_225                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/E[0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.rr_q_reg[1]_1[0]                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[50][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[51]_211                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[4]_237                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[49]_257                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2[0]                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[52]_203                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[53]_210                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[48]_202                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[47]_256                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[46]_255                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1[0]                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[24]_200                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[54][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[55][10]_i_1_n_0                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[45]_250                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[56]_258                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[57]_209                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[58]_208                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[59]_259                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[5]_238                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[60]_205                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[61]_207                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[0]_236                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[30]_218                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[38]_232                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[39]_254                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[33]_229                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[34]_230                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[32]_228                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[31]_212                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[23]_217                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[22]_216                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[37]_247                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_asic_queue.mem_q[0][151]_i_1_n_0                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[2]_240                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[29]_219                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[3]_241                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[28]_220                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[27]_221                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             11 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[26]_201                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[21]_226                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[36]_231                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[40]_253                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[25]_227                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[35]_246                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_RXFF/iFIFOMem[41]_248                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                        |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                  | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__11_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                         |                2 |             12 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                        |                2 |             12 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                5 |             12 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_0                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                        |                2 |             12 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_5                                                                                                                                                                            |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                    | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                5 |             12 |         2.40 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                 |                7 |             12 |         1.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi2mem/req_addr_q[11]_i_1__1_n_0                                                                                                                                                                                                                                                              | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                9 |             12 |         1.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                     |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                       |                3 |             12 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                         |                2 |             12 |         6.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               12 |             12 |         1.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                2 |             12 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/req_addr_q[14]_i_1_n_0                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             12 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                5 |             12 |         2.40 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/s_ready_i_reg_0                                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_uart.i_apb_uart/UART_TX/CState                                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/CLK                                                                                                    |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP[12]_i_1_n_0                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                                                     |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                                                                                                 |                4 |             13 |         3.25 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                4 |             14 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_0                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             14 |         2.80 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                                                                                                 |                4 |             14 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__12_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             14 |         2.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_valid_d[0]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             14 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_valid_d[1]                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             14 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_2                                                                                                                                 |                5 |             14 |         2.80 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                                                 |                8 |             14 |         1.75 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                                                 |                8 |             14 |         1.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             15 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__13_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0                                                  |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[2]_0                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                8 |             15 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi2rom/ax_req_d                                                                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             15 |         2.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                    | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_0                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             15 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                  | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/gen_asic_queue.mem_q_reg[0][op][0][0]                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                                               |                3 |             16 |         5.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[15]_i_1_n_0                                                                                                                                     | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]                                                                                                                                                                        |                6 |             16 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/gen_asic_queue.mem_q_reg[0][op][0]_1                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                         | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                8 |             17 |         2.12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                5 |             17 |         3.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                               | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                6 |             17 |         2.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             17 |         3.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/p_3_in                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |             18 |         9.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi2mem/ax_req_d                                                                                                                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                6 |             18 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |               10 |             18 |         1.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                9 |             18 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                  |                5 |             18 |         3.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__21_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             18 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_ar_arbiter/E[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             18 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             18 |         3.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             19 |         6.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             19 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             19 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__36_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             19 |         3.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_arbiter/E[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             19 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             19 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/ax_req_d                                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             19 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__22_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             19 |         3.80 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                                                |                5 |             20 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_asic_queue.mem_q[0][135]_i_1__1_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                3 |             20 |         6.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__4_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                8 |             20 |         2.50 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                  |                8 |             20 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/dcsr_d64_out                                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               12 |             20 |         1.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_3[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                5 |             20 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             20 |         3.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_1[0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               10 |             22 |         2.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                7 |             22 |         3.14 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                  |                8 |             22 |         2.75 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                                                 |               12 |             23 |         1.92 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                                                                              |               12 |             24 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                  |                9 |             24 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/E[1]                                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                8 |             24 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_8                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                9 |             24 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_3[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_gpio.i_xlnx_axi_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                         |                7 |             24 |         3.43 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_uart/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_asic_queue.mem_q[0][72]_i_1__6_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                          |                9 |             25 |         2.78 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                                                                                                                                      |               14 |             25 |         1.79 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                                       | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |               10 |             25 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                6 |             26 |         4.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                4 |             26 |         6.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[3].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__9_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             26 |         1.62 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                          |                                                                                                                                                                                                                                                                                                   |                4 |             26 |         6.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_5                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               17 |             26 |         1.53 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |                6 |             26 |         4.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                  |               10 |             27 |         2.70 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                                                 |                8 |             27 |         3.38 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                 | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                       |                7 |             27 |         3.86 |
|  tck_IBUF_BUFG                                                                                                                                     |                                                                                                                                                                                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                9 |             27 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                8 |             28 |         3.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                8 |             28 |         3.50 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                9 |             28 |         3.11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                              | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                            |                8 |             28 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                8 |             28 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0][0]                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               17 |             30 |         1.76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]_6[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                9 |             30 |         3.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                                                 |               20 |             30 |         1.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ie_we_o[1]                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               13 |             30 |         2.31 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/ie_we_o[0]                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             30 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[2][0]                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               10 |             31 |         3.10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                8 |             31 |         3.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/store_axi_signal_cmb                                                                                                                                       | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/cs_ce_clr                                                                                                                                                |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_timer/TIMER_GEN[0].timer_i/regs_q[0][31]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep__0[1]                                                                                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_timer/TIMER_GEN[1].timer_i/regs_q[0][31]_i_1__0_n_0                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_top/i_dm_mem/FSM_sequential_state_q_reg[1]_7[0]                                                                                                                                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q                                                                                                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/gen_asic_queue.mem_q[0][31]_i_1__4_n_0                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/fcs_reg[31]_i_1_n_0                                                                                                                                           | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]                                                                                                                                                                        |                5 |             32 |         6.40 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/fcs_reg[31]_i_1__0_n_0                                                                                                                                        | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                                                                                                                      |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_3[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_1[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[2][0]                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[0]_0[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/FSM_sequential_CS_reg[3]_1[0]                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tvalid_reg_i_1_n_0                                                                                                                                     | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state[31]_i_1__0_n_0                                                                                                                                    |                8 |             32 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                      | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/FSM_sequential_state_q_reg[2][0]                                                                                                                                                                                                                              | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d                                                                                                                                                                                                                                                                   | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_1_n_0                                                                                                                                                                                                                                                      | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                 |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/SR[0]                                                                                                                                                              |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                 |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/FSM_sequential_state_q_reg[0][0]                                                                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out2                                                                                                                      | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/update_crc1_out                                                                                                                                               | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state[31]_i_1_n_0                                                                                                                                       |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_ethernet.i_axi2rom/E[0]                                                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep__0[0]                                                                                                                                                                                                                            | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/dmcontrol_q_reg[dmactive]_rep[0]                                                                                                                                                                                                                               | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_7[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_6[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]_5[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]_2[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]_1[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_0[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]_5[0]                                                                                                                                                                                                                                   | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mstatus_d30_out                                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               10 |             33 |         3.30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                   | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |               11 |             33 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                             | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               11 |             33 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                                           | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                                                   |               12 |             34 |         2.83 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                                                 |               17 |             34 |         2.00 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/p_2_out                                                                                                                                                                                                                                                       | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |               11 |             34 |         3.09 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_i_1__0_n_0                                                                                                                                                                                                                                          | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |                8 |             35 |         4.38 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                                                                | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                                                 |                5 |             35 |         7.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                 |               18 |             36 |         2.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               11 |             37 |         3.36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               14 |             38 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             38 |         2.38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               17 |             38 |         2.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_2[0]                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               13 |             38 |         2.92 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_aw_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_asic_queue.mem_q[0][151]_i_1__1_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               17 |             38 |         2.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               13 |             38 |         2.92 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               10 |             38 |         3.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             38 |         2.11 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_ar_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_asic_queue.mem_q[0][150]_i_1__4_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             38 |         2.38 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/E[0]                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               10 |             39 |         3.90 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                                                                 |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_gpio.i_xlnx_axi_dwidth_converter_gpio/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_spi.i_xlnx_axi_dwidth_converter_spi/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]_0[0]                                                                                                                                                                                                                                       | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |               14 |             41 |         2.93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               10 |             41 |         4.10 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                                                                                                 |               17 |             41 |         2.41 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/p_2_out                                                                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               20 |             41 |         2.05 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                 |               26 |             42 |         1.62 |
|  tck_IBUF_BUFG                                                                                                                                     | i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/E[0]                                                                                                                                                                                                                                                           | i_dmi_jtag/i_dmi_jtag_tap/trst_n                                                                                                                                                                                                                                                                  |               18 |             42 |         2.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               11 |             43 |         3.91 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               11 |             43 |         3.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[0]_0                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             44 |         2.44 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                  |               14 |             44 |         3.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/save_tag__0                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               15 |             44 |         2.93 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                  |               16 |             45 |         2.81 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                  |               14 |             45 |         3.21 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                  |               15 |             45 |         3.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                                                   |               13 |             46 |         3.54 |
|  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk | i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/rx_addr_axis_reg[3][0]                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |                9 |             48 |         5.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[64]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               10 |             52 |         5.20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                           |                                                                                                                                                                                                                                                                                                   |               10 |             52 |         5.20 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                   |               12 |             52 |         4.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[64]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                9 |             52 |         5.78 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                            |                                                                                                                                                                                                                                                                                                   |               12 |             52 |         4.33 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                   |               13 |             52 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[1][wtag][52]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             53 |         1.77 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[7][wtag][52]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             53 |         1.66 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[6][wtag][52]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             53 |         1.61 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/gen_asic_queue.mem_q[0][paddr][55]_i_1__0_n_0                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             53 |         2.30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[3][wtag][52]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             53 |         2.21 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[4][wtag][52]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             53 |         2.04 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/ptw_pptr_q[55]_i_1_n_0                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             53 |         2.52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[0][wtag][52]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             53 |         1.89 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[5][wtag][52]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             53 |         1.89 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q[2][wtag][52]_i_1_n_0                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             53 |         2.41 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_4[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             54 |         2.16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_3[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             54 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_2[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             54 |         1.93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_1[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             54 |         2.08 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_6[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             54 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_5[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             54 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][3]_6[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             54 |         2.84 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_icache_data_fifo/mem_q                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             54 |         2.57 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_4[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             54 |         1.64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q_reg[2]_0                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               12 |             56 |         4.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv/E[0]                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             59 |         2.36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/csr_regfile_i/mtvec_q[63]_i_1_n_0                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             63 |         1.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][8]_5[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             63 |         2.74 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                                                                                                   |               18 |             63 |         3.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_20[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             64 |         2.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_2[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               49 |             64 |         1.31 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_11[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               55 |             64 |         1.16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i___187_n_0                                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               12 |             64 |         5.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_13[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             64 |         2.37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][4]_1[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             64 |         2.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_12[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             64 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][5]_1[0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             64 |         2.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][5]_0[0]                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             64 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][4]_2[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             64 |         2.78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_0[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               47 |             64 |         1.36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_1[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             64 |         2.37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_10[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             64 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_19[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               39 |             64 |         1.64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_14[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             64 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_15[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             64 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_16[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               51 |             64 |         1.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][5][0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             64 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_17[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               39 |             64 |         1.64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][ex][tval][63]_i_1_n_0                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             64 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_18[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             64 |         2.78 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               11 |             64 |         5.82 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][2]_1[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             64 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][2]_5[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             64 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][1]_0[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             64 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][0]_2[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               44 |             64 |         1.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_0[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][4]_13[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               39 |             64 |         1.64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][5]_1[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_10[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             64 |         1.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_11[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |             64 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_13[0]                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             64 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][6]_9[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             64 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][8]_6[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             64 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[csr_address][9]_5[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/csr_buffer_i/debug_mode_q_reg_rep_1[0]                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |         4.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               13 |             64 |         4.92 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i___186_n_0                                                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               17 |             64 |         3.76 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |               15 |             64 |         4.27 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[0]_10[0]                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             64 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[193]_2[0]                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |             64 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/illegal_q_reg[0]                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |             64 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/illegal_q_reg[0]                                                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             64 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/trans_id_q_reg[0]_15[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             64 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/trans_id_q_reg[2]_13[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             64 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/trans_id_q_reg[2]_73[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             64 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/a_reg_en2_out                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/b_reg_en1_out                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             64 |         2.37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/i_mult/i_div/res_q[63]_i_1_n_0                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             64 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_asic_queue.mem_q[1][63]_i_1_n_0                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               15 |             64 |         4.27 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/mem_q                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               17 |             64 |         3.76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_pc_q_with_c.pc_q[63]_i_1_n_0                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             64 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][3]_0[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             64 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][3]_9[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               48 |             64 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][3]_8[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               39 |             64 |         1.64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][3]_7[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               48 |             64 |         1.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][3]_6[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             64 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][3]_5[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               54 |             64 |         1.19 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][3]_4[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             64 |         2.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][3]_3[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               41 |             64 |         1.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][3]_2[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             64 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][3]_11[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               44 |             64 |         1.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][3]_10[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             64 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[4][sbe][rd][3]_1[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |             64 |         1.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[6][sbe][rd][1]_0[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               41 |             64 |         1.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][2]_3[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             64 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][2]_2[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               53 |             64 |         1.21 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][2]_0[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             64 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_9[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               41 |             64 |         1.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_8[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             64 |         1.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_7[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               49 |             64 |         1.31 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_6[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             64 |         2.21 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_5[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               55 |             64 |         1.16 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_43[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             64 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_42[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               44 |             64 |         1.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_41[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               40 |             64 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_7[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             64 |         2.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi2mem/fwd_rom_q_i_1_0[0]                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               28 |             64 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi_master/cache_line_d                                                                                                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               23 |             64 |         2.78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/r_data_d                                                                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               36 |             64 |         1.78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/result_q[63]_i_1_n_0                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               53 |             64 |         1.21 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/E[0]                                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             64 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_1[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             64 |         3.37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_2[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             64 |         2.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_3[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             64 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_4[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             64 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_5[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             64 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/id_q_reg[1]_6[0]                                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             64 |         3.20 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_22[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             64 |         2.37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_10                                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             64 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             64 |         3.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_clint/axi_lite_interface_i/serial_q_reg                                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             64 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_clint/axi_lite_interface_i/E[0]                                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             64 |         3.37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/E[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             64 |         2.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             64 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             64 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             64 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[3][63]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             64 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[2][63]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             64 |         3.05 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[1][63]_i_1_n_0                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             64 |         2.78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_31[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             64 |         2.13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_23[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             64 |         2.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_24[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             64 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_25[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               43 |             64 |         1.49 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_26[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             64 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_27[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             64 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_28[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               42 |             64 |         1.52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_29[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             64 |         2.13 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                                                         | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                                                                             |               19 |             64 |         3.37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_3[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             64 |         2.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_30[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             64 |         2.37 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               14 |             64 |         4.57 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_32[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               47 |             64 |         1.36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_33[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               45 |             64 |         1.42 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_34[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             64 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_35[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             64 |         2.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_36[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               17 |             64 |         3.76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_37[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             64 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_38[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               39 |             64 |         1.64 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_39[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             64 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_4[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             64 |         2.78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_21[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               40 |             64 |         1.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]_40[0]                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             64 |         2.37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_8[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             65 |         2.95 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_9[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             65 |         2.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_18[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             65 |         3.42 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_19[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             65 |         3.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_2[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             65 |         3.61 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_20[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             65 |         3.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_21[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             65 |         3.61 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_22[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             65 |         2.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_4[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             65 |         1.86 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_realign/E[0]                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             65 |         1.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_7[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             65 |         3.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_6[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             65 |         3.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_5[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             65 |         3.61 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_4[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             65 |         4.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_3[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             65 |         3.61 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_2[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             65 |         2.95 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[2]_1[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               46 |             65 |         1.41 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_3[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             65 |         3.42 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_15[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               17 |             65 |         3.82 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_1[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             65 |         2.50 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_0[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             65 |         1.97 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_11[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             65 |         3.10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_12[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             65 |         2.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_13[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             65 |         3.10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_23[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             65 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_14[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             65 |         3.10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_10[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             65 |         3.42 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_6[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             65 |         2.95 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_16[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             65 |         1.97 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_5[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               48 |             65 |         1.35 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_17[0]                                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             65 |         2.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i__n_0                                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             65 |         2.95 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_7[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             65 |         2.95 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[id][0]_1                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             65 |         2.60 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/pc_o_reg[1]_8[0]                                                                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             65 |         3.61 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               14 |             66 |         4.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_1[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               11 |             66 |         6.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[6].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__6_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             66 |         2.36 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_asic_queue.mem_q[0][135]_i_1__0_n_0                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               14 |             66 |         4.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             67 |         2.48 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[ar_chan][id][1]_i_1_n_0                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             67 |         3.19 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/FSM_sequential_w_state_q_reg[1]_0                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             67 |         2.58 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__8_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               45 |             68 |         1.51 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             68 |         3.58 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__23_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               17 |             68 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             68 |         2.72 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[8].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__10_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             68 |         2.96 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_clint/axi_lite_interface_i/FSM_sequential_state_q_reg[0]_3[0]                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             68 |         3.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               15 |             68 |         4.53 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[7].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__7_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             68 |         2.72 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_asic_queue.mem_q[0][135]_i_1_n_0                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               14 |             68 |         4.86 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               16 |             68 |         4.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_r_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[1]_1[0]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               11 |             68 |         6.18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__5_n_0                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             68 |         3.58 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__24_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             68 |         3.78 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             68 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[ar_chan][addr][63]_i_1_n_0                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             69 |         2.76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][3]_i_1_n_0                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             69 |         3.63 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_dm_axi_master/FSM_sequential_state_q_reg[1]_1[0]                                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             69 |         3.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             69 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[aw_chan][addr][63]_i_1_n_0                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             69 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][3]_i_1__0_n_0                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             69 |         3.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               36 |             70 |         1.94 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1__26_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             70 |         3.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                   |               12 |             70 |         5.83 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_9                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             70 |         3.18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                            |                                                                                                                                                                                                                                                                                                   |               18 |             70 |         3.89 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_3[0]                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             70 |         3.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_asic_queue.mem_q[0][72]_i_1__7_n_0                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             70 |         3.18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/i_axi2apb_64_32_plic/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             70 |         3.89 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             72 |         3.13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_axi_shim/FSM_sequential_wr_state_q_reg[1]_2[0]                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             72 |         2.18 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_output_pipeline[0].reg_ena                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             72 |         3.13 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_0[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             72 |         2.48 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_1[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |             72 |         2.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q_reg[0]_4[0]                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               18 |             72 |         4.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[aw_chan][id][1]_i_1_n_0                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             72 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/mem_q                                                                                                                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               17 |             72 |         4.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_3[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             72 |         2.57 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[2]_0[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               36 |             72 |         2.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[2]_1[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             72 |         2.57 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/strb_d                                                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             72 |         2.48 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/gen_spill_reg.b_full_q_reg[0]                                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             72 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/gen_spill_reg.a_fill_7                                                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             72 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_arbiter/gen_spill_reg.a_fill                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             72 |         2.67 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane_peripherals/gen_timer.i_axi2apb_64_32_timer/slave_w_buffer_i/i_axi_single_slice/i_fifo/impl/i_fifo_v3/gen_asic_queue.mem_q[0][72]_i_1__5_n_0                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               13 |             72 |         5.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[2][data][63]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             72 |         3.79 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[1][data][63]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               19 |             72 |         3.79 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_q[0][data][63]_i_1_n_0                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             72 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[2]_2[0]                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               24 |             72 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_queue_n                                                                                                                                                                                                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             72 |         3.43 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[data][63]_i_1__2_n_0                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             73 |         3.17 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                           |                                                                                                                                                                                                                                                                                                   |               24 |             73 |         3.04 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             73 |         3.65 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                   |               15 |             73 |         4.87 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               17 |             73 |         4.29 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             73 |         3.48 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_w_fifo/gen_spill_reg.a_fill                                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               22 |             73 |         3.32 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/E[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               50 |             73 |         1.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ariane_peripherals/gen_spi.i_xlnx_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                                                                 |               16 |             73 |         4.56 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               36 |             73 |         2.03 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_axi_shim/E[0]                                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             73 |         2.52 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[data][63]_i_1__3_n_0                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             73 |         3.65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/E[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |             73 |         3.17 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[9].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               21 |             73 |         3.48 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill_0                                                                                                                                                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               20 |             73 |         3.65 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/E[0]                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               26 |             74 |         2.85 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/E[0]                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               40 |             76 |         1.90 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_riscv_atomics/i_atomics/i_amos/FSM_onehot_aw_state_q_reg[0]_0                                                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             77 |         2.33 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/E[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             77 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_fill                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             77 |         2.26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].inp_pipe_valid_q_reg[1]_0[0]                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             78 |         2.79 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/icache_valid_q                                                                                                                                                                                                                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             79 |         2.55 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[4]_0[0]                                                                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               42 |             80 |         1.90 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/vaddr_n                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             80 |         2.29 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                                     |               28 |             82 |         2.93 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                       |                                                                                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_input_pipeline[0].reg_ena                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             89 |         2.62 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                                                                      |               26 |             90 |         3.46 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n39_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             91 |         2.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n37_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             91 |         3.37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n41_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             91 |         2.84 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n43_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             91 |         2.94 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n45_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             91 |         3.03 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n47_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             91 |         3.03 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n49_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             91 |         3.03 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n51_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               27 |             91 |         3.37 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n53_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             91 |         2.76 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n55_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             91 |         2.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n57_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               28 |             91 |         3.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n59_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             91 |         2.84 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n61_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             91 |         3.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n63_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             91 |         3.03 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n67_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |             91 |         3.14 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/tags_n                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             91 |         2.84 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n55_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             93 |         2.82 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n39_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |             93 |         3.10 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n41_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             93 |         2.74 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n43_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             93 |         2.82 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n45_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               36 |             93 |         2.58 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n47_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             93 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n49_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               33 |             93 |         2.82 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n51_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             93 |         2.74 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n53_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |             93 |         2.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n37_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               37 |             93 |         2.51 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n57_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               37 |             93 |         2.51 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n59_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               35 |             93 |         2.66 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n61_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |             93 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n63_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               36 |             93 |         2.58 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n                                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |             93 |         2.74 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb/tags_n67_out                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |             93 |         2.45 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                                                   |               33 |             94 |         2.85 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                                                   |               33 |             94 |         2.85 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                                                   |               30 |             95 |         3.17 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                                                                                                                                   |               25 |             95 |         3.80 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                                                        | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                                                                                                                                   |               20 |             95 |         4.75 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                                                                   |               29 |             95 |         3.28 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                                                   |               31 |             95 |         3.06 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_6                                                                                 |                                                                                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                |                                                                                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                |                                                                                                                                                                                                                                                                                                   |               12 |             96 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_asic_queue.mem_q[0][instr][31]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               34 |            101 |         2.97 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_asic_queue.mem_q[1][instr][31]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |            101 |         3.48 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_asic_queue.mem_q[2][instr][31]_i_1_n_0                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               25 |            101 |         4.04 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_q                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               31 |            101 |         3.26 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_asic_queue.mem_q[0][instr][31]_i_1__0_n_0                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               36 |            101 |         2.81 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_asic_queue.mem_q[1][instr][31]_i_1__0_n_0                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               29 |            101 |         3.48 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/gen_asic_queue.mem_q[2][instr][31]_i_1__0_n_0                                                                                                                                                                          | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               23 |            101 |         4.39 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/mem_q                                                                                                                                                                                                                  | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               42 |            101 |         2.40 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                     |               57 |            101 |         1.77 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                                                                   |               13 |            104 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_xlnx_axi_clock_converter_ddr/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                   |               13 |            104 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].reg_ena                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               46 |            111 |         2.41 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                   |                                                                                                                                                                                                                                                                                                   |               14 |            112 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[3].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi/gen_inside_pipeline[0].reg_ena                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               42 |            114 |         2.71 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Fsm_enable_S                                         | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               51 |            115 |         2.25 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_n                                                                                                                                                                                                                    | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               61 |            125 |         2.05 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[0][address][55]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               32 |            125 |         3.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[1][address][55]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               39 |            125 |         3.21 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q[2][address][55]_i_1_n_0                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               40 |            125 |         3.12 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo/write_pointer_q0                                                                                                                                                                                                              | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               45 |            126 |         2.80 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/issue_pointer_q_reg[2][0]                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               73 |            128 |         1.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/issue_pointer_q_reg[2]_2[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               79 |            128 |         1.62 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/issue_pointer_q_reg[2]_1[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               69 |            128 |         1.86 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/issue_pointer_q_reg[1][0]                                                                                                                                                                                                                             | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               83 |            128 |         1.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/issue_pointer_q_reg[1]_3[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               79 |            128 |         1.62 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/issue_pointer_q_reg[2]_0[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               83 |            128 |         1.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/issue_pointer_q_reg[1]_2[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               77 |            128 |         1.66 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/issue_pointer_q_reg[1]_0[0]                                                                                                                                                                                                 | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               74 |            128 |         1.73 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/p_0_in14_out                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               58 |            128 |         2.21 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_spill_reg/spill_register_flushable_i/icache_rtrn_rd_en                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               30 |            129 |         4.30 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |            131 |         3.45 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_dcache_data_fifo/gen_asic_queue.mem_q[0][rtype][1]_i_1_n_0                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               46 |            131 |         2.85 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[7][req][id][2]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               51 |            132 |         2.59 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[4][req][id][2]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               51 |            132 |         2.59 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[3][req][id][2]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               52 |            132 |         2.54 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[5][req][id][2]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               45 |            132 |         2.93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[2][req][id][2]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               46 |            132 |         2.87 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[1][req][id][2]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               45 |            132 |         2.93 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[6][req][id][2]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               38 |            132 |         3.47 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i/gen_asic_queue.mem_q[0][req][id][2]_i_1_n_0                                                                                                                                                                                      | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               59 |            132 |         2.24 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[2].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_noncomp/gen_input_pipeline[0].reg_ena                                                           | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               49 |            140 |         2.86 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Ready_SO_reg_1                                       | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               49 |            141 |         2.88 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_input_pipeline[0].reg_ena                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               54 |            142 |         2.63 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/E[0]                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               55 |            151 |         2.75 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/E[0]                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               61 |            152 |         2.49 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/icache_dreq_cache_if[valid]                                                                                                                                                                                                            | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               61 |            178 |         2.92 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1][0]                                                                                                                                                                                               | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               68 |            204 |         3.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/fpu_gen.state_q_reg_0[0]                                                                                                                                                                                                                        | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |              103 |            212 |         2.06 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/issue_stage_i/i_scoreboard/lsu_commit_commit_ex                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               56 |            219 |         3.91 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/p_0_in21_out                                                                                | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               78 |            225 |         2.88 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |               84 |            256 |         3.05 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               65 |            256 |         3.94 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/s_ready_i_reg[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               47 |            262 |         5.57 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               87 |            262 |         3.01 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               81 |            288 |         3.56 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               74 |            288 |         3.89 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      | i_ariane/i_cva6/fetch_ready_id_if                                                                                                                                                                                                                                                                   | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |               91 |            301 |         3.31 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg                                         |                                                                                                                                                                                                                                                                                                   |               43 |            344 |         8.00 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             | i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               48 |            384 |         8.00 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |               98 |            461 |         4.70 |
|  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK                                                                                             |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |              815 |           2999 |         3.68 |
|  i_xlnx_clk_gen/inst/clk_out1                                                                                                                      |                                                                                                                                                                                                                                                                                                     | i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_0_BUFG                                                                                                                                                                                                                                          |             1544 |           3410 |         2.21 |
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


