head	1.5;
access;
symbols
	binutils-2_24-branch:1.5.0.2
	binutils-2_24-branchpoint:1.5
	binutils-2_23_2:1.4.2.2
	binutils-2_23_1:1.4.2.2
	binutils-2_23:1.4.2.2
	binutils-2_23-branch:1.4.0.2
	binutils_latest_snapshot:1.5;
locks; strict;
comment	@# @;


1.5
date	2012.09.18.14.52.42;	author rearnsha;	state Exp;
branches;
next	1.4;

1.4
date	2012.08.24.08.03.38;	author mgretton;	state Exp;
branches
	1.4.2.1;
next	1.3;

1.3
date	2012.08.24.08.02.51;	author mgretton;	state Exp;
branches;
next	1.2;

1.2
date	2012.08.24.08.02.09;	author mgretton;	state Exp;
branches;
next	1.1;

1.1
date	2012.08.24.08.01.18;	author mgretton;	state Exp;
branches;
next	;

1.4.2.1
date	2012.08.28.10.50.42;	author mgretton;	state Exp;
branches;
next	1.4.2.2;

1.4.2.2
date	2012.09.18.15.47.02;	author gingold;	state Exp;
branches;
next	;


desc
@@


1.5
log
@2012-09-18  Kyrylo Tkachov  <kyrylo.tkachov@@arm.com>
opcodes:
	* arm-dis.c: Changed ldra and strl-form mnemonics
	to lda and stl-form.
gas:
	* config/tc-arm.c: Changed ldra and strl-form mnemonics
	to lda and stl-form for armv8.
gas/testsuite:
	* gas/arm/armv8-a-bad.l: Updated for changed mnemonics.
	* gas/arm/armv8-a-bad.s: Likewise.
	* gas/arm/armv8-a.d: Likewise.
	* gas/arm/armv8-a.s: Likewise.
	* gas/arm/inst.s: Added test for ldrt encoding compatibly with ldralt.
	* gas/arm/inst.d: Updated.
@
text
@#name: Valid v8-a
#objdump: -dr --prefix-addresses --show-raw-insn

.*: +file format .*arm.*

Disassembly of section .text:
0[0-9a-f]+ <[^>]+> e320f005 	sevl
0[0-9a-f]+ <[^>]+> e1000070 	hlt	0x0000
0[0-9a-f]+ <[^>]+> e100007f 	hlt	0x000f
0[0-9a-f]+ <[^>]+> e10fff70 	hlt	0xfff0
0[0-9a-f]+ <[^>]+> e1c0fc90 	stlb	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1c1fc91 	stlb	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1cefc9e 	stlb	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1e0fc90 	stlh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1e1fc91 	stlh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1eefc9e 	stlh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e180fc90 	stl	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e181fc91 	stl	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e18efc9e 	stl	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1ce0e91 	stlexb	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e1c01e9e 	stlexb	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e1c1ee90 	stlexb	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e1ee0e91 	stlexh	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e1e01e9e 	stlexh	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e1e1ee90 	stlexh	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e18e0e91 	stlex	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e1801e9e 	stlex	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e181ee90 	stlex	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e1ae0e92 	stlexd	r0, r2, r3, \[lr\]
0[0-9a-f]+ <[^>]+> e1a01e9c 	stlexd	r1, ip, sp, \[r0\]
0[0-9a-f]+ <[^>]+> e1a1ee90 	stlexd	lr, r0, r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1d00c9f 	ldab	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1d11c9f 	ldab	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1deec9f 	ldab	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1f00c9f 	ldaexh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1f11c9f 	ldaexh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1feec9f 	ldaexh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1900c9f 	lda	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1911c9f 	lda	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e19eec9f 	lda	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1d00e9f 	ldaexb	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1d11e9f 	ldaexb	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1deee9f 	ldaexb	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1f00e9f 	ldaexh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1f11e9f 	ldaexh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1feee9f 	ldaexh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1900e9f 	ldaex	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1911e9f 	ldaex	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e19eee9f 	ldaex	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1b00e9f 	ldaexd	r0, r1, \[r0\]
0[0-9a-f]+ <[^>]+> e1b12e9f 	ldaexd	r2, r3, \[r1\]
0[0-9a-f]+ <[^>]+> e1bece9f 	ldaexd	ip, sp, \[lr\]
0[0-9a-f]+ <[^>]+> bf50      	sevl
0[0-9a-f]+ <[^>]+> bf50      	sevl
0[0-9a-f]+ <[^>]+> f3af 8005 	sevl.w
0[0-9a-f]+ <[^>]+> f78f 8001 	dcps1
0[0-9a-f]+ <[^>]+> f78f 8002 	dcps2
0[0-9a-f]+ <[^>]+> f78f 8003 	dcps3
0[0-9a-f]+ <[^>]+> ba80      	hlt	0x0000
0[0-9a-f]+ <[^>]+> babf      	hlt	0x003f
0[0-9a-f]+ <[^>]+> e8c0 0f8f 	stlb	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 1f8f 	stlb	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce ef8f 	stlb	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 0f9f 	stlh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 1f9f 	stlh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce ef9f 	stlh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 0faf 	stl	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 1faf 	stl	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce efaf 	stl	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8ce 1fc0 	stlexb	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 efc1 	stlexb	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 0fce 	stlexb	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce 1fd0 	stlexh	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 efd1 	stlexh	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 0fde 	stlexh	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce 1fe0 	stlex	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 efe1 	stlex	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 0fee 	stlex	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce 11f0 	stlexd	r0, r1, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 eef1 	stlexd	r1, lr, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 00fe 	stlexd	lr, r0, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e8d0 0f8f 	ldab	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1f8f 	ldab	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de ef8f 	ldab	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0f9f 	ldah	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1f9f 	ldah	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de ef9f 	ldah	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0faf 	lda	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1faf 	lda	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de efaf 	lda	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0fcf 	ldaexb	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1fcf 	ldaexb	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de efcf 	ldaexb	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0fdf 	ldaexh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1fdf 	ldaexh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de efdf 	ldaexh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0fef 	ldaex	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1fef 	ldaex	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de efef 	ldaex	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 01ff 	ldaexd	r0, r1, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1eff 	ldaexd	r1, lr, \[r1\]
0[0-9a-f]+ <[^>]+> e8de e0ff 	ldaexd	lr, r0, \[lr\]
@


1.4
log
@	* gas/config/tc-arm.c (do_rm_rn): New function.
	(do_strlex): Likewise.
	(do_t_strlex): Likewise.
	(insns): Add support for LDRA/STRL instructions.
	* gas/testsuite/gas/arm/armv8-a-bad.l: Update testcase.
	* gas/testsuite/gas/arm/armv8-a-bad.s: Likewise.
	* gas/testsuite/gas/arm/armv8-a.d: Likewise.
	* gas/testsuite/gas/arm/armv8-a.s: Likewise.
	* opcodes/arm-dis.c (arm_opcodes): Add LDRA/STRL instructions.
	(thumb32_opcodes): Likewise.
	(print_arm_insn): Add support for %<>T formatter.
@
text
@d11 42
a52 42
0[0-9a-f]+ <[^>]+> e1c0fc90 	strlb	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1c1fc91 	strlb	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1cefc9e 	strlb	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1e0fc90 	strlh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1e1fc91 	strlh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1eefc9e 	strlh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e180fc90 	strl	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e181fc91 	strl	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e18efc9e 	strl	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1ce0e91 	strlexb	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e1c01e9e 	strlexb	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e1c1ee90 	strlexb	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e1ee0e91 	strlexh	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e1e01e9e 	strlexh	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e1e1ee90 	strlexh	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e18e0e91 	strlex	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e1801e9e 	strlex	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e181ee90 	strlex	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e1ae0e92 	strlexd	r0, r2, r3, \[lr\]
0[0-9a-f]+ <[^>]+> e1a01e9c 	strlexd	r1, ip, sp, \[r0\]
0[0-9a-f]+ <[^>]+> e1a1ee90 	strlexd	lr, r0, r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1d00c9f 	ldrab	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1d11c9f 	ldrab	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1deec9f 	ldrab	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1f00c9f 	ldraexh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1f11c9f 	ldraexh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1feec9f 	ldraexh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1900c9f 	ldra	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1911c9f 	ldra	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e19eec9f 	ldra	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1d00e9f 	ldraexb	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1d11e9f 	ldraexb	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1deee9f 	ldraexb	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1f00e9f 	ldraexh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1f11e9f 	ldraexh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1feee9f 	ldraexh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1900e9f 	ldraex	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1911e9f 	ldraex	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e19eee9f 	ldraex	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1b00e9f 	ldraexd	r0, r1, \[r0\]
0[0-9a-f]+ <[^>]+> e1b12e9f 	ldraexd	r2, r3, \[r1\]
0[0-9a-f]+ <[^>]+> e1bece9f 	ldraexd	ip, sp, \[lr\]
d61 42
a102 42
0[0-9a-f]+ <[^>]+> e8c0 0f8f 	strlb	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 1f8f 	strlb	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce ef8f 	strlb	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 0f9f 	strlh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 1f9f 	strlh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce ef9f 	strlh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 0faf 	strl	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 1faf 	strl	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce efaf 	strl	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8ce 1fc0 	strlexb	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 efc1 	strlexb	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 0fce 	strlexb	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce 1fd0 	strlexh	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 efd1 	strlexh	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 0fde 	strlexh	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce 1fe0 	strlex	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 efe1 	strlex	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 0fee 	strlex	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce 11f0 	strlexd	r0, r1, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 eef1 	strlexd	r1, lr, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 00fe 	strlexd	lr, r0, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e8d0 0f8f 	ldrab	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1f8f 	ldrab	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de ef8f 	ldrab	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0f9f 	ldrah	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1f9f 	ldrah	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de ef9f 	ldrah	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0faf 	ldra	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1faf 	ldra	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de efaf 	ldra	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0fcf 	ldraexb	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1fcf 	ldraexb	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de efcf 	ldraexb	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0fdf 	ldraexh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1fdf 	ldraexh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de efdf 	ldraexh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0fef 	ldraex	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1fef 	ldraex	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de efef 	ldraex	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 01ff 	ldraexd	r0, r1, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1eff 	ldraexd	r1, lr, \[r1\]
0[0-9a-f]+ <[^>]+> e8de e0ff 	ldraexd	lr, r0, \[lr\]
@


1.4.2.1
log
@	Apply mainline patches

bfd/:
	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* elf32-arm.c (v8): New array.
	(tag_cpu_arch_combine): Add support for ARMv8 attributes.
	(elf32_arm_merge_eabi_attributes): Likewise.
	(VFP_VERSION_COUNT): New define.

gas/:
	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (ARM_ENC_TAB): Add sha1h and sha2op entries.
	(do_sha1h): New function.
	(do_sha1su1): Likewise.
	(do_sha256su0): Likewise.
	(insns): Add 2 operand SHA instructions.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (NEON_ENC_TAB): Add sha3op entry.
	(do_crypto_3op_1): New function.
	(do_sha1c): Likewise.
	(do_sha1p): Likewise.
	(do_sha1m): Likewise.
	(do_sha1su0): Likewise.
	(do_sha256h): Likewise.
	(do_sha256h2): Likewise.
	(do_sha256su1): Likewise.
	(insns): Add SHA 3 operand instructions.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (neon_type_mask): Add P64 type.
	(type_chk_of_el_type): Handle P64 type.
	(el_type_of_type_chk): Likewise.
	(do_neon_vmull): Handle VMULL.P64.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (NEON_ENC_TAB): Add aes entry.
	(neon_type_mask): Add N_UNT.
	(neon_check_type): Don't always decay typed to untyped sizes.
	(do_crypto_2op_1): New function.
	(do_aese): Likewise.
	(do_aesd): Likewise.
	(do_aesmc.8): Likewise.
	(do_aesimc.8): Likewise.
	(insns): Add AES instructions.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (el_type_type_check): Add handling for 16-bit
	floating point types.
	(do_neon_cvttb_2): New function.
	(do_neon_cvttb_1): Likewise.
	(do_neon_cvtb): Refactor to use do_neon_cvttb_1.
	(do_neon_cvtt): Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (NEON_ENC_TAB): Add vrint entries.
	(neon_cvt_mode): Add neon_cvt_mode_r.
	(do_vrint_1): New function.
	(do_vrint_x): Likewise.
	(do_vrint_z): Likewise.
	(do_vrint_r): Likewise.
	(do_vrint_a): Likewise.
	(do_vrint_n): Likewise.
	(do_vrint_p): Likewise.
	(do_vrint_m): Likewise.
	(insns): Add VRINT instructions.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (NEON_ENC_TAB): Add vcvta entry.
	(neon_cvt_mode): New enumeration.
	(do_vfp_nsyn_cvt_fpv8): New function.
	(do_neon_cvt_1): Add support for new conversions.
	(do_neon_cvtr): Use neon_cvt_mode enumerator.
	(do_neon_cvt): Likewise.
	(do_neon_cvta): New function.
	(do_neon_cvtn): Likewise.
	(do_neon_cvtp): Likewise.
	(do_neon_cvtm): Likewise.
	(insns): Add new VCVT instructions.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm>
	* config/tc-arm.c (CVT_FLAVOUR_VAR): New define.
	(CVT_VAR): New helper define.
	(neon_cvt_flavour): New enumeration, function renamed...
	(get_neon_cvt_flavour): ...to this.
	(do_vfp_nsyn_cvt): Update to use new neon_cvt_flavour.
	(do_vfp_nsyn_cvtz): Likewise.
	(do_neon_cvt_1): Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (NEON_ENC_TAB): Add vmaxnm, vminnm entries.
	(vfp_or_neon_is_neon_bits): Add NEON_CHECK_ARCH8 enumerator.
	(vfp_or_neon_is_neon): Add check for SIMD for ARMv8.
	(do_maxnm): New function.
	(insns): Add vmaxnm, vminnm entries.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (NEON_ENC_TAB): Add entries for VSEL.
	(NEON_ENC_FPV8_): New define.
	(do_vfp_nsyn_fpv8): New function.
	(do_vsel): Likewise.
	(insns): Add VSEL instructions.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (do_rm_rn): New function.
	(do_strlex): Likewise.
	(do_t_strlex): Likewise.
	(insns): Add support for LDRA/STRL instructions.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (do_t_bkpt_hlt1): New function.
	(do_t_hlt): New function.
	(do_t_bkpt): Use do_t_bkpt_hlt1.
	(insns): Add HLT.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (insns): Add DCPS instruction.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (T16_32_TAB): Add _sevl.
	(insns): Add SEVL.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (asm_barrier_opt): Add arch field.
	(mark_feature_used): New function.
	(parse_barrier): Check specified option is valid for the
	specified architecture.
	(UL_BARRIER): New macro.
	(barrier_opt_names): Update for new barrier options.

	2012-08-24  Matthew Gretton-Dann <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (do_setend): Warn on deprecated SETEND.
	(do_t_setend): Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (do_t_it): Fully initialise now_it.
	(new_automatic_it_block): Likewise.
	(handle_it_block): Record whether current instruction is
	conditionally executed.
	* config/tc-arm.c (depr_insn_mask): New structure.
	(depr_it_insns): New variable.
	(it_fsm_post_encode): Warn on deprecated uses.
	* config/tc-arm.h (current_it): Add new fields.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (deprecated_coproc_regs_s): New structure.
	(deprecated_coproc_regs): New variable.
	(deprecated_coproc_reg_count): Likewise.
	(do_co_reg): Error on obsolete & warn on deprecated registers.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.c (check_obsolete): New function.
	(do_rd_rm_rn): Check swp{b} for obsoletion.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* config/tc-arm.h (arm_ext_v8): New variable.
	(fpu_vfp_ext_armv8): Likewise.
	(fpu_neon_ext_armv8): Likewise.
	(fpu_crypto_ext_armv8): Likewise.
	(arm_archs): Add armv8-a.
	(arm_extensions): Add crypto, fp, and simd.
	(arm_fpus): Add fp-armv8, neon-fp-armv8, crypto-neon-fp-armv8.
	(cpu_arch_ver): Add support for ARMv8.
	(aeabi_set_public_sttributes): Likewise.
	* doc/c-arm.texi (ARM Options): Document new architecture and
	extension options for ARMv8.

gas/testsuite/:
	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a+crypto.s: Update testcase.
	* gas/arm/armv8-a+crypto.d: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a+crypto.d: Update testcase.
	* gas/arm/armv8-a+crypto.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a+crypto.d: Update testcase.
	* gas/arm/armv8-a+crypto.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a+crypto.d: New testcase.
	* gas/arm/armv8-a+crypto.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a+fp.d: Update testcase.
	* gas/arm/armv8-a+fp.s: Likewise.
	* gas/arm/half-prec-vfpv3.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a+fpv5.d: Update testcase.
	* gas/arm/armv8-a+fpv5.s: Likewise.
	* gas/arm/armv8-a+simdv3.d: Likewise.
	* gas/arm/armv8-a+simdv3.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a+fp.d: Update testcase.
	* gas/arm/armv8-a+fp.s: Likewise.
	* gas/arm/armv8-a+simd.d: Likewise.
	* gas/arm/armv8-a+simd.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/testsuite/gas/armv8-a+fp.d: Update testcase.
	* gas/testsuite/gas/armv8-a+fp.s: Likewise.
	* gas/testsuite/gas/armv8-a+simd.d: New testcase.
	* gas/testsuite/gas/armv8-a+simd.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a+fp.d: New testcase.
	* gas/arm/armv8-a+fp.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a-bad.l: Update testcase.
	* gas/arm/armv8-a-bad.s: Likewise.
	* gas/arm/armv8-a.d: Likewise.
	* gas/arm/armv8-a.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a-bad.l: Update for HLT.
	* gas/arm/armv8-a-bad.s: Likewise.
	* gas/arm/armv8-a.d: Likewise.
	* gas/arm/armv8-a.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a.d: Update.
	* gas/arm/armv8-a.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a.s: New testcase.
	* gas/arm/armv8-a.d: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a-barrier.s: New testcase.
	* gas/arm/armv8-a-barrier-arm.d: Likewise.
	* gas/arm/armv8-a-barrier-thumb.d: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a-bad.l: Update
	* gas/arm/armv8-a-bad.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a-it-bad.d: New testcase.
	* gas/arm/armv8-a-it-bad.l: Likewise.
	* gas/arm/armv8-a-it-bad.s: Likewise.
	* gas/arm/ldr-t-bad.s: Update testcase.
	* gas/arm/ldr-t.d: Likewise.
	* gas/arm/ldr-t.s: Likewise.
	* gas/arm/neon-cond-bad-inc.s: Likewise.
	* gas/arm/sp-pc-validations-bad-t: Likewise.
	* gas/arm/vfp-fma-inc.s: Likewise.
	* gas/arm/vfp-neon-syntax-inc.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a-bad.l: Update testcase.
	* gas/arm/armv8-a-bad.s: Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/armv8-a-bad.d: New testcase.
	* gas/arm/armv8-a-bad.l: Likewise.
	* gas/arm/armv8-a-bad.s: Likewise.
	* gas/arm/depr-swp.l: Update for change in expected output.
	* gas/arm/depr-swp.s: Add additional test.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* gas/arm/attr-march-all.d: Update for change in expected
	output.
	* gas/arm/attr-mfpu-vfpv4-d16.d: Likewise.
	* gas/arm/attr-mfpu-vfpv4.d: Likewise.
	* gas/arm/attr-march-armv8-a+crypto.d: New testcase.
	* gas/arm/attr-march-armv8-a+fp.d: Likewise.
	* gas/arm/attr-march-armv8-a+simd.d: Likewise.
	* gas/arm/attr-march-armv8-a.d: Likewise.

include/:
	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* opcode/arm.h (ARM_CPU_IS_ANY): New define.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* elf/arm.h (TAG_CPU_ARCH_V8): New define.
	(MAX_TAG_CPU_ARCH): Update.
	* opcode/arm.h (ARM_EXT_V8): New define.
	(FPU_VFP_EXT_ARMV8): Likewise.
	(FPU_NEON_EXT_ARMV8): Likewise.
	(FPU_CRYPTO_EXT_ARMV8): Likewise.
	(ARM_AEXT_V8A): Likewise.
	(FPU_VFP_ARMV8): Likwise.
	(FPU_NEON_ARMV8): Likewise.
	(FPU_CRYPTO_ARMV8): Likewise.
	(FPU_ARCH_VFP_ARMV8): Likewise.
	(FPU_ARCH_NEON_VFP_ARMV8): Likewise.
	(FPU_ARCH_CRYPTO_NEON_VFP_ARMV8): Likewise.
	(ARM_ARCH_V8A): Likwise.
	(ARM_ARCH_V8A_FP): Likewise.
	(ARM_ARCH_V8A_SIMD): Likewise.
	(ARM_ARCH_V8A_CRYPTO): Likewise.

ld/testsuite/:
	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* ld-arm/arm-elf.exp: Add new testcases.
	* ld-arm/attr-merge-vfp-3.d: Update for change in expected
	output.
	* ld-arm/attr-merge-vfp-3r.d: Likewise.
	* ld-arm/attr-merge-vfp-4.d: Likewise.
	* ld-arm/attr-merge-vfp-4r.d: Likewise.
	* ld-arm/attr-merge-vfp-5.d: Likewise.
	* ld-arm/attr-merge-vfp-5r.d: Likewise.
	* ld-arm/attr-merge-vfp-7.d: New testcase.
	* ld-arm/attr-merge-vfp-7r.d: Likewise.
	* ld-arm/attr-merge-vfp-armv8-hard.s: Likewise.
	* ld-arm/attr-merge-vfp-armv8.s: Likewise.

opcodes/
	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (neon_opcodes): Add 2 operand sha instructions.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (neon_opcodes): Add SHA 3-operand instructions.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (neon_opcodes): Handle VMULL.P64.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (neon_opcodes): Add support for AES instructions.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (coprocessor_opcodes): Add support for HP/DP
	conversions.

	2012-08-24  Matthew  Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (coprocessor_opcodes): Add VRINT.
	(neon_opcodes): Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (coprocessor_opcodes): Add support for new VCVT
	variants.
	(neon_opcodes): Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (coprocessor_opcodes): Add VMAXNM/VMINNM.
	(neon_opcodes): Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (coprocessor_opcodes): Add VSEL.
	(print_insn_coprocessor): Add new %<>c bitfield format
	specifier.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (arm_opcodes): Add LDRA/STRL instructions.
	(thumb32_opcodes): Likewise.
	(print_arm_insn): Add support for %<>T formatter.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (arm_opcodes): Add HLT.
	(thumb_opcodes): Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (thumb32_opcodes): Add DCPS instruction.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (arm_opcodes): Add SEVL.
	(thumb_opcodes): Likewise.
	(thumb32_opcodes): Likewise.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com>
	* arm-dis.c (data_barrier_option): New function.
	(print_insn_arm): Use data_barrier_option.
	(print_insn_thumb32): Use data_barrier_option.

	2012-08-24  Matthew Gretton-Dann  <matthew.gretton-dann@@arm.com
	* arm-dis.c (COND_UNCOND): New constant.
	(print_insn_coprocessor): Add support for %u format specifier.
	(print_insn_neon): Likewise.
@
text
@@


1.4.2.2
log
@gas/
2012-09-18  Kyrylo Tkachov  <kyrylo.tkachov@@arm.com>

	* config/tc-arm.c: Changed ldra and strl-form mnemonics
	to lda and stl-form for armv8.

gas/testsuite/
2012-09-18  Kyrylo Tkachov  <kyrylo.tkachov@@arm.com>

	* gas/arm/armv8-a-bad.l: Updated for changed mnemonics.
	* gas/arm/armv8-a-bad.s: Likewise.
	* gas/arm/armv8-a.d: Likewise.
	* gas/arm/armv8-a.s: Likewise.
	* gas/arm/inst.s: Added test for ldrt encoding compatibly with ldralt.
	* gas/arm/inst.d: Updated.

opcodes/
2012-09-18  Kyrylo Tkachov  <kyrylo.tkachov@@arm.com>

        * arm-dis.c: Changed ldra and strl-form mnemonics
	to lda and stl-form.
@
text
@d11 42
a52 42
0[0-9a-f]+ <[^>]+> e1c0fc90 	stlb	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1c1fc91 	stlb	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1cefc9e 	stlb	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1e0fc90 	stlh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1e1fc91 	stlh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1eefc9e 	stlh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e180fc90 	stl	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e181fc91 	stl	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e18efc9e 	stl	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1ce0e91 	stlexb	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e1c01e9e 	stlexb	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e1c1ee90 	stlexb	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e1ee0e91 	stlexh	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e1e01e9e 	stlexh	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e1e1ee90 	stlexh	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e18e0e91 	stlex	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e1801e9e 	stlex	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e181ee90 	stlex	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e1ae0e92 	stlexd	r0, r2, r3, \[lr\]
0[0-9a-f]+ <[^>]+> e1a01e9c 	stlexd	r1, ip, sp, \[r0\]
0[0-9a-f]+ <[^>]+> e1a1ee90 	stlexd	lr, r0, r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1d00c9f 	ldab	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1d11c9f 	ldab	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1deec9f 	ldab	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1f00c9f 	ldaexh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1f11c9f 	ldaexh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1feec9f 	ldaexh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1900c9f 	lda	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1911c9f 	lda	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e19eec9f 	lda	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1d00e9f 	ldaexb	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1d11e9f 	ldaexb	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1deee9f 	ldaexb	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1f00e9f 	ldaexh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1f11e9f 	ldaexh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e1feee9f 	ldaexh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1900e9f 	ldaex	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e1911e9f 	ldaex	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e19eee9f 	ldaex	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e1b00e9f 	ldaexd	r0, r1, \[r0\]
0[0-9a-f]+ <[^>]+> e1b12e9f 	ldaexd	r2, r3, \[r1\]
0[0-9a-f]+ <[^>]+> e1bece9f 	ldaexd	ip, sp, \[lr\]
d61 42
a102 42
0[0-9a-f]+ <[^>]+> e8c0 0f8f 	stlb	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 1f8f 	stlb	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce ef8f 	stlb	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 0f9f 	stlh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 1f9f 	stlh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce ef9f 	stlh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 0faf 	stl	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 1faf 	stl	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce efaf 	stl	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8ce 1fc0 	stlexb	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 efc1 	stlexb	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 0fce 	stlexb	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce 1fd0 	stlexh	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 efd1 	stlexh	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 0fde 	stlexh	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce 1fe0 	stlex	r0, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 efe1 	stlex	r1, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 0fee 	stlex	lr, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e8ce 11f0 	stlexd	r0, r1, r1, \[lr\]
0[0-9a-f]+ <[^>]+> e8c0 eef1 	stlexd	r1, lr, lr, \[r0\]
0[0-9a-f]+ <[^>]+> e8c1 00fe 	stlexd	lr, r0, r0, \[r1\]
0[0-9a-f]+ <[^>]+> e8d0 0f8f 	ldab	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1f8f 	ldab	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de ef8f 	ldab	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0f9f 	ldah	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1f9f 	ldah	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de ef9f 	ldah	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0faf 	lda	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1faf 	lda	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de efaf 	lda	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0fcf 	ldaexb	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1fcf 	ldaexb	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de efcf 	ldaexb	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0fdf 	ldaexh	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1fdf 	ldaexh	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de efdf 	ldaexh	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 0fef 	ldaex	r0, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1fef 	ldaex	r1, \[r1\]
0[0-9a-f]+ <[^>]+> e8de efef 	ldaex	lr, \[lr\]
0[0-9a-f]+ <[^>]+> e8d0 01ff 	ldaexd	r0, r1, \[r0\]
0[0-9a-f]+ <[^>]+> e8d1 1eff 	ldaexd	r1, lr, \[r1\]
0[0-9a-f]+ <[^>]+> e8de e0ff 	ldaexd	lr, r0, \[lr\]
@


1.3
log
@	* gas/config/tc-arm.c (do_t_bkpt_hlt1): New function.
	(do_t_hlt): New function.
	(do_t_bkpt): Use do_t_bkpt_hlt1.
	(insns): Add HLT.
	* gas/testsuite/gas/arm/armv8-a-bad.l: Update for HLT.
	* gas/testsuite/gas/arm/armv8-a-bad.s: Likewise.
	* gas/testsuite/gas/arm/armv8-a.d: Likewise.
	* gas/testsuite/gas/arm/armv8-a.s: Likewise.
	* opcodes/arm-dis.c (arm_opcodes): Add HLT.
	(thumb_opcodes): Likewise.
@
text
@d11 42
d61 42
@


1.2
log
@	* gas/config/tc-arm.c (insns): Add DCPS instruction.
	* gas/testsuite/gas/arm/armv8-a.d: Update.
	* gas/testsuite/gas/arm/armv8-a.s: Likewise.
	* opcodes/arm-dis.c (thumb32_opcodes): Add DCPS instruction.
@
text
@d8 3
d17 2
@


1.1
log
@	* gas/config/tc-arm.c (T16_32_TAB): Add _sevl.
	(insns): Add SEVL.
	* gas/testsuite/gas/arm/armv8-a.s: New testcase.
	* gas/testsuite/gas/arm/armv8-a.d: Likewise.
	* opcodes/arm-dis.c (arm_opcodes): Add SEVL.
	(thumb_opcodes): Likewise.
	(thumb32_opcodes): Likewise.
@
text
@d11 3
@

