
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192    0.311585 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233835    0.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000484    0.545904 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.014801    0.197554    0.756337    1.302241 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.197554    0.000144    1.302384 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006401    0.330963    0.240343    1.542727 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.330963    0.000139    1.542865 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005492    0.198705    0.166710    1.709576 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.198705    0.000122    1.709697 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.709697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192    0.311585 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233835    0.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000484    0.545904 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795904   clock uncertainty
                                  0.000000    0.795904   clock reconvergence pessimism
                                  0.115553    0.911457   library hold time
                                              0.911457   data required time
---------------------------------------------------------------------------------------------
                                              0.911457   data required time
                                             -1.709697   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798241   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135    0.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031    0.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000289    0.543848 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015816    0.205948    0.762629    1.306478 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.205949    0.000326    1.306804 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005630    0.267320    0.218053    1.524857 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.267320    0.000073    1.524930 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004936    0.217186    0.193459    1.718389 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.217186    0.000065    1.718454 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.718454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135    0.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031    0.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000289    0.543848 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.793848   clock uncertainty
                                  0.000000    0.793848   clock reconvergence pessimism
                                  0.111289    0.905138   library hold time
                                              0.905138   data required time
---------------------------------------------------------------------------------------------
                                              0.905138   data required time
                                             -1.718454   data arrival time
---------------------------------------------------------------------------------------------
                                              0.813316   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192    0.311585 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233835    0.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000477    0.545897 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.029429    0.538702    1.117481    1.663378 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.538702    0.000429    1.663807 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004279    0.199675    0.131813    1.795620 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.199675    0.000086    1.795706 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.795706   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192    0.311585 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233835    0.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000477    0.545897 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795897   clock uncertainty
                                  0.000000    0.795897   clock reconvergence pessimism
                                  0.115353    0.911250   library hold time
                                              0.911250   data required time
---------------------------------------------------------------------------------------------
                                              0.911250   data required time
                                             -1.795706   data arrival time
---------------------------------------------------------------------------------------------
                                              0.884456   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192    0.311585 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233835    0.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000420    0.545840 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024277    0.279217    0.817004    1.362844 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.279217    0.000321    1.363165 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006315    0.299824    0.306696    1.669860 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.299824    0.000143    1.670004 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004296    0.177630    0.149539    1.819543 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.177630    0.000083    1.819626 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.819626   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192    0.311585 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233835    0.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000420    0.545840 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795840   clock uncertainty
                                  0.000000    0.795840   clock reconvergence pessimism
                                  0.119894    0.915734   library hold time
                                              0.915734   data required time
---------------------------------------------------------------------------------------------
                                              0.915734   data required time
                                             -1.819626   data arrival time
---------------------------------------------------------------------------------------------
                                              0.903893   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135    0.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031    0.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000438    0.543998 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.018299    0.226857    0.779273    1.323271 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.226858    0.000360    1.323630 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004220    0.158134    0.402732    1.726362 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.158134    0.000051    1.726413 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.005284    0.132890    0.362274    2.088687 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.132890    0.000073    2.088759 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.088759   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135    0.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031    0.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000438    0.543998 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.793998   clock uncertainty
                                  0.000000    0.793998   clock reconvergence pessimism
                                  0.128705    0.922703   library hold time
                                              0.922703   data required time
---------------------------------------------------------------------------------------------
                                              0.922703   data required time
                                             -2.088759   data arrival time
---------------------------------------------------------------------------------------------
                                              1.166057   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192    0.311585 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233835    0.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097620    0.000310    0.545730 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.006611    0.198096    0.895783    1.441513 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.198096    0.000097    1.441610 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005753    0.166210    0.150428    1.592038 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.166210    0.000067    1.592105 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015472    0.423518    0.301450    1.893555 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.423518    0.000193    1.893748 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003911    0.172613    0.119340    2.013088 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.172613    0.000045    2.013133 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.005844    0.124773    0.289158    2.302291 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.124773    0.000122    2.302413 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.302413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135    0.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031    0.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000421    0.543981 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.793981   clock uncertainty
                                  0.000000    0.793981   clock reconvergence pessimism
                                  0.130387    0.924368   library hold time
                                              0.924368   data required time
---------------------------------------------------------------------------------------------
                                              0.924368   data required time
                                             -2.302413   data arrival time
---------------------------------------------------------------------------------------------
                                              1.378045   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394019    0.001137    5.384517 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384517   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192    0.311585 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233835    0.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000484    0.545904 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795904   clock uncertainty
                                  0.000000    0.795904   clock reconvergence pessimism
                                  0.367204    1.163108   library removal time
                                              1.163108   data required time
---------------------------------------------------------------------------------------------
                                              1.163108   data required time
                                             -5.384517   data arrival time
---------------------------------------------------------------------------------------------
                                              4.221409   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394020    0.001177    5.384557 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192    0.311585 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233835    0.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097620    0.000310    0.545730 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795730   clock uncertainty
                                  0.000000    0.795730   clock reconvergence pessimism
                                  0.367204    1.162934   library removal time
                                              1.162934   data required time
---------------------------------------------------------------------------------------------
                                              1.162934   data required time
                                             -5.384557   data arrival time
---------------------------------------------------------------------------------------------
                                              4.221623   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394027    0.001563    5.384943 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192    0.311585 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233835    0.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000430    0.545850 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795850   clock uncertainty
                                  0.000000    0.795850   clock reconvergence pessimism
                                  0.367205    1.163055   library removal time
                                              1.163055   data required time
---------------------------------------------------------------------------------------------
                                              1.163055   data required time
                                             -5.384943   data arrival time
---------------------------------------------------------------------------------------------
                                              4.221888   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394025    0.001440    5.384820 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384820   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192    0.311585 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233835    0.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097620    0.000298    0.545718 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795718   clock uncertainty
                                  0.000000    0.795718   clock reconvergence pessimism
                                  0.367205    1.162923   library removal time
                                              1.162923   data required time
---------------------------------------------------------------------------------------------
                                              1.162923   data required time
                                             -5.384820   data arrival time
---------------------------------------------------------------------------------------------
                                              4.221898   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394028    0.001610    5.384990 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384990   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192    0.311585 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233835    0.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000420    0.545840 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795840   clock uncertainty
                                  0.000000    0.795840   clock reconvergence pessimism
                                  0.367205    1.163045   library removal time
                                              1.163045   data required time
---------------------------------------------------------------------------------------------
                                              1.163045   data required time
                                             -5.384990   data arrival time
---------------------------------------------------------------------------------------------
                                              4.221946   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394030    0.001722    5.385102 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.385102   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001192    0.311585 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029778    0.097620    0.233835    0.545420 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097621    0.000477    0.545897 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795897   clock uncertainty
                                  0.000000    0.795897   clock reconvergence pessimism
                                  0.367205    1.163102   library removal time
                                              1.163102   data required time
---------------------------------------------------------------------------------------------
                                              1.163102   data required time
                                             -5.385102   data arrival time
---------------------------------------------------------------------------------------------
                                              4.222000   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394019    0.001132    5.384512 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384512   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135    0.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031    0.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000421    0.543981 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.793981   clock uncertainty
                                  0.000000    0.793981   clock reconvergence pessimism
                                  0.366841    1.160822   library removal time
                                              1.160822   data required time
---------------------------------------------------------------------------------------------
                                              1.160822   data required time
                                             -5.384512   data arrival time
---------------------------------------------------------------------------------------------
                                              4.223690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394019    0.001146    5.384526 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135    0.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031    0.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000438    0.543998 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.793998   clock uncertainty
                                  0.000000    0.793998   clock reconvergence pessimism
                                  0.366841    1.160839   library removal time
                                              1.160839   data required time
---------------------------------------------------------------------------------------------
                                              1.160839   data required time
                                             -5.384526   data arrival time
---------------------------------------------------------------------------------------------
                                              4.223687   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005840    0.143095    0.057483    4.057483 ^ rst_n (in)
                                                         rst_n (net)
                      0.143095    0.000000    4.057483 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025462    0.453100    0.406388    4.463871 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.453100    0.000437    4.464308 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.049157    0.430178    0.419014    4.883322 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.430182    0.000727    4.884049 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.088461    0.394008    0.499331    5.383380 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.394019    0.001133    5.384513 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.384513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024137    0.132267    0.060435    0.060435 ^ clk (in)
                                                         clk (net)
                      0.132267    0.000000    0.060435 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048895    0.114070    0.249959    0.310394 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114074    0.001135    0.311529 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.027139    0.095250    0.232031    0.543560 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.095250    0.000289    0.543848 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.793848   clock uncertainty
                                  0.000000    0.793848   clock reconvergence pessimism
                                  0.366841    1.160689   library removal time
                                              1.160689   data required time
---------------------------------------------------------------------------------------------
                                              1.160689   data required time
                                             -5.384513   data arrival time
---------------------------------------------------------------------------------------------
                                              4.223824   slack (MET)



