
---------- Begin Simulation Statistics ----------
final_tick                                 7869574500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47518                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811776                       # Number of bytes of host memory used
host_op_rate                                    90156                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   210.45                       # Real time elapsed on the host
host_tick_rate                               37394582                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973115                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007870                       # Number of seconds simulated
sim_ticks                                  7869574500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11442931                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6915092                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973115                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.573915                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.573915                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    468912                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   257099                       # number of floating regfile writes
system.cpu.idleCycles                         1507432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               182980                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2375139                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.439059                       # Inst execution rate
system.cpu.iew.exec_refs                      4620667                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1717968                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  869625                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3117137                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1663                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             14682                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1879330                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24302363                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2902699                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            271674                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22649563                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6662                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                421736                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 159792                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                431537                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3560                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       133352                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          49628                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25400358                       # num instructions consuming a value
system.cpu.iew.wb_count                      22451864                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.633486                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16090772                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.426498                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22554106                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32530876                       # number of integer regfile reads
system.cpu.int_regfile_writes                17888203                       # number of integer regfile writes
system.cpu.ipc                               0.635358                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.635358                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            365409      1.59%      1.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17686731     77.16%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14095      0.06%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6294      0.03%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               15995      0.07%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3400      0.01%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                34519      0.15%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   30      0.00%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                21848      0.10%     79.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60040      0.26%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2673      0.01%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              10      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              80      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               6      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             11      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2840166     12.39%     91.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1555448      6.79%     98.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          121990      0.53%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         192399      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22921240                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  503694                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              976737                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       456502                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             714754                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      312920                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013652                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  245048     78.31%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    752      0.24%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    299      0.10%     78.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   155      0.05%     78.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   68      0.02%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17173      5.49%     84.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18839      6.02%     90.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             23298      7.45%     97.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7286      2.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22365057                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           59437818                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21995362                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          28920186                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24296688                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22921240                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5675                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5329229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             27440                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3681                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5859009                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14231718                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.610574                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.217054                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7788952     54.73%     54.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1200507      8.44%     63.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1129593      7.94%     71.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1108493      7.79%     78.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              945722      6.65%     85.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              768768      5.40%     90.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              703011      4.94%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              402102      2.83%     98.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              184570      1.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14231718                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.456320                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            153292                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           199722                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3117137                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1879330                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9973367                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         15739150                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          127801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53436                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          687                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       374373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          152                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       750027                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            152                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2969568                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2258289                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            188830                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1262512                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1123853                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             89.017213                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  167069                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                303                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          165458                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              58146                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           107312                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        27616                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         5239681                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            152654                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13463469                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.409229                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.380889                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8239053     61.20%     61.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1433044     10.64%     71.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          738282      5.48%     77.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1089083      8.09%     85.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          425141      3.16%     88.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          244939      1.82%     90.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          169104      1.26%     91.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          142209      1.06%     92.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          982614      7.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13463469                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973115                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761633                       # Number of memory references committed
system.cpu.commit.loads                       2352567                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110702                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664120                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879159     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315696     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973115                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        982614                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3916735                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3916735                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3935604                       # number of overall hits
system.cpu.dcache.overall_hits::total         3935604                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       142467                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         142467                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       143583                       # number of overall misses
system.cpu.dcache.overall_misses::total        143583                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3749342995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3749342995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3749342995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3749342995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4059202                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4059202                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4079187                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4079187                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035097                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035097                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035199                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26317.273439                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26317.273439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26112.722223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26112.722223                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48772                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          216                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1216                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.108553                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           36                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        64097                       # number of writebacks
system.cpu.dcache.writebacks::total             64097                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54277                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54277                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        88190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        88190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        88796                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        88796                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2160794495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2160794495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2186851495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2186851495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021726                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021726                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021768                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021768                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24501.581755                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24501.581755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24627.815386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24627.815386                       # average overall mshr miss latency
system.cpu.dcache.replacements                  88140                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2530170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2530170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       119861                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        119861                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2792358000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2792358000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2650031                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2650031                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045230                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045230                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23296.635269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23296.635269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        53430                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53430                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        66431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        66431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1238968500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1238968500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18650.456865                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18650.456865                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    956984995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    956984995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42333.229895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42333.229895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          847                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          847                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21759                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21759                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    921825995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    921825995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015441                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015441                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42365.273910                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42365.273910                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18869                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18869                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19985                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19985                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.055842                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.055842                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          606                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          606                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     26057000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     26057000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.030323                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030323                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42998.349835                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42998.349835                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.931174                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4024553                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             88652                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.397205                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.931174                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8247026                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8247026                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7386680                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2640763                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3842563                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                201920                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 159792                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1118540                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 38117                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25632600                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                163023                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2901141                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1718304                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         11834                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1886                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7730693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       14033412                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2969568                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1349068                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6288371                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  394866                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1718                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         13235                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          259                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2195985                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                101997                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           14231718                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.877482                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.116945                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9906746     69.61%     69.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   214476      1.51%     71.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   267378      1.88%     73.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   276616      1.94%     74.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   394697      2.77%     77.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   334496      2.35%     80.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   264276      1.86%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   280477      1.97%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2292556     16.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14231718                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.188674                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.891625                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1891553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1891553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1891553                       # number of overall hits
system.cpu.icache.overall_hits::total         1891553                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       304431                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         304431                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       304431                       # number of overall misses
system.cpu.icache.overall_misses::total        304431                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4792603490                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4792603490                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4792603490                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4792603490                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2195984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2195984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2195984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2195984                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.138631                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.138631                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.138631                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.138631                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15742.823464                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15742.823464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15742.823464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15742.823464                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4120                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               160                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       286221                       # number of writebacks
system.cpu.icache.writebacks::total            286221                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        17561                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        17561                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        17561                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        17561                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       286870                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       286870                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       286870                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       286870                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4249988993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4249988993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4249988993                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4249988993                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.130634                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.130634                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.130634                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.130634                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14815.034660                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14815.034660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14815.034660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14815.034660                       # average overall mshr miss latency
system.cpu.icache.replacements                 286221                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1891553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1891553                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       304431                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        304431                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4792603490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4792603490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2195984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2195984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.138631                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.138631                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15742.823464                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15742.823464                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        17561                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        17561                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       286870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       286870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4249988993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4249988993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.130634                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.130634                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14815.034660                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14815.034660                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.502225                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2178423                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            286870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.593764                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.502225                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4678838                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4678838                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2198523                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         32480                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      219190                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  764568                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1499                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3560                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 470263                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6119                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    921                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7869574500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 159792                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7526090                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1512170                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4537                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3885391                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1143738                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               25157297                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13215                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 172011                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  17352                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 920353                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28012793                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    62050771                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36956722                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    522236                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459475                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6553285                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     100                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  84                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    756081                       # count of insts added to the skid buffer
system.cpu.rob.reads                         36639987                       # The number of ROB reads
system.cpu.rob.writes                        49197099                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973115                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               274199                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                70348                       # number of demand (read+write) hits
system.l2.demand_hits::total                   344547                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              274199                       # number of overall hits
system.l2.overall_hits::.cpu.data               70348                       # number of overall hits
system.l2.overall_hits::total                  344547                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12510                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18304                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30814                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12510                       # number of overall misses
system.l2.overall_misses::.cpu.data             18304                       # number of overall misses
system.l2.overall_misses::total                 30814                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    913093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1301619500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2214713000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    913093500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1301619500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2214713000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           286709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            88652                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               375361                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          286709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           88652                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              375361                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.043633                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.206470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082092                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.043633                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.206470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082092                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72989.088729                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71111.205201                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71873.596417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72989.088729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71111.205201                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71873.596417                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9956                       # number of writebacks
system.l2.writebacks::total                      9956                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30814                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30814                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    785490000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1114743750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1900233750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    785490000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1114743750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1900233750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.043633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.206470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082092                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.043633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.206470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082092                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62788.968825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60901.647181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61667.870124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62788.968825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60901.647181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61667.870124                       # average overall mshr miss latency
system.l2.replacements                          22723                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        64097                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            64097                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        64097                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        64097                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       286140                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           286140                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       286140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       286140                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              144                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  144                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          144                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              144                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10371                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10371                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11273                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    777518000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     777518000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.520837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.520837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 68971.702298                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68971.702298                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    662279000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    662279000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.520837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.520837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58749.135102                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58749.135102                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         274199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             274199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    913093500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    913093500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       286709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         286709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.043633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043633                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72989.088729                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72989.088729                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    785490000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    785490000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.043633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62788.968825                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62788.968825                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         59977                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             59977                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7031                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7031                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    524101500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    524101500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        67008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         67008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.104928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74541.530366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74541.530366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7031                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7031                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    452464750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    452464750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.104928                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104928                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64352.830323                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64352.830323                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7925.705653                       # Cycle average of tags in use
system.l2.tags.total_refs                      749739                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30915                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.251625                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.839432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3633.635956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4270.230265                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.443559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.521268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967493                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2617                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5319                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6029027                       # Number of tag accesses
system.l2.tags.data_accesses                  6029027                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      9956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000997450500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          597                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          597                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               72614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9339                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       30814                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9956                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30814                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9956                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     52                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30814                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9956                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.505863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.453049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    251.615856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           594     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.34%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           597                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.638191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.610267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.982950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              414     69.35%     69.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.84%     70.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              159     26.63%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      3.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           597                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1972096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               637184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    250.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7868961500                       # Total gap between requests
system.mem_ctrls.avgGap                     193008.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       800640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1168128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       635712                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 101738664.523729965091                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 148435979.607283711433                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 80780987.587067127228                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12510                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18304                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         9956                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    372655250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    511220000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 180435934250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29788.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27929.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18123336.10                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       800640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1171456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1972096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       800640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       800640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       637184                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       637184                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18304                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          30814                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9956                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9956                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    101738665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    148858874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        250597539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    101738665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    101738665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     80968037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        80968037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     80968037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    101738665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    148858874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       331565576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                30762                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9933                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1875                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          737                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               307087750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             153810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          883875250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9982.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28732.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               22993                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6079                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           61.20                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11619                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   224.112918                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   142.340236                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.422934                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5062     43.57%     43.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3310     28.49%     72.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1187     10.22%     82.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          564      4.85%     87.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          390      3.36%     90.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          211      1.82%     92.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          162      1.39%     93.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          111      0.96%     94.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          622      5.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11619                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1968768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             635712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              250.174644                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               80.780988                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        41626200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22113465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      114175740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      24774120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 620786400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2119800360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1236821760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4180098045                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.172053                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3193781750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    262600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4413192750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41362020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21980640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      105464940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27076140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 620786400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2268139440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1111904640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4196714220                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   533.283498                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2868595000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    262600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4738379500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19541                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9956                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12666                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11273                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19541                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        84250                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        84250                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84250                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2609280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2609280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2609280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30814                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30814    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               30814                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23315000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38517500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            353878                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       286221                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           36810                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             144                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21644                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21644                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        286870                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        67008                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       859800                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       265732                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1125532                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     36667520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9775936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               46443456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           22884                       # Total snoops (count)
system.tol2bus.snoopTraffic                    647488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           398389                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002114                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045924                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 397547     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    842      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             398389                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7869574500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          725331500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         430396816                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         133094411                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
