#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa1d3e04590 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x7fa1d3e15090_0 .var "a", 0 0;
v0x7fa1d3e15120_0 .var "b", 0 0;
v0x7fa1d3e151b0_0 .var "c", 0 0;
v0x7fa1d3e15280_0 .net "cy", 0 0, L_0x7fa1d3e15a30;  1 drivers
v0x7fa1d3e15330_0 .net "s", 0 0, L_0x7fa1d3e15530;  1 drivers
S_0x7fa1d3e04700 .scope module, "DUT" "full_adder" 2 4, 3 1 0, S_0x7fa1d3e04590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cy";
L_0x7fa1d3e15400 .functor XOR 1, v0x7fa1d3e15090_0, v0x7fa1d3e15120_0, C4<0>, C4<0>;
L_0x7fa1d3e15530 .functor XOR 1, L_0x7fa1d3e15400, v0x7fa1d3e151b0_0, C4<0>, C4<0>;
L_0x7fa1d3e15620 .functor AND 1, v0x7fa1d3e15090_0, v0x7fa1d3e15120_0, C4<1>, C4<1>;
L_0x7fa1d3e15690 .functor AND 1, v0x7fa1d3e151b0_0, v0x7fa1d3e15120_0, C4<1>, C4<1>;
L_0x7fa1d3e157a0 .functor OR 1, L_0x7fa1d3e15620, L_0x7fa1d3e15690, C4<0>, C4<0>;
L_0x7fa1d3e158c0 .functor AND 1, v0x7fa1d3e15090_0, v0x7fa1d3e151b0_0, C4<1>, C4<1>;
L_0x7fa1d3e15a30 .functor OR 1, L_0x7fa1d3e157a0, L_0x7fa1d3e158c0, C4<0>, C4<0>;
v0x7fa1d3e048f0_0 .net *"_ivl_0", 0 0, L_0x7fa1d3e15400;  1 drivers
v0x7fa1d3e149a0_0 .net *"_ivl_10", 0 0, L_0x7fa1d3e158c0;  1 drivers
v0x7fa1d3e14a40_0 .net *"_ivl_4", 0 0, L_0x7fa1d3e15620;  1 drivers
v0x7fa1d3e14af0_0 .net *"_ivl_6", 0 0, L_0x7fa1d3e15690;  1 drivers
v0x7fa1d3e14ba0_0 .net *"_ivl_8", 0 0, L_0x7fa1d3e157a0;  1 drivers
v0x7fa1d3e14c90_0 .net "a", 0 0, v0x7fa1d3e15090_0;  1 drivers
v0x7fa1d3e14d30_0 .net "b", 0 0, v0x7fa1d3e15120_0;  1 drivers
v0x7fa1d3e14dd0_0 .net "c", 0 0, v0x7fa1d3e151b0_0;  1 drivers
v0x7fa1d3e14e70_0 .net "cy", 0 0, L_0x7fa1d3e15a30;  alias, 1 drivers
v0x7fa1d3e14f80_0 .net "s", 0 0, L_0x7fa1d3e15530;  alias, 1 drivers
    .scope S_0x7fa1d3e04590;
T_0 ;
    %vpi_call 2 6 "$dumpfile", "full_adder.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa1d3e04590 {0 0 0};
    %vpi_call 2 8 "$monitor", $time, " a = %b, b = %b, c = %b, s = %b, cy = %b", v0x7fa1d3e15090_0, v0x7fa1d3e15120_0, v0x7fa1d3e151b0_0, v0x7fa1d3e15330_0, v0x7fa1d3e15280_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1d3e15090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1d3e15120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1d3e151b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1d3e15090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1d3e15120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1d3e151b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1d3e15090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1d3e15120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1d3e151b0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_adder_tb.v";
    "full_adder.v";
