// Seed: 3280386947
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    output wor id_4
);
  assign id_4 = -1'd0;
  wire id_6;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  wand  id_1,
    input  tri   id_2,
    output uwire id_3,
    output uwire id_4,
    input  wire  id_5,
    input  wand  id_6
);
  assign id_3 = 1 || {id_2{-1 == id_1}} || -1'b0 || 1 || -1'b0 || -1 || !{id_2 ^ 1, id_0} || 1;
  logic [7:0] id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_1,
      id_4
  );
  wire id_13;
  logic [1 : 1] id_14 = id_9;
  wire id_15;
  xnor primCall (id_4, id_6, id_2, id_10, id_8);
  assign id_11 = id_1;
endmodule
